<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: RegisterSpacePorts.RegisterSpace Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classRegisterSpacePorts_1_1RegisterSpace.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">RegisterSpacePorts.RegisterSpace Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for RegisterSpacePorts.RegisterSpace:</div>
<div class="dyncontent">
<div class="center"><img src="classRegisterSpacePorts_1_1RegisterSpace__coll__graph.png" border="0" usemap="#aRegisterSpacePorts_8RegisterSpace_coll__map" alt="Collaboration graph"/></div>
<map name="aRegisterSpacePorts_8RegisterSpace_coll__map" id="aRegisterSpacePorts_8RegisterSpace_coll__map">
<area shape="rect" title=" " alt="" coords="509,2128,716,2168"/>
<area shape="rect" title=" " alt="" coords="28,34,225,59"/>
<area shape="poly" title=" " alt="" coords="190,29,260,19,340,18,381,24,420,36,456,54,487,80,502,114,515,183,539,404,559,708,577,1055,602,1731,614,2128,608,2128,597,1731,572,1055,554,708,533,405,509,183,497,116,483,83,453,58,418,41,380,30,340,24,260,24,191,34"/>
<area shape="rect" title=" " alt="" coords="41,83,212,138"/>
<area shape="poly" title=" " alt="" coords="226,98,292,99,363,110,398,121,431,135,461,155,487,180,500,199,512,226,532,301,550,401,565,522,588,812,602,1138,611,1465,614,1762,614,2128,609,2128,609,1762,605,1465,597,1138,582,813,560,523,545,402,527,302,507,227,495,201,483,183,458,159,428,140,396,126,362,115,292,104,226,103"/>
<area shape="rect" title=" " alt="" coords="25,162,229,246"/>
<area shape="poly" title=" " alt="" coords="243,196,307,202,373,218,405,230,435,245,463,265,487,289,499,307,510,333,529,404,546,498,560,613,583,886,598,1192,607,1501,612,1780,614,2128,609,2128,607,1780,602,1501,593,1193,577,886,555,613,541,499,524,405,505,334,494,310,483,292,460,269,433,250,403,234,372,223,306,208,242,202"/>
<area shape="rect" title=" " alt="" coords="25,270,229,354"/>
<area shape="poly" title=" " alt="" coords="243,304,307,310,373,326,405,338,435,353,463,373,487,397,509,438,527,505,543,593,557,701,579,958,595,1245,605,1535,611,1799,614,2128,609,2128,605,1799,600,1536,590,1246,574,958,552,702,538,594,522,506,504,440,483,400,460,377,433,358,403,343,371,331,306,316,242,310"/>
<area shape="rect" title=" " alt="" coords="25,378,229,462"/>
<area shape="poly" title=" " alt="" coords="243,413,307,419,373,434,405,446,435,461,463,481,487,505,507,543,525,606,540,689,554,789,576,1029,592,1299,609,1817,614,2128,609,2128,604,1817,586,1299,571,1030,549,790,535,690,520,607,502,545,483,508,460,485,433,466,403,451,371,439,306,424,242,418"/>
<area shape="rect" title=" " alt="" coords="21,486,233,570"/>
<area shape="poly" title=" " alt="" coords="247,521,310,527,375,543,406,555,436,570,463,589,487,613,506,649,523,707,538,784,551,877,572,1101,589,1351,608,1835,614,2128,608,2128,602,1835,583,1352,567,1101,546,878,532,785,518,708,501,651,483,616,460,593,433,575,404,559,373,548,309,532,246,526"/>
<area shape="rect" title=" " alt="" coords="21,594,233,678"/>
<area shape="poly" title=" " alt="" coords="247,629,310,635,375,651,436,678,463,697,487,721,505,754,521,808,535,879,548,966,569,1173,586,1405,606,1854,614,2128,608,2128,601,1855,580,1406,564,1173,542,967,530,880,516,809,500,756,483,724,460,702,433,683,373,656,309,641,246,634"/>
<area shape="rect" title=" " alt="" coords="21,702,233,786"/>
<area shape="poly" title=" " alt="" coords="247,737,310,744,375,759,436,786,463,806,487,829,504,859,519,909,544,1054,566,1244,582,1458,604,1872,613,2127,608,2128,599,1872,577,1458,560,1244,539,1055,513,910,499,861,483,832,460,810,433,791,373,764,309,749,246,742"/>
<area shape="rect" title=" " alt="" coords="21,810,233,894"/>
<area shape="poly" title=" " alt="" coords="247,846,310,852,375,868,436,896,463,915,487,938,503,966,516,1011,541,1144,562,1317,579,1512,603,1892,613,2128,608,2128,597,1892,574,1513,557,1318,536,1144,511,1012,498,968,483,942,460,919,433,900,373,873,309,858,246,851"/>
<area shape="rect" title=" " alt="" coords="21,918,233,1002"/>
<area shape="poly" title=" " alt="" coords="247,954,310,961,375,976,436,1004,463,1023,487,1046,501,1071,514,1112,538,1232,558,1389,576,1566,601,1911,613,2128,608,2128,596,1911,571,1566,553,1390,533,1233,509,1114,496,1074,483,1050,460,1027,433,1008,373,981,309,966,246,959"/>
<area shape="rect" title=" " alt="" coords="21,1026,233,1110"/>
<area shape="poly" title=" " alt="" coords="247,1063,309,1070,374,1086,436,1113,463,1132,487,1156,511,1190,532,1236,549,1291,564,1354,587,1497,602,1651,611,1804,614,1944,614,2128,609,2128,609,1944,605,1805,597,1652,582,1497,559,1355,544,1293,527,1238,506,1193,483,1159,460,1137,433,1118,373,1091,308,1075,246,1068"/>
<area shape="rect" title=" " alt="" coords="21,1134,233,1218"/>
<area shape="poly" title=" " alt="" coords="247,1171,309,1179,374,1195,435,1223,463,1242,487,1265,509,1296,527,1336,544,1384,558,1440,580,1566,596,1702,606,1838,611,1962,614,2128,609,2128,606,1962,600,1838,590,1703,575,1566,553,1441,539,1386,522,1338,504,1298,483,1268,460,1246,433,1227,372,1200,308,1184,246,1177"/>
<area shape="rect" title=" " alt="" coords="21,1242,233,1326"/>
<area shape="poly" title=" " alt="" coords="247,1280,309,1288,374,1305,435,1332,463,1351,487,1374,506,1401,523,1436,551,1526,573,1635,589,1753,608,1980,614,2128,608,2128,602,1980,584,1754,568,1636,546,1527,518,1438,502,1404,483,1378,459,1355,433,1337,372,1310,308,1293,246,1286"/>
<area shape="rect" title=" " alt="" coords="21,1350,233,1434"/>
<area shape="poly" title=" " alt="" coords="247,1390,309,1399,374,1416,435,1444,463,1463,487,1486,504,1509,519,1538,545,1614,566,1706,582,1806,604,1999,613,2127,608,2128,598,1999,577,1807,560,1707,539,1615,514,1540,499,1511,483,1490,459,1468,432,1449,372,1421,308,1404,246,1396"/>
<area shape="rect" title=" " alt="" coords="21,1458,233,1542"/>
<area shape="poly" title=" " alt="" coords="247,1501,309,1512,373,1530,434,1559,462,1578,487,1601,514,1643,538,1705,558,1779,575,1861,599,2019,612,2127,607,2128,594,2019,569,1862,552,1780,532,1706,509,1645,483,1604,459,1582,432,1564,371,1535,307,1517,246,1507"/>
<area shape="rect" title=" " alt="" coords="21,1566,233,1650"/>
<area shape="poly" title=" " alt="" coords="247,1613,308,1625,372,1644,434,1674,462,1693,487,1715,527,1765,557,1821,580,1881,595,1941,605,1999,611,2051,614,2127,609,2128,606,2052,600,2000,590,1942,575,1882,552,1823,522,1768,483,1719,459,1697,431,1679,370,1649,307,1630,246,1618"/>
<area shape="rect" title=" " alt="" coords="21,1674,233,1758"/>
<area shape="poly" title=" " alt="" coords="247,1727,308,1741,371,1762,433,1792,487,1833,518,1867,543,1907,564,1949,580,1991,602,2070,612,2127,606,2128,597,2071,575,1993,559,1951,539,1909,514,1871,484,1837,430,1797,369,1767,306,1746,246,1732"/>
<area shape="rect" title=" " alt="" coords="21,1782,233,1866"/>
<area shape="poly" title=" " alt="" coords="247,1844,306,1861,369,1884,431,1914,487,1951,529,1994,564,2043,589,2090,606,2127,601,2129,584,2092,559,2046,525,1997,484,1955,428,1918,367,1889,305,1866,246,1849"/>
<area shape="rect" title=" " alt="" coords="21,1890,233,1974"/>
<area shape="poly" title=" " alt="" coords="247,1961,365,2000,427,2025,487,2054,544,2090,590,2126,586,2130,541,2094,484,2058,425,2030,363,2005,245,1966"/>
<area shape="rect" title=" " alt="" coords="17,1998,237,2082"/>
<area shape="poly" title=" " alt="" coords="251,2065,522,2125,521,2131,250,2070"/>
<area shape="rect" title=" " alt="" coords="17,2106,237,2190"/>
<area shape="poly" title=" " alt="" coords="251,2145,509,2145,509,2151,251,2151"/>
<area shape="rect" title=" " alt="" coords="17,2214,237,2298"/>
<area shape="poly" title=" " alt="" coords="250,2226,521,2165,522,2171,251,2231"/>
<area shape="rect" title=" " alt="" coords="17,2322,237,2406"/>
<area shape="poly" title=" " alt="" coords="249,2330,365,2291,426,2267,484,2239,541,2203,587,2166,590,2170,544,2207,487,2244,428,2272,367,2296,251,2335"/>
<area shape="rect" title=" " alt="" coords="17,2430,237,2514"/>
<area shape="poly" title=" " alt="" coords="249,2447,308,2431,369,2409,429,2380,484,2343,526,2301,559,2252,585,2205,601,2167,606,2170,589,2207,564,2255,530,2304,487,2347,432,2384,371,2413,309,2436,251,2452"/>
<area shape="rect" title=" " alt="" coords="17,2538,237,2622"/>
<area shape="poly" title=" " alt="" coords="250,2564,309,2551,371,2530,431,2501,484,2462,514,2428,539,2389,560,2347,576,2305,597,2226,607,2168,612,2169,602,2227,581,2306,565,2349,544,2392,518,2431,487,2466,434,2506,373,2535,311,2556,251,2569"/>
<area shape="rect" title=" " alt="" coords="17,2646,237,2730"/>
<area shape="poly" title=" " alt="" coords="250,2678,310,2667,373,2648,432,2619,459,2601,483,2579,523,2531,553,2475,575,2415,591,2355,601,2297,606,2244,609,2168,614,2168,612,2245,606,2298,596,2356,580,2417,558,2477,527,2533,487,2583,462,2605,435,2624,375,2653,312,2672,251,2683"/>
<area shape="rect" title=" " alt="" coords="17,2754,237,2838"/>
<area shape="poly" title=" " alt="" coords="250,2790,311,2780,373,2762,433,2734,459,2716,483,2694,510,2653,533,2592,553,2517,570,2436,594,2277,607,2168,612,2169,599,2278,575,2437,558,2519,538,2594,514,2656,487,2698,463,2720,435,2739,375,2767,312,2785,251,2795"/>
<area shape="rect" title=" " alt="" coords="17,2862,237,2946"/>
<area shape="poly" title=" " alt="" coords="250,2901,311,2893,374,2876,433,2849,460,2831,483,2809,499,2787,514,2758,540,2683,561,2591,577,2491,599,2298,608,2168,613,2169,604,2298,582,2492,566,2592,545,2684,519,2760,504,2790,487,2812,463,2835,436,2854,375,2881,312,2898,250,2906"/>
<area shape="rect" title=" " alt="" coords="17,2970,237,3054"/>
<area shape="poly" title=" " alt="" coords="250,3011,311,3003,374,2987,433,2960,460,2941,483,2920,502,2894,518,2860,546,2770,568,2661,584,2543,602,2316,608,2168,614,2168,608,2316,589,2543,573,2662,552,2771,523,2862,506,2897,487,2923,463,2946,436,2964,376,2992,312,3008,250,3016"/>
<area shape="rect" title=" " alt="" coords="17,3078,237,3162"/>
<area shape="poly" title=" " alt="" coords="250,3120,312,3113,375,3097,434,3070,460,3052,483,3030,504,3000,523,2961,539,2913,553,2857,575,2732,591,2595,600,2459,606,2335,609,2168,614,2168,611,2335,606,2459,596,2595,581,2732,558,2858,544,2914,528,2963,509,3003,487,3034,463,3056,436,3075,376,3102,313,3118,251,3125"/>
<area shape="rect" title=" " alt="" coords="17,3186,237,3270"/>
<area shape="poly" title=" " alt="" coords="250,3229,312,3222,375,3207,434,3180,460,3162,483,3140,507,3106,527,3061,545,3006,560,2943,582,2801,597,2646,606,2492,609,2353,609,2168,614,2168,615,2353,611,2493,603,2646,588,2801,565,2944,550,3007,532,3063,511,3108,487,3143,463,3166,436,3185,376,3212,313,3227,251,3234"/>
<area shape="rect" title=" " alt="" coords="17,3294,237,3378"/>
<area shape="poly" title=" " alt="" coords="250,3338,312,3331,375,3316,434,3289,460,3271,483,3249,497,3225,509,3185,533,3066,553,2908,571,2731,596,2386,608,2168,613,2168,601,2386,576,2732,559,2909,538,3066,515,3186,501,3227,487,3252,464,3275,437,3294,376,3321,312,3336,250,3343"/>
<area shape="rect" title=" " alt="" coords="17,3402,237,3486"/>
<area shape="poly" title=" " alt="" coords="250,3446,312,3439,375,3424,434,3398,460,3379,483,3357,498,3331,511,3286,536,3154,557,2980,574,2785,598,2405,608,2168,613,2168,603,2405,579,2785,562,2981,541,3155,517,3287,503,3333,487,3360,464,3383,437,3402,377,3429,313,3444,251,3451"/>
<area shape="rect" title=" " alt="" coords="17,3510,237,3594"/>
<area shape="poly" title=" " alt="" coords="250,3512,271,3507,305,3501,336,3500,390,3504,414,3503,437,3498,460,3486,483,3465,499,3436,514,3388,540,3243,561,3053,578,2839,600,2423,608,2168,614,2168,605,2423,583,2839,567,3053,545,3244,519,3389,504,3438,487,3468,463,3490,439,3503,414,3508,390,3509,336,3506,306,3506,273,3512,251,3518"/>
<area shape="rect" title=" " alt="" coords="17,3618,237,3702"/>
<area shape="poly" title=" " alt="" coords="242,3608,246,3604,254,3591,257,3578,260,3565,270,3553,300,3538,329,3534,356,3537,383,3543,409,3548,435,3550,459,3543,483,3525,501,3495,516,3445,531,3377,543,3294,565,3095,581,2870,601,2435,608,2168,614,2169,607,2435,587,2871,570,3095,549,3295,536,3378,521,3446,505,3497,487,3528,461,3548,435,3555,409,3554,382,3548,356,3542,329,3539,301,3543,274,3557,265,3568,262,3580,259,3593,250,3607,245,3611"/>
<area shape="rect" title=" " alt="" coords="67,3726,186,3751"/>
<area shape="poly" title=" " alt="" coords="200,3750,278,3761,362,3769,436,3766,464,3760,484,3749,494,3735,504,3715,523,3657,540,3578,554,3481,576,3247,591,2984,601,2718,606,2475,609,2168,614,2168,612,2475,606,2718,597,2984,582,3248,559,3481,545,3579,528,3658,509,3717,499,3738,487,3753,466,3765,437,3771,362,3774,277,3767,199,3755"/>
<area shape="rect" title=" " alt="" coords="9,3775,244,3859"/>
<area shape="poly" title=" " alt="" coords="258,3843,317,3847,378,3841,407,3834,435,3824,460,3809,483,3790,494,3776,504,3755,523,3694,539,3612,553,3513,576,3273,591,3003,601,2729,606,2481,609,2168,614,2168,611,2481,606,2730,596,3003,581,3273,559,3513,545,3613,528,3696,509,3757,499,3779,487,3794,464,3813,437,3828,409,3839,379,3847,317,3852,257,3849"/>
<area shape="rect" title=" " alt="" coords="5,3883,248,3967"/>
<area shape="poly" title=" " alt="" coords="262,3940,321,3937,381,3927,437,3905,461,3889,483,3869,494,3853,504,3831,523,3767,539,3680,554,3575,576,3322,591,3039,601,2753,606,2493,609,2168,614,2168,611,2493,606,2753,597,3039,581,3323,559,3575,545,3681,528,3768,509,3833,499,3856,487,3872,465,3893,439,3910,382,3932,322,3943,262,3945"/>
<area shape="rect" title=" " alt="" coords="29,3992,225,4061"/>
<area shape="poly" title=" " alt="" coords="239,4042,302,4043,369,4035,401,4027,431,4014,459,3997,483,3976,495,3959,506,3935,526,3867,543,3775,557,3662,580,3394,595,3092,604,2787,608,2511,609,2168,614,2168,613,2511,609,2787,600,3092,585,3394,563,3663,548,3775,531,3868,511,3937,499,3962,487,3979,462,4002,433,4019,402,4032,370,4040,302,4048,238,4047"/>
<area shape="rect" title=" " alt="" coords="54,4085,199,4125"/>
<area shape="poly" title=" " alt="" coords="213,4106,290,4105,370,4099,440,4087,466,4077,483,4065,496,4048,507,4023,528,3951,546,3854,561,3737,584,3454,598,3137,606,2818,609,2528,609,2168,614,2168,615,2528,612,2818,604,3137,589,3455,566,3737,551,3855,533,3952,512,4025,500,4050,487,4069,468,4082,441,4092,371,4105,290,4110,213,4111"/>
<area shape="rect" title=" " alt="" coords="33,4161,220,4201"/>
<area shape="poly" title=" " alt="" coords="201,4202,269,4216,345,4221,384,4217,420,4208,454,4193,483,4170,497,4139,510,4073,534,3857,555,3561,572,3221,597,2559,608,2168,614,2169,602,2559,577,3221,560,3561,539,3857,515,4074,502,4140,487,4174,456,4197,422,4213,384,4222,346,4226,269,4221,200,4208"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<b>Architecture &gt;&gt; </b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html">RegisterSpacePorts::RegisterSpace</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a38fa54f5a3631bf654af98695bb7fb5b" id="r_a38fa54f5a3631bf654af98695bb7fb5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a38fa54f5a3631bf654af98695bb7fb5b">PROCESS_1</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classRegisterSpacePorts.html#a50da91b765765ac486df1b41692e962f">clk</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classRegisterSpacePorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a4e221c816beef36b27dd27f4f5e32c3f" id="r_a4e221c816beef36b27dd27f4f5e32c3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a></b> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aab7b77b6c667bd5cd5de719dcbe09f1b" id="r_aab7b77b6c667bd5cd5de719dcbe09f1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aab7b77b6c667bd5cd5de719dcbe09f1b">DeviceSerialNumberAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2eb9d3156dee3b66d580f22852efc6f" id="r_ac2eb9d3156dee3b66d580f22852efc6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac2eb9d3156dee3b66d580f22852efc6f">FpgaFirmwareBuildNumberAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa77937515558c1feee7001bf0824d1c4" id="r_aa77937515558c1feee7001bf0824d1c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa77937515558c1feee7001bf0824d1c4">UnixSecondsAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade7d409c82ea5944e7728e0ba1ac853e" id="r_ade7d409c82ea5944e7728e0ba1ac853e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ade7d409c82ea5944e7728e0ba1ac853e">IdealTicksPerSecondAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a883318f86bd37c2c7569637e4538f6ce" id="r_a883318f86bd37c2c7569637e4538f6ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a883318f86bd37c2c7569637e4538f6ce">ActualTicksLastSecondAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a25d9dc2d959332ffe75739861e17b559" id="r_a25d9dc2d959332ffe75739861e17b559"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a25d9dc2d959332ffe75739861e17b559">ClockTicksThisSecondAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">20</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0c062b202b0582c0c2b683aa06db020b" id="r_a0c062b202b0582c0c2b683aa06db020b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a0c062b202b0582c0c2b683aa06db020b">ClockSteeringDacSetpointAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">24</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa7898bc0163b7e59c24f5a64cfa23b51" id="r_aa7898bc0163b7e59c24f5a64cfa23b51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa7898bc0163b7e59c24f5a64cfa23b51">ControlRegisterAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9d170766f41edd0dcfd2c8760ccfafa5" id="r_a9d170766f41edd0dcfd2c8760ccfafa5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a9d170766f41edd0dcfd2c8760ccfafa5">DacASetpointAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">44</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a75190331c14b7061e1aaed22ff077183" id="r_a75190331c14b7061e1aaed22ff077183"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a75190331c14b7061e1aaed22ff077183">DacBSetpointAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">48</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aae3f6d7d7a7666cba12ac6a85cad5b48" id="r_aae3f6d7d7a7666cba12ac6a85cad5b48"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aae3f6d7d7a7666cba12ac6a85cad5b48">DacCSetpointAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">52</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad8d5c137ffba1d4df0c11536ba3b0c74" id="r_ad8d5c137ffba1d4df0c11536ba3b0c74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ad8d5c137ffba1d4df0c11536ba3b0c74">DacDSetpointAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">56</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abc3495d9f9f39ffa94cc36f41b97cd74" id="r_abc3495d9f9f39ffa94cc36f41b97cd74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#abc3495d9f9f39ffa94cc36f41b97cd74">AdcAAccumulatorAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">60</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a35063b11b844dfa0138058d9416d4d86" id="r_a35063b11b844dfa0138058d9416d4d86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a35063b11b844dfa0138058d9416d4d86">AdcBAccumulatorAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">68</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa071d9347d702d3d77a124934d4320a7" id="r_aa071d9347d702d3d77a124934d4320a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa071d9347d702d3d77a124934d4320a7">AdcCAccumulatorAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">76</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a92966d4271088e9238ee50c49f642000" id="r_a92966d4271088e9238ee50c49f642000"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a92966d4271088e9238ee50c49f642000">AdcDAccumulatorAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">84</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a634bf647cd00075c2a7ce33ba96bf615" id="r_a634bf647cd00075c2a7ce33ba96bf615"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a634bf647cd00075c2a7ce33ba96bf615">MonitorAdcSample</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">92</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5e2ba35936eea7cc5bd0b2d89719a75" id="r_ae5e2ba35936eea7cc5bd0b2d89719a75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5e2ba35936eea7cc5bd0b2d89719a75">MonitorAdcReadChannel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">100</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa39e53b970d3b449a26289a5c12c1d60" id="r_aa39e53b970d3b449a26289a5c12c1d60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa39e53b970d3b449a26289a5c12c1d60">MonitorAdcSpiXferAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">104</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac5b8435eca62e793ee8080ab0769a263" id="r_ac5b8435eca62e793ee8080ab0769a263"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac5b8435eca62e793ee8080ab0769a263">MonitorAdcSpiFrameEnableAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">108</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab1ab4855724a218ac1855177401a8246" id="r_ab1ab4855724a218ac1855177401a8246"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab1ab4855724a218ac1855177401a8246">UartClockDividersAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">112</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab57b43c1872e13c90c633db50645aec7" id="r_ab57b43c1872e13c90c633db50645aec7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab57b43c1872e13c90c633db50645aec7">Uart0FifoAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">116</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aafebcea3a4f4d8212ef658afe23e8529" id="r_aafebcea3a4f4d8212ef658afe23e8529"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aafebcea3a4f4d8212ef658afe23e8529">Uart0FifoStatusAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">120</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a324677b79e27a48990f7dc99f73c9a20" id="r_a324677b79e27a48990f7dc99f73c9a20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a324677b79e27a48990f7dc99f73c9a20">Uart0FifoReadDataAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">124</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac3f2e316b859adbb9b7e35ab3bb683db" id="r_ac3f2e316b859adbb9b7e35ab3bb683db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac3f2e316b859adbb9b7e35ab3bb683db">Uart1FifoAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">128</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3f874a2126516aabd6b01d4a6c1d7506" id="r_a3f874a2126516aabd6b01d4a6c1d7506"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a3f874a2126516aabd6b01d4a6c1d7506">Uart1FifoStatusAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">132</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa427c91381a02228f32030efaa902054" id="r_aa427c91381a02228f32030efaa902054"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa427c91381a02228f32030efaa902054">Uart1FifoReadDataAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">136</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abb092a0f335d27cfb9d2e444f89622b4" id="r_abb092a0f335d27cfb9d2e444f89622b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#abb092a0f335d27cfb9d2e444f89622b4">Uart2FifoAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">140</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4e52c779eab14f1dd6e7121aea5602cd" id="r_a4e52c779eab14f1dd6e7121aea5602cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e52c779eab14f1dd6e7121aea5602cd">Uart2FifoStatusAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">144</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a04b031f63cb9e4d03a19ce2d1bf80764" id="r_a04b031f63cb9e4d03a19ce2d1bf80764"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a04b031f63cb9e4d03a19ce2d1bf80764">Uart2FifoReadDataAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">148</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5ab9acee401191a1d52458a1447fd1e" id="r_ae5ab9acee401191a1d52458a1447fd1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5ab9acee401191a1d52458a1447fd1e">Uart3FifoAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">152</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a207ab82c2fd1bb76a5f8bf47803f9cd7" id="r_a207ab82c2fd1bb76a5f8bf47803f9cd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a207ab82c2fd1bb76a5f8bf47803f9cd7">Uart3FifoStatusAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">156</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af6a78f1cb4b902e4c4b5e95079ede8e2" id="r_af6a78f1cb4b902e4c4b5e95079ede8e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#af6a78f1cb4b902e4c4b5e95079ede8e2">Uart3FifoReadDataAddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">160</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:aaee5f64a19b7584f8066189ec38912fe" id="r_aaee5f64a19b7584f8066189ec38912fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aaee5f64a19b7584f8066189ec38912fe">Address_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab5f876417683a8d378066314afc9af3d" id="r_ab5f876417683a8d378066314afc9af3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab5f876417683a8d378066314afc9af3d">LastReadReq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d49357e1d6c72b421a988ed1ea672ca" id="r_a0d49357e1d6c72b421a988ed1ea672ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a0d49357e1d6c72b421a988ed1ea672ca">LastWriteReq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a25b6c4d9728498bf6dee11267238e9e0" id="r_a25b6c4d9728498bf6dee11267238e9e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a25b6c4d9728498bf6dee11267238e9e0">Uart0ClkDivider_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">38400</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2eeb7c2ef2c741ec00486de03cf9ccaa" id="r_a2eeb7c2ef2c741ec00486de03cf9ccaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a2eeb7c2ef2c741ec00486de03cf9ccaa">Uart1ClkDivider_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">230400</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0214b197b8f973df29ab97227084989b" id="r_a0214b197b8f973df29ab97227084989b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a0214b197b8f973df29ab97227084989b">Uart2ClkDivider_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aab46a53afd7660f9b446a28883e6f3a6" id="r_aab46a53afd7660f9b446a28883e6f3a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aab46a53afd7660f9b446a28883e6f3a6">Uart3ClkDivider_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad1f5575bd3173e4f4e20bf61afd12665" id="r_ad1f5575bd3173e4f4e20bf61afd12665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ad1f5575bd3173e4f4e20bf61afd12665">MonitorAdcChannelReadIndex_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5fd8c88a81643be6378414e8c47c73dd" id="r_a5fd8c88a81643be6378414e8c47c73dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a5fd8c88a81643be6378414e8c47c73dd">MonitorAdcSpiFrameEnable_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a477f0796692a78e8402a4799d21aadd9" id="r_a477f0796692a78e8402a4799d21aadd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a477f0796692a78e8402a4799d21aadd9">WriteDacs_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af94335020239aed2ddeed0a1fc02ec52" id="r_af94335020239aed2ddeed0a1fc02ec52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#af94335020239aed2ddeed0a1fc02ec52">DacASetpoint_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6874dd2266b5f458bb56b4ccc0090f5c" id="r_a6874dd2266b5f458bb56b4ccc0090f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a6874dd2266b5f458bb56b4ccc0090f5c">DacBSetpoint_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aac36acdfbe654fd9fc1cfce6ff779fb6" id="r_aac36acdfbe654fd9fc1cfce6ff779fb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aac36acdfbe654fd9fc1cfce6ff779fb6">DacCSetpoint_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a08c9e4f91a8bad83c83f9461d97fa1ca" id="r_a08c9e4f91a8bad83c83f9461d97fa1ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a08c9e4f91a8bad83c83f9461d97fa1ca">DacDSetpoint_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad7f9def60f439a8792c3457bc64139a7" id="r_ad7f9def60f439a8792c3457bc64139a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ad7f9def60f439a8792c3457bc64139a7">PowernEn_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9b7bec286815e1a4e61e3cd7c9e156f8" id="r_a9b7bec286815e1a4e61e3cd7c9e156f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a9b7bec286815e1a4e61e3cd7c9e156f8">Uart0OE_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aadcbbbe3b3146ddd3b71d37959a03fb3" id="r_aadcbbbe3b3146ddd3b71d37959a03fb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aadcbbbe3b3146ddd3b71d37959a03fb3">Uart1OE_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a85440a063043106e337a552c851f6f7c" id="r_a85440a063043106e337a552c851f6f7c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a85440a063043106e337a552c851f6f7c">Uart2OE_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aafaa993000b02f7928cfb8d5f5cfeeaf" id="r_aafaa993000b02f7928cfb8d5f5cfeeaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aafaa993000b02f7928cfb8d5f5cfeeaf">Uart3OE_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5b99e75e261481a3ece835ca23118f3" id="r_ae5b99e75e261481a3ece835ca23118f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5b99e75e261481a3ece835ca23118f3">Ux1SelJmp_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a26223a0539080aee3e39389290353a6b" id="r_a26223a0539080aee3e39389290353a6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a26223a0539080aee3e39389290353a6b">PowernEnHV_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa03f32153d2f9fec552a6717c898f1cc" id="r_aa03f32153d2f9fec552a6717c898f1cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa03f32153d2f9fec552a6717c898f1cc">HVEn1_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afdf613a0d24a4c39879f27d2159dcc62" id="r_afdf613a0d24a4c39879f27d2159dcc62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#afdf613a0d24a4c39879f27d2159dcc62">HVEn2_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac6d5d4f8532c7a8b9235dc8cda698f95" id="r_ac6d5d4f8532c7a8b9235dc8cda698f95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac6d5d4f8532c7a8b9235dc8cda698f95">DacSelectMaxti_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a84246bd3518f720d6202bcce564e9498" id="r_a84246bd3518f720d6202bcce564e9498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a84246bd3518f720d6202bcce564e9498">GlobalFaultInhibit_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac4ec20c47c1c2112cced2d49ff3b0b43" id="r_ac4ec20c47c1c2112cced2d49ff3b0b43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac4ec20c47c1c2112cced2d49ff3b0b43">nFaultsClr_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00168">168</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>
</div><h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="a38fa54f5a3631bf654af98695bb7fb5b" name="a38fa54f5a3631bf654af98695bb7fb5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38fa54f5a3631bf654af98695bb7fb5b">&#9670;&#160;</a></span>PROCESS_1()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> PROCESS_1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classRegisterSpacePorts.html#a50da91b765765ac486df1b41692e962f">clk</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classRegisterSpacePorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00298">298</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a883318f86bd37c2c7569637e4538f6ce" name="a883318f86bd37c2c7569637e4538f6ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a883318f86bd37c2c7569637e4538f6ce">&#9670;&#160;</a></span>ActualTicksLastSecondAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a883318f86bd37c2c7569637e4538f6ce">ActualTicksLastSecondAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00178">178</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="abc3495d9f9f39ffa94cc36f41b97cd74" name="abc3495d9f9f39ffa94cc36f41b97cd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3495d9f9f39ffa94cc36f41b97cd74">&#9670;&#160;</a></span>AdcAAccumulatorAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#abc3495d9f9f39ffa94cc36f41b97cd74">AdcAAccumulatorAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">60</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00191">191</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a35063b11b844dfa0138058d9416d4d86" name="a35063b11b844dfa0138058d9416d4d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35063b11b844dfa0138058d9416d4d86">&#9670;&#160;</a></span>AdcBAccumulatorAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a35063b11b844dfa0138058d9416d4d86">AdcBAccumulatorAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">68</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00192">192</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa071d9347d702d3d77a124934d4320a7" name="aa071d9347d702d3d77a124934d4320a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa071d9347d702d3d77a124934d4320a7">&#9670;&#160;</a></span>AdcCAccumulatorAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa071d9347d702d3d77a124934d4320a7">AdcCAccumulatorAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">76</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00193">193</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a92966d4271088e9238ee50c49f642000" name="a92966d4271088e9238ee50c49f642000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92966d4271088e9238ee50c49f642000">&#9670;&#160;</a></span>AdcDAccumulatorAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a92966d4271088e9238ee50c49f642000">AdcDAccumulatorAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">84</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00194">194</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aaee5f64a19b7584f8066189ec38912fe" name="aaee5f64a19b7584f8066189ec38912fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee5f64a19b7584f8066189ec38912fe">&#9670;&#160;</a></span>Address_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aaee5f64a19b7584f8066189ec38912fe">Address_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00171">171</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a0c062b202b0582c0c2b683aa06db020b" name="a0c062b202b0582c0c2b683aa06db020b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c062b202b0582c0c2b683aa06db020b">&#9670;&#160;</a></span>ClockSteeringDacSetpointAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a0c062b202b0582c0c2b683aa06db020b">ClockSteeringDacSetpointAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">24</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00180">180</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a25d9dc2d959332ffe75739861e17b559" name="a25d9dc2d959332ffe75739861e17b559"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25d9dc2d959332ffe75739861e17b559">&#9670;&#160;</a></span>ClockTicksThisSecondAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a25d9dc2d959332ffe75739861e17b559">ClockTicksThisSecondAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">20</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00179">179</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa7898bc0163b7e59c24f5a64cfa23b51" name="aa7898bc0163b7e59c24f5a64cfa23b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7898bc0163b7e59c24f5a64cfa23b51">&#9670;&#160;</a></span>ControlRegisterAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa7898bc0163b7e59c24f5a64cfa23b51">ControlRegisterAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00183">183</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af94335020239aed2ddeed0a1fc02ec52" name="af94335020239aed2ddeed0a1fc02ec52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94335020239aed2ddeed0a1fc02ec52">&#9670;&#160;</a></span>DacASetpoint_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#af94335020239aed2ddeed0a1fc02ec52">DacASetpoint_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00240">240</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9d170766f41edd0dcfd2c8760ccfafa5" name="a9d170766f41edd0dcfd2c8760ccfafa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d170766f41edd0dcfd2c8760ccfafa5">&#9670;&#160;</a></span>DacASetpointAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a9d170766f41edd0dcfd2c8760ccfafa5">DacASetpointAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">44</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00187">187</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a6874dd2266b5f458bb56b4ccc0090f5c" name="a6874dd2266b5f458bb56b4ccc0090f5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6874dd2266b5f458bb56b4ccc0090f5c">&#9670;&#160;</a></span>DacBSetpoint_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a6874dd2266b5f458bb56b4ccc0090f5c">DacBSetpoint_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00241">241</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a75190331c14b7061e1aaed22ff077183" name="a75190331c14b7061e1aaed22ff077183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75190331c14b7061e1aaed22ff077183">&#9670;&#160;</a></span>DacBSetpointAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a75190331c14b7061e1aaed22ff077183">DacBSetpointAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">48</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00188">188</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aac36acdfbe654fd9fc1cfce6ff779fb6" name="aac36acdfbe654fd9fc1cfce6ff779fb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac36acdfbe654fd9fc1cfce6ff779fb6">&#9670;&#160;</a></span>DacCSetpoint_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aac36acdfbe654fd9fc1cfce6ff779fb6">DacCSetpoint_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00242">242</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aae3f6d7d7a7666cba12ac6a85cad5b48" name="aae3f6d7d7a7666cba12ac6a85cad5b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae3f6d7d7a7666cba12ac6a85cad5b48">&#9670;&#160;</a></span>DacCSetpointAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aae3f6d7d7a7666cba12ac6a85cad5b48">DacCSetpointAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">52</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00189">189</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a08c9e4f91a8bad83c83f9461d97fa1ca" name="a08c9e4f91a8bad83c83f9461d97fa1ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c9e4f91a8bad83c83f9461d97fa1ca">&#9670;&#160;</a></span>DacDSetpoint_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a08c9e4f91a8bad83c83f9461d97fa1ca">DacDSetpoint_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 000000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00243">243</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad8d5c137ffba1d4df0c11536ba3b0c74" name="ad8d5c137ffba1d4df0c11536ba3b0c74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8d5c137ffba1d4df0c11536ba3b0c74">&#9670;&#160;</a></span>DacDSetpointAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ad8d5c137ffba1d4df0c11536ba3b0c74">DacDSetpointAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">56</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00190">190</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac6d5d4f8532c7a8b9235dc8cda698f95" name="ac6d5d4f8532c7a8b9235dc8cda698f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d5d4f8532c7a8b9235dc8cda698f95">&#9670;&#160;</a></span>DacSelectMaxti_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac6d5d4f8532c7a8b9235dc8cda698f95">DacSelectMaxti_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00255">255</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aab7b77b6c667bd5cd5de719dcbe09f1b" name="aab7b77b6c667bd5cd5de719dcbe09f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7b77b6c667bd5cd5de719dcbe09f1b">&#9670;&#160;</a></span>DeviceSerialNumberAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aab7b77b6c667bd5cd5de719dcbe09f1b">DeviceSerialNumberAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00173">173</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac2eb9d3156dee3b66d580f22852efc6f" name="ac2eb9d3156dee3b66d580f22852efc6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2eb9d3156dee3b66d580f22852efc6f">&#9670;&#160;</a></span>FpgaFirmwareBuildNumberAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac2eb9d3156dee3b66d580f22852efc6f">FpgaFirmwareBuildNumberAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00174">174</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a84246bd3518f720d6202bcce564e9498" name="a84246bd3518f720d6202bcce564e9498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84246bd3518f720d6202bcce564e9498">&#9670;&#160;</a></span>GlobalFaultInhibit_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a84246bd3518f720d6202bcce564e9498">GlobalFaultInhibit_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00256">256</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa03f32153d2f9fec552a6717c898f1cc" name="aa03f32153d2f9fec552a6717c898f1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03f32153d2f9fec552a6717c898f1cc">&#9670;&#160;</a></span>HVEn1_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa03f32153d2f9fec552a6717c898f1cc">HVEn1_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00253">253</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="afdf613a0d24a4c39879f27d2159dcc62" name="afdf613a0d24a4c39879f27d2159dcc62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf613a0d24a4c39879f27d2159dcc62">&#9670;&#160;</a></span>HVEn2_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#afdf613a0d24a4c39879f27d2159dcc62">HVEn2_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00254">254</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ade7d409c82ea5944e7728e0ba1ac853e" name="ade7d409c82ea5944e7728e0ba1ac853e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7d409c82ea5944e7728e0ba1ac853e">&#9670;&#160;</a></span>IdealTicksPerSecondAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ade7d409c82ea5944e7728e0ba1ac853e">IdealTicksPerSecondAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00177">177</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab5f876417683a8d378066314afc9af3d" name="ab5f876417683a8d378066314afc9af3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f876417683a8d378066314afc9af3d">&#9670;&#160;</a></span>LastReadReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab5f876417683a8d378066314afc9af3d">LastReadReq</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00221">221</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a0d49357e1d6c72b421a988ed1ea672ca" name="a0d49357e1d6c72b421a988ed1ea672ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d49357e1d6c72b421a988ed1ea672ca">&#9670;&#160;</a></span>LastWriteReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a0d49357e1d6c72b421a988ed1ea672ca">LastWriteReq</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00222">222</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a4e221c816beef36b27dd27f4f5e32c3f" name="a4e221c816beef36b27dd27f4f5e32c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e221c816beef36b27dd27f4f5e32c3f">&#9670;&#160;</a></span>MAX_ADDRESS_BITS</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts.html#ab04880be6f55c16b293b60e480469277">ADDRESS_BITS</a></b> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00170">170</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad1f5575bd3173e4f4e20bf61afd12665" name="ad1f5575bd3173e4f4e20bf61afd12665"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1f5575bd3173e4f4e20bf61afd12665">&#9670;&#160;</a></span>MonitorAdcChannelReadIndex_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ad1f5575bd3173e4f4e20bf61afd12665">MonitorAdcChannelReadIndex_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00236">236</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae5e2ba35936eea7cc5bd0b2d89719a75" name="ae5e2ba35936eea7cc5bd0b2d89719a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e2ba35936eea7cc5bd0b2d89719a75">&#9670;&#160;</a></span>MonitorAdcReadChannel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5e2ba35936eea7cc5bd0b2d89719a75">MonitorAdcReadChannel</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">100</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00197">197</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a634bf647cd00075c2a7ce33ba96bf615" name="a634bf647cd00075c2a7ce33ba96bf615"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a634bf647cd00075c2a7ce33ba96bf615">&#9670;&#160;</a></span>MonitorAdcSample</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a634bf647cd00075c2a7ce33ba96bf615">MonitorAdcSample</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">92</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00196">196</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a5fd8c88a81643be6378414e8c47c73dd" name="a5fd8c88a81643be6378414e8c47c73dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fd8c88a81643be6378414e8c47c73dd">&#9670;&#160;</a></span>MonitorAdcSpiFrameEnable_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a5fd8c88a81643be6378414e8c47c73dd">MonitorAdcSpiFrameEnable_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00237">237</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac5b8435eca62e793ee8080ab0769a263" name="ac5b8435eca62e793ee8080ab0769a263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b8435eca62e793ee8080ab0769a263">&#9670;&#160;</a></span>MonitorAdcSpiFrameEnableAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac5b8435eca62e793ee8080ab0769a263">MonitorAdcSpiFrameEnableAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">108</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00199">199</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa39e53b970d3b449a26289a5c12c1d60" name="aa39e53b970d3b449a26289a5c12c1d60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa39e53b970d3b449a26289a5c12c1d60">&#9670;&#160;</a></span>MonitorAdcSpiXferAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa39e53b970d3b449a26289a5c12c1d60">MonitorAdcSpiXferAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">104</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00198">198</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac4ec20c47c1c2112cced2d49ff3b0b43" name="ac4ec20c47c1c2112cced2d49ff3b0b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ec20c47c1c2112cced2d49ff3b0b43">&#9670;&#160;</a></span>nFaultsClr_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac4ec20c47c1c2112cced2d49ff3b0b43">nFaultsClr_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00257">257</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ad7f9def60f439a8792c3457bc64139a7" name="ad7f9def60f439a8792c3457bc64139a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7f9def60f439a8792c3457bc64139a7">&#9670;&#160;</a></span>PowernEn_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ad7f9def60f439a8792c3457bc64139a7">PowernEn_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00245">245</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a26223a0539080aee3e39389290353a6b" name="a26223a0539080aee3e39389290353a6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26223a0539080aee3e39389290353a6b">&#9670;&#160;</a></span>PowernEnHV_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a26223a0539080aee3e39389290353a6b">PowernEnHV_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00252">252</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a25b6c4d9728498bf6dee11267238e9e0" name="a25b6c4d9728498bf6dee11267238e9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b6c4d9728498bf6dee11267238e9e0">&#9670;&#160;</a></span>Uart0ClkDivider_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a25b6c4d9728498bf6dee11267238e9e0">Uart0ClkDivider_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">38400</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00228">228</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab57b43c1872e13c90c633db50645aec7" name="ab57b43c1872e13c90c633db50645aec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab57b43c1872e13c90c633db50645aec7">&#9670;&#160;</a></span>Uart0FifoAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab57b43c1872e13c90c633db50645aec7">Uart0FifoAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">116</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00203">203</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a324677b79e27a48990f7dc99f73c9a20" name="a324677b79e27a48990f7dc99f73c9a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324677b79e27a48990f7dc99f73c9a20">&#9670;&#160;</a></span>Uart0FifoReadDataAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a324677b79e27a48990f7dc99f73c9a20">Uart0FifoReadDataAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">124</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00205">205</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aafebcea3a4f4d8212ef658afe23e8529" name="aafebcea3a4f4d8212ef658afe23e8529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafebcea3a4f4d8212ef658afe23e8529">&#9670;&#160;</a></span>Uart0FifoStatusAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aafebcea3a4f4d8212ef658afe23e8529">Uart0FifoStatusAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">120</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00204">204</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a9b7bec286815e1a4e61e3cd7c9e156f8" name="a9b7bec286815e1a4e61e3cd7c9e156f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b7bec286815e1a4e61e3cd7c9e156f8">&#9670;&#160;</a></span>Uart0OE_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a9b7bec286815e1a4e61e3cd7c9e156f8">Uart0OE_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00246">246</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a2eeb7c2ef2c741ec00486de03cf9ccaa" name="a2eeb7c2ef2c741ec00486de03cf9ccaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eeb7c2ef2c741ec00486de03cf9ccaa">&#9670;&#160;</a></span>Uart1ClkDivider_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a2eeb7c2ef2c741ec00486de03cf9ccaa">Uart1ClkDivider_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">/</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">230400</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">*</span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00229">229</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ac3f2e316b859adbb9b7e35ab3bb683db" name="ac3f2e316b859adbb9b7e35ab3bb683db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3f2e316b859adbb9b7e35ab3bb683db">&#9670;&#160;</a></span>Uart1FifoAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ac3f2e316b859adbb9b7e35ab3bb683db">Uart1FifoAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">128</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00207">207</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa427c91381a02228f32030efaa902054" name="aa427c91381a02228f32030efaa902054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa427c91381a02228f32030efaa902054">&#9670;&#160;</a></span>Uart1FifoReadDataAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa427c91381a02228f32030efaa902054">Uart1FifoReadDataAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">136</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00209">209</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a3f874a2126516aabd6b01d4a6c1d7506" name="a3f874a2126516aabd6b01d4a6c1d7506"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f874a2126516aabd6b01d4a6c1d7506">&#9670;&#160;</a></span>Uart1FifoStatusAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a3f874a2126516aabd6b01d4a6c1d7506">Uart1FifoStatusAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">132</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00208">208</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aadcbbbe3b3146ddd3b71d37959a03fb3" name="aadcbbbe3b3146ddd3b71d37959a03fb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadcbbbe3b3146ddd3b71d37959a03fb3">&#9670;&#160;</a></span>Uart1OE_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aadcbbbe3b3146ddd3b71d37959a03fb3">Uart1OE_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00247">247</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a0214b197b8f973df29ab97227084989b" name="a0214b197b8f973df29ab97227084989b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0214b197b8f973df29ab97227084989b">&#9670;&#160;</a></span>Uart2ClkDivider_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a0214b197b8f973df29ab97227084989b">Uart2ClkDivider_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00232">232</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="abb092a0f335d27cfb9d2e444f89622b4" name="abb092a0f335d27cfb9d2e444f89622b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb092a0f335d27cfb9d2e444f89622b4">&#9670;&#160;</a></span>Uart2FifoAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#abb092a0f335d27cfb9d2e444f89622b4">Uart2FifoAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">140</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00211">211</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a04b031f63cb9e4d03a19ce2d1bf80764" name="a04b031f63cb9e4d03a19ce2d1bf80764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b031f63cb9e4d03a19ce2d1bf80764">&#9670;&#160;</a></span>Uart2FifoReadDataAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a04b031f63cb9e4d03a19ce2d1bf80764">Uart2FifoReadDataAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">148</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00213">213</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a4e52c779eab14f1dd6e7121aea5602cd" name="a4e52c779eab14f1dd6e7121aea5602cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e52c779eab14f1dd6e7121aea5602cd">&#9670;&#160;</a></span>Uart2FifoStatusAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e52c779eab14f1dd6e7121aea5602cd">Uart2FifoStatusAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">144</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00212">212</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a85440a063043106e337a552c851f6f7c" name="a85440a063043106e337a552c851f6f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85440a063043106e337a552c851f6f7c">&#9670;&#160;</a></span>Uart2OE_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a85440a063043106e337a552c851f6f7c">Uart2OE_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00248">248</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aab46a53afd7660f9b446a28883e6f3a6" name="aab46a53afd7660f9b446a28883e6f3a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab46a53afd7660f9b446a28883e6f3a6">&#9670;&#160;</a></span>Uart3ClkDivider_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aab46a53afd7660f9b446a28883e6f3a6">Uart3ClkDivider_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00233">233</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae5ab9acee401191a1d52458a1447fd1e" name="ae5ab9acee401191a1d52458a1447fd1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5ab9acee401191a1d52458a1447fd1e">&#9670;&#160;</a></span>Uart3FifoAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5ab9acee401191a1d52458a1447fd1e">Uart3FifoAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">152</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00215">215</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="af6a78f1cb4b902e4c4b5e95079ede8e2" name="af6a78f1cb4b902e4c4b5e95079ede8e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6a78f1cb4b902e4c4b5e95079ede8e2">&#9670;&#160;</a></span>Uart3FifoReadDataAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#af6a78f1cb4b902e4c4b5e95079ede8e2">Uart3FifoReadDataAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">160</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00217">217</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a207ab82c2fd1bb76a5f8bf47803f9cd7" name="a207ab82c2fd1bb76a5f8bf47803f9cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a207ab82c2fd1bb76a5f8bf47803f9cd7">&#9670;&#160;</a></span>Uart3FifoStatusAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a207ab82c2fd1bb76a5f8bf47803f9cd7">Uart3FifoStatusAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">156</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00216">216</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aafaa993000b02f7928cfb8d5f5cfeeaf" name="aafaa993000b02f7928cfb8d5f5cfeeaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafaa993000b02f7928cfb8d5f5cfeeaf">&#9670;&#160;</a></span>Uart3OE_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aafaa993000b02f7928cfb8d5f5cfeeaf">Uart3OE_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00249">249</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ab1ab4855724a218ac1855177401a8246" name="ab1ab4855724a218ac1855177401a8246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ab4855724a218ac1855177401a8246">&#9670;&#160;</a></span>UartClockDividersAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ab1ab4855724a218ac1855177401a8246">UartClockDividersAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">112</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00201">201</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="aa77937515558c1feee7001bf0824d1c4" name="aa77937515558c1feee7001bf0824d1c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa77937515558c1feee7001bf0824d1c4">&#9670;&#160;</a></span>UnixSecondsAddr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#aa77937515558c1feee7001bf0824d1c4">UnixSecondsAddr</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">to_unsigned</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a4e221c816beef36b27dd27f4f5e32c3f">MAX_ADDRESS_BITS</a></b> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00176">176</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="ae5b99e75e261481a3ece835ca23118f3" name="ae5b99e75e261481a3ece835ca23118f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b99e75e261481a3ece835ca23118f3">&#9670;&#160;</a></span>Ux1SelJmp_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#ae5b99e75e261481a3ece835ca23118f3">Ux1SelJmp_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00250">250</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<a id="a477f0796692a78e8402a4799d21aadd9" name="a477f0796692a78e8402a4799d21aadd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477f0796692a78e8402a4799d21aadd9">&#9670;&#160;</a></span>WriteDacs_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html#a477f0796692a78e8402a4799d21aadd9">WriteDacs_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RegisterSpace_8vhd_source.html#l00239">239</a> of file <a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="RegisterSpace_8vhd_source.html">RegisterSpace.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classRegisterSpacePorts.html">RegisterSpacePorts</a></li><li class="navelem"><a class="el" href="classRegisterSpacePorts_1_1RegisterSpace.html">RegisterSpace</a></li>
    <li class="footer">Generated on Sun Jul 6 2025 15:25:46 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
