
Starting simulation...
Starting simulation...
Configuration: LLaMA-2-70B, 8 xPUs, arrival_rate=0.5 req/s
Memory: 16.30GB model, 175.70GB available for KV cache

Simulation completed at t=216.71s

============================================================
SIMULATION SUMMARY
============================================================

Load Analysis:
  Arrival Rate:         0.5 req/s
  Avg Output Length:    192 tok/req
  Required Throughput:  96 tok/s
  Actual Throughput:    63.7 tok/s
  Utilization:          151% ⚠️  OVERLOAD

------------------------------------------------------------
Metrics Reliability:
  ✅ Throughput:    System capacity (reliable)
  ✅ Completion:    Capacity/Load ratio (reliable)
  ❌ TTFT/Latency:  Unreliable (early arrivals only)
------------------------------------------------------------

Requests:
  Total: 110
  Completed: 95

Throughput (= System Capacity):
  Requests/sec: 0.47
  Tokens/sec: 63.66

xPU Utilization: 1.0%

Memory Usage:
  Peak:        21.21GB / 1536GB (1.4%)
  P95:         19.64GB / 1536GB (1.3%)
  P50 (Med):   17.95GB / 1536GB (1.2%)

First Token Latency (⚠️  Not representative - early arrivals only):
  Mean: 0.0988
  P50:  0.0192
  P90:  0.4202
  P95:  0.5310
  P99:  0.6109

End-to-End Latency (⚠️  Not representative):
  Mean: 0.6337
  P50:  0.5977
  P90:  0.9581
  P95:  1.1533
  P99:  1.4409

============================================================

✓ Results saved to: test_results/regression_20251212_152401/regression_BUG001.json
