;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-21
	MOV -11, <-20
	DJN -1, @-20
	JMP -207, <120
	DJN 0, <753
	ADD 210, 30
	SUB -11, <-20
	SUB -207, <-120
	ADD 210, 30
	ADD 210, 30
	SUB @-127, 100
	SUB 403, 20
	SUB -207, 120
	ADD <210, 20
	SUB <0, @2
	SUB @-237, 100
	ADD 210, 30
	SUB -7, <-120
	SUB <0, @2
	JMP @12, #210
	SUB <0, @2
	JMP @12, #210
	SUB 12, @-10
	SUB -207, <-120
	ADD #370, <-1
	SUB 12, @-10
	SUB @121, @106
	SUB -207, <-120
	SUB -207, <-120
	CMP -207, 120
	CMP -207, 120
	SUB -7, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP @121, 103
	CMP -207, <-120
	SUB 0, @12
	MOV -11, <-20
	SUB @3, 0
	JMP 12, #-10
	JMP <-127, 100
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, @106
	CMP -207, <-120
	SPL 0, <753
	MOV -1, <-21
	MOV -11, <-20
	DJN -1, @-20
	DJN 0, <753
	ADD 210, 30
