```verilog
module top_module( 
    input [99:0] a, b,
    input sel,
    output [99:0] out );

    // Use the ternary operator to select between 'a' and 'b' based on 'sel'
    assign out = sel ? b : a;
    
endmodule
```