{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698889850800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698889850800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  1 18:50:50 2023 " "Processing started: Wed Nov  1 18:50:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698889850800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889850800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l2p3 -c l2p3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l2p3 -c l2p3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889850801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698889851196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698889851196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "struct_diag.sv 1 1 " "Found 1 design units, including 1 entities, in source file struct_diag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 struct_diag " "Found entity 1: struct_diag" {  } { { "struct_diag.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889856807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889856807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_int3.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd_int3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_int " "Found entity 1: lcd_int" {  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889856809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889856809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct_mod_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file ct_mod_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mod_N " "Found entity 1: ct_mod_N" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889856813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889856813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd_mod_d.sv 1 1 " "Found 1 design units, including 1 entities, in source file cd_mod_d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ct_mod_D " "Found entity 1: ct_mod_D" {  } { { "cd_mod_D.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/cd_mod_D.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889856816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889856816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarm " "Found entity 1: alarm" {  } { { "alarm.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/alarm.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889856818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889856818 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "struct_diag " "Elaborating entity \"struct_diag\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698889856841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod_N ct_mod_N:Sct " "Elaborating entity \"ct_mod_N\" for hierarchy \"ct_mod_N:Sct\"" {  } { { "struct_diag.sv" "Sct" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889856851 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ct_mod_N.sv(28) " "Verilog HDL assignment warning at ct_mod_N.sv(28): truncated value with size 32 to match size of target (7)" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698889856851 "|struct_diag|ct_mod_N:Sct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod_N ct_mod_N:Hct " "Elaborating entity \"ct_mod_N\" for hierarchy \"ct_mod_N:Hct\"" {  } { { "struct_diag.sv" "Hct" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889856857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ct_mod_N.sv(28) " "Verilog HDL assignment warning at ct_mod_N.sv(28): truncated value with size 32 to match size of target (7)" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698889856857 "|struct_diag|ct_mod_N:Hct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod_N ct_mod_N:Dct " "Elaborating entity \"ct_mod_N\" for hierarchy \"ct_mod_N:Dct\"" {  } { { "struct_diag.sv" "Dct" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889856863 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ct_mod_N.sv(28) " "Verilog HDL assignment warning at ct_mod_N.sv(28): truncated value with size 32 to match size of target (7)" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698889856863 "|struct_diag|ct_mod_N:Dct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod_D ct_mod_D:Dtct " "Elaborating entity \"ct_mod_D\" for hierarchy \"ct_mod_D:Dtct\"" {  } { { "struct_diag.sv" "Dtct" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889856868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cd_mod_D.sv(30) " "Verilog HDL assignment warning at cd_mod_D.sv(30): truncated value with size 32 to match size of target (7)" {  } { { "cd_mod_D.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/cd_mod_D.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698889856868 "|struct_diag|ct_mod_D:Dtct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ct_mod_N ct_mod_N:Mtct " "Elaborating entity \"ct_mod_N\" for hierarchy \"ct_mod_N:Mtct\"" {  } { { "struct_diag.sv" "Mtct" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889856873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ct_mod_N.sv(28) " "Verilog HDL assignment warning at ct_mod_N.sv(28): truncated value with size 32 to match size of target (7)" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698889856874 "|struct_diag|ct_mod_N:Mtct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_int lcd_int:Sdisp " "Elaborating entity \"lcd_int\" for hierarchy \"lcd_int:Sdisp\"" {  } { { "struct_diag.sv" "Sdisp" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889856878 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_int3.sv(10) " "Verilog HDL assignment warning at lcd_int3.sv(10): truncated value with size 32 to match size of target (7)" {  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698889856878 "|struct_diag|lcd_int:Sdisp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_int3.sv(11) " "Verilog HDL assignment warning at lcd_int3.sv(11): truncated value with size 32 to match size of target (7)" {  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698889856878 "|struct_diag|lcd_int:Sdisp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm alarm:a1 " "Elaborating entity \"alarm\" for hierarchy \"alarm:a1\"" {  } { { "struct_diag.sv" "a1" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889856885 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Sdisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Sdisp\|Mod0\"" {  } { { "lcd_int3.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Mdisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Mdisp\|Mod0\"" {  } { { "lcd_int3.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Hdisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Hdisp\|Mod0\"" {  } { { "lcd_int3.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Ddisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Ddisp\|Mod0\"" {  } { { "lcd_int3.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Mtdisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Mtdisp\|Mod0\"" {  } { { "lcd_int3.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcd_int:Dtisp\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcd_int:Dtisp\|Mod0\"" {  } { { "lcd_int3.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Sct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Sct\|Mod0\"" {  } { { "ct_mod_N.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Mct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Mct\|Mod0\"" {  } { { "ct_mod_N.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Mreg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Mreg\|Mod0\"" {  } { { "ct_mod_N.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Hct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Hct\|Mod0\"" {  } { { "ct_mod_N.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Hreg\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Hreg\|Mod0\"" {  } { { "ct_mod_N.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Dct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Dct\|Mod0\"" {  } { { "ct_mod_N.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_N:Mtct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_N:Mtct\|Mod0\"" {  } { { "ct_mod_N.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ct_mod_D:Dtct\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ct_mod_D:Dtct\|Mod0\"" {  } { { "cd_mod_D.sv" "Mod0" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/cd_mod_D.sv" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698889857156 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698889857156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_int:Sdisp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcd_int:Sdisp\|lpm_divide:Mod0\"" {  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_int:Sdisp\|lpm_divide:Mod0 " "Instantiated megafunction \"lcd_int:Sdisp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857216 ""}  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_int:Hdisp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcd_int:Hdisp\|lpm_divide:Mod0\"" {  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_int:Hdisp\|lpm_divide:Mod0 " "Instantiated megafunction \"lcd_int:Hdisp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857304 ""}  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_int:Ddisp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcd_int:Ddisp\|lpm_divide:Mod0\"" {  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_int:Ddisp\|lpm_divide:Mod0 " "Instantiated megafunction \"lcd_int:Ddisp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857313 ""}  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcd_int:Dtisp\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lcd_int:Dtisp\|lpm_divide:Mod0\"" {  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcd_int:Dtisp\|lpm_divide:Mod0 " "Instantiated megafunction \"lcd_int:Dtisp\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857327 ""}  } { { "lcd_int3.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/lcd_int3.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mod_N:Sct\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ct_mod_N:Sct\|lpm_divide:Mod0\"" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mod_N:Sct\|lpm_divide:Mod0 " "Instantiated megafunction \"ct_mod_N:Sct\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857352 ""}  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a2m " "Found entity 1: lpm_divide_a2m" {  } { { "db/lpm_divide_a2m.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/lpm_divide_a2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/alt_u_div_0te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mod_N:Hct\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ct_mod_N:Hct\|lpm_divide:Mod0\"" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mod_N:Hct\|lpm_divide:Mod0 " "Instantiated megafunction \"ct_mod_N:Hct\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857470 ""}  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92m " "Found entity 1: lpm_divide_92m" {  } { { "db/lpm_divide_92m.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/lpm_divide_92m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_use.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_use.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_use " "Found entity 1: alt_u_div_use" {  } { { "db/alt_u_div_use.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/alt_u_div_use.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mod_N:Dct\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ct_mod_N:Dct\|lpm_divide:Mod0\"" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mod_N:Dct\|lpm_divide:Mod0 " "Instantiated megafunction \"ct_mod_N:Dct\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857584 ""}  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/lpm_divide_82m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_rse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_rse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_rse " "Found entity 1: alt_u_div_rse" {  } { { "db/alt_u_div_rse.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/alt_u_div_rse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mod_N:Mtct\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ct_mod_N:Mtct\|lpm_divide:Mod0\"" {  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mod_N:Mtct\|lpm_divide:Mod0 " "Instantiated megafunction \"ct_mod_N:Mtct\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857684 ""}  } { { "ct_mod_N.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/ct_mod_N.sv" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_b2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_b2m " "Found entity 1: lpm_divide_b2m" {  } { { "db/lpm_divide_b2m.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/lpm_divide_b2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/alt_u_div_sse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ct_mod_D:Dtct\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ct_mod_D:Dtct\|lpm_divide:Mod0\"" {  } { { "cd_mod_D.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/cd_mod_D.sv" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889857786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ct_mod_D:Dtct\|lpm_divide:Mod0 " "Instantiated megafunction \"ct_mod_D:Dtct\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698889857786 ""}  } { { "cd_mod_D.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/cd_mod_D.sv" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698889857786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/lpm_divide_c2m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2te " "Found entity 1: alt_u_div_2te" {  } { { "db/alt_u_div_2te.tdf" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/db/alt_u_div_2te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698889857854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889857854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698889857984 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Month1disp\[0\] GND " "Pin \"Month1disp\[0\]\" is stuck at GND" {  } { { "struct_diag.sv" "" { Text "C:/Users/cmast/Desktop/CSE140L/Labs/CSE140L-labs/Lab2/part3_starter_export/Lab2_Part3_Verilog_starter/struct_diag.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698889858197 "|struct_diag|Month1disp[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698889858197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698889858253 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698889858574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698889858574 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "776 " "Implemented 776 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698889858634 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698889858634 ""} { "Info" "ICUT_CUT_TM_LCELLS" "688 " "Implemented 688 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698889858634 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698889858634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698889858648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  1 18:50:58 2023 " "Processing ended: Wed Nov  1 18:50:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698889858648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698889858648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698889858648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698889858648 ""}
