;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SUB -1, <-20
	CMP @3, 0
	SPL 0, <402
	SPL 0, <402
	ADD 3, 26
	ADD -91, <-20
	DAT #30, #9
	CMP #12, @10
	CMP #12, @10
	CMP #12, @10
	CMP #12, @10
	SLT @-127, 100
	SUB #12, @223
	CMP -207, <-721
	SUB #12, @10
	SPL 0, <402
	ADD 30, 9
	SPL 0, <402
	SPL @101, @-201
	SPL @101, @-201
	SPL 0, <402
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SUB @1, -1
	SLT #101, <-201
	ADD 30, 9
	SLT #101, <-201
	DJN 20, #10
	CMP #12, @10
	CMP #12, @10
	SLT -1, <-20
	SUB 721, -11
	SLT 701, 260
	SLT 701, 260
	DJN 20, #10
	ADD 210, 60
	CMP 10, 600
	ADD 210, 60
	MOV -1, <-20
	SUB #10, <3
	CMP #12, @200
	ADD 210, 60
	ADD 210, 60
