Classic Timing Analyzer report for Procesor
Thu Oct 09 11:46:13 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.238 ns                                       ; enable    ; q[3]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.264 ns                                       ; q[2]~reg0 ; q[2]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.753 ns                                      ; clearn    ; q[3]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0]~reg0 ; q[3]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+-----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0]~reg0 ; q[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0]~reg0 ; q[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1]~reg0 ; q[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[2]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[0]~reg0 ; q[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[1]~reg0 ; q[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[2]~reg0 ; q[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; q[3]~reg0 ; q[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tsu                                                               ;
+-------+--------------+------------+--------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To        ; To Clock ;
+-------+--------------+------------+--------+-----------+----------+
; N/A   ; None         ; 3.238 ns   ; enable ; q[3]~reg0 ; clk      ;
; N/A   ; None         ; 3.203 ns   ; enable ; q[2]~reg0 ; clk      ;
; N/A   ; None         ; 3.168 ns   ; enable ; q[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.105 ns   ; enable ; q[0]~reg0 ; clk      ;
; N/A   ; None         ; 2.992 ns   ; clearn ; q[0]~reg0 ; clk      ;
; N/A   ; None         ; 2.992 ns   ; clearn ; q[1]~reg0 ; clk      ;
; N/A   ; None         ; 2.992 ns   ; clearn ; q[2]~reg0 ; clk      ;
; N/A   ; None         ; 2.992 ns   ; clearn ; q[3]~reg0 ; clk      ;
+-------+--------------+------------+--------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 6.264 ns   ; q[2]~reg0 ; q[2] ; clk        ;
; N/A   ; None         ; 5.752 ns   ; q[3]~reg0 ; q[3] ; clk        ;
; N/A   ; None         ; 5.746 ns   ; q[0]~reg0 ; q[0] ; clk        ;
; N/A   ; None         ; 5.740 ns   ; q[1]~reg0 ; q[1] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+-------------------------------------------------------------------------+
; th                                                                      ;
+---------------+-------------+-----------+--------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To        ; To Clock ;
+---------------+-------------+-----------+--------+-----------+----------+
; N/A           ; None        ; -2.753 ns ; clearn ; q[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.753 ns ; clearn ; q[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.753 ns ; clearn ; q[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.753 ns ; clearn ; q[3]~reg0 ; clk      ;
; N/A           ; None        ; -2.866 ns ; enable ; q[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.929 ns ; enable ; q[1]~reg0 ; clk      ;
; N/A           ; None        ; -2.964 ns ; enable ; q[2]~reg0 ; clk      ;
; N/A           ; None        ; -2.999 ns ; enable ; q[3]~reg0 ; clk      ;
+---------------+-------------+-----------+--------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 09 11:46:13 2025
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Procesor -c Procesor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "q[0]~reg0" and destination register "q[3]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.750 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N17; Fanout = 3; REG Node = 'q[0]~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 2; COMB Node = 'Add0~2'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 2; COMB Node = 'Add0~6'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X26_Y17_N20; Fanout = 1; COMB Node = 'Add0~10'
            Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 1; COMB Node = 'Add0~13'
            Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X26_Y17_N23; Fanout = 2; REG Node = 'q[3]~reg0'
            Info: Total cell delay = 0.750 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.477 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N23; Fanout = 2; REG Node = 'q[3]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.43 % )
                Info: Total interconnect delay = 1.005 ns ( 40.57 % )
            Info: - Longest clock path from clock "clk" to source register is 2.477 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N17; Fanout = 3; REG Node = 'q[0]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.43 % )
                Info: Total interconnect delay = 1.005 ns ( 40.57 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "q[3]~reg0" (data pin = "enable", clock pin = "clk") is 3.238 ns
    Info: + Longest pin to register delay is 5.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA10; Fanout = 2; PIN Node = 'enable'
        Info: 2: + IC(4.252 ns) + CELL(0.309 ns) = 5.333 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.368 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 2; COMB Node = 'Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.403 ns; Loc. = LCCOMB_X26_Y17_N20; Fanout = 1; COMB Node = 'Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 5.528 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 1; COMB Node = 'Add0~13'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 5.625 ns; Loc. = LCFF_X26_Y17_N23; Fanout = 2; REG Node = 'q[3]~reg0'
        Info: Total cell delay = 1.373 ns ( 24.41 % )
        Info: Total interconnect delay = 4.252 ns ( 75.59 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N23; Fanout = 2; REG Node = 'q[3]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.43 % )
        Info: Total interconnect delay = 1.005 ns ( 40.57 % )
Info: tco from clock "clk" to destination pin "q[2]" through register "q[2]~reg0" is 6.264 ns
    Info: + Longest clock path from clock "clk" to source register is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 3; REG Node = 'q[2]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.43 % )
        Info: Total interconnect delay = 1.005 ns ( 40.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y17_N21; Fanout = 3; REG Node = 'q[2]~reg0'
        Info: 2: + IC(1.711 ns) + CELL(1.982 ns) = 3.693 ns; Loc. = PIN_AB8; Fanout = 0; PIN Node = 'q[2]'
        Info: Total cell delay = 1.982 ns ( 53.67 % )
        Info: Total interconnect delay = 1.711 ns ( 46.33 % )
Info: th for register "q[0]~reg0" (data pin = "clearn", clock pin = "clk") is -2.753 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.662 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X26_Y17_N17; Fanout = 3; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.472 ns ( 59.43 % )
        Info: Total interconnect delay = 1.005 ns ( 40.57 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 4; PIN Node = 'clearn'
        Info: 2: + IC(4.183 ns) + CELL(0.397 ns) = 5.379 ns; Loc. = LCFF_X26_Y17_N17; Fanout = 3; REG Node = 'q[0]~reg0'
        Info: Total cell delay = 1.196 ns ( 22.23 % )
        Info: Total interconnect delay = 4.183 ns ( 77.77 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Thu Oct 09 11:46:13 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


