INFO: [VRFC 10-2263] Analyzing Verilog file "//Mac/Home/Downloads/Single_cycled_CPU-master/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "//Mac/Home/Downloads/Single_cycled_CPU-master/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "//Mac/Home/Downloads/Single_cycled_CPU-master/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "//Mac/Home/Downloads/Single_cycled_CPU-master/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "//Mac/Home/Downloads/Single_cycled_CPU-master/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "//Mac/Home/Downloads/Single_cycled_CPU-master/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "//Mac/Home/Downloads/Single_cycled_CPU-master/my_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_cpu
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [//Mac/Home/Downloads/Single_cycled_CPU-master/my_cpu.v:21]
INFO: [VRFC 10-2458] undeclared symbol InsMemRw, assumed default net type wire [//Mac/Home/Downloads/Single_cycled_CPU-master/my_cpu.v:66]
INFO: [VRFC 10-2263] Analyzing Verilog file "Y:/ECOP/222/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
