Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Oct 13 06:12:03 2025
| Host         : arthur-nathaniel running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -file timing_summary.rpt
| Design       : top_level_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (158)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (84)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (158)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm1/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_fsm2/FSM_onehot_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.711     -361.006                    375                  945        0.052        0.000                      0                  945        0.056        0.000                       0                   404  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.500}        3.000           333.333         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -2.711     -361.006                    375                  945        0.052        0.000                      0                  945        0.056        0.000                       0                   404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          375  Failing Endpoints,  Worst Slack       -2.711ns,  Total Violation     -361.006ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.711ns  (required time - arrival time)
  Source:                 u_dotProduct/genblk1[3].mem1_vec_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            u_dotProduct/genblk2[3].products_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 2.717ns (47.681%)  route 2.981ns (52.319%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 7.193 - 3.000 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.549     4.554    u_dotProduct/clk
    SLICE_X42Y22         FDRE                                         r  u_dotProduct/genblk1[3].mem1_vec_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.518     5.072 r  u_dotProduct/genblk1[3].mem1_vec_reg[3][2]/Q
                         net (fo=17, routed)          1.292     6.364    u_dotProduct/genblk1[3].mem1_vec_reg_n_0_[3][2]
    SLICE_X40Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.488 r  u_dotProduct/genblk2[3].products[3][6]_i_10/O
                         net (fo=2, routed)           0.449     6.937    u_dotProduct/genblk2[3].products[3][6]_i_10_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I0_O)        0.124     7.061 r  u_dotProduct/genblk2[3].products[3][6]_i_14/O
                         net (fo=1, routed)           0.000     7.061    u_dotProduct/genblk2[3].products[3][6]_i_14_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.594 r  u_dotProduct/genblk2[3].products_reg[3][6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.594    u_dotProduct/genblk2[3].products_reg[3][6]_i_3_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.823 r  u_dotProduct/genblk2[3].products_reg[3][14]_i_21/CO[2]
                         net (fo=2, routed)           0.420     8.243    u_dotProduct/genblk2[3].products_reg[3][14]_i_21_n_1
    SLICE_X39Y23         LUT4 (Prop_lut4_I3_O)        0.310     8.553 r  u_dotProduct/genblk2[3].products[3][14]_i_13/O
                         net (fo=3, routed)           0.821     9.373    u_dotProduct/genblk2[3].products[3][14]_i_13_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124     9.497 r  u_dotProduct/genblk2[3].products[3][14]_i_9/O
                         net (fo=1, routed)           0.000     9.497    u_dotProduct/genblk2[3].products[3][14]_i_9_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.029 r  u_dotProduct/genblk2[3].products_reg[3][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.029    u_dotProduct/genblk2[3].products_reg[3][14]_i_1_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.252 r  u_dotProduct/genblk2[3].products_reg[3][15]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.252    u_dotProduct/genblk2[3].products_reg[3][15]_i_1_n_7
    SLICE_X37Y23         FDRE                                         r  u_dotProduct/genblk2[3].products_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
    P14                                               0.000     3.000 r  clk (IN)
                         net (fo=0)                   0.000     3.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     3.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     5.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.430     7.193    u_dotProduct/clk
    SLICE_X37Y23         FDRE                                         r  u_dotProduct/genblk2[3].products_reg[3][15]/C
                         clock pessimism              0.322     7.515    
                         clock uncertainty           -0.035     7.480    
    SLICE_X37Y23         FDRE (Setup_fdre_C_D)        0.062     7.542    u_dotProduct/genblk2[3].products_reg[3][15]
  -------------------------------------------------------------------
                         required time                          7.542    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 -2.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fifo2/data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            u_dotProduct/genblk1[2].mem2_vec_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.444%)  route 0.214ns (56.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.551     1.377    fifo2/clk
    SLICE_X30Y23         FDRE                                         r  fifo2/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.164     1.541 r  fifo2/data_out_reg[11]/Q
                         net (fo=1, routed)           0.214     1.755    u_dotProduct/mem2_input[11]
    SLICE_X36Y24         FDRE                                         r  u_dotProduct/genblk1[2].mem2_vec_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.816     1.888    u_dotProduct/clk
    SLICE_X36Y24         FDRE                                         r  u_dotProduct/genblk1[2].mem2_vec_reg[2][3]/C
                         clock pessimism             -0.251     1.637    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.066     1.703    u_dotProduct/genblk1[2].mem2_vec_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         3.000       0.056      RAMB18_X1Y10  u_mem1/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.500       0.250      SLICE_X42Y24  fifo1/mem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.500       0.250      SLICE_X42Y24  fifo1/mem_reg_0_7_0_5/RAMA/CLK



