#--  Synopsys, Inc.
#--  Version J-2015.03L
#--  Project file C:\Users\Damian\Desktop\Upwork\CamilaFPGA\ClockProject\clkdivtwo\run_options.txt

#project files
add_file -vhdl -lib work "C:/lscc/diamond/3.5/cae_library/synthesis/vhdl/ecp5u.vhd"
add_file -vhdl -lib work "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clk_div_2.vhd"
add_file -vhdl -lib work "C:/Users/Damian/Desktop/Upwork/CamilaFPGA/ClockProject/clktest.vhd"



#implementation: "clkdivtwo"
impl -add clkdivtwo -type fpga

#
#implementation attributes

set_option -vlog_std sysv
set_option -num_startend_points 5
set_option -project_relative_includes 1

#device options
set_option -technology ECP5U
set_option -part LFE5U_25F
set_option -package MG285C
set_option -speed_grade -6
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "Tb_clock_divider"

# mapper_options
set_option -frequency auto
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 100
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr no
set_option -fix_gated_and_generated_clocks 1
set_option -rw_check_on_ram 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1
set_option -Write_declared_clocks_only 1

# timing_analyst_options
set_option -reporting_output_srm 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

# Compiler Options
set_option -auto_infer_blackbox 0

#timing report file option
set_option -reporting_filename "clkdivtwo_syn.ta"

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./clkdivtwo.edi"
impl -active "clkdivtwo"
