#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Sep 11 16:26:58 2018
# Process ID: 3116
# Current directory: E:/Desktop/ElevatorControlSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4236 E:\Desktop\ElevatorControlSystem\ElevatorControlSystem.xpr
# Log file: E:/Desktop/ElevatorControlSystem/vivado.log
# Journal file: E:/Desktop/ElevatorControlSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 794.258 ; gain = 112.055
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: elevator
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 900.434 ; gain = 73.324
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'elevator' [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v:23]
	Parameter factor_N_div2 bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'dynamic_display' [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'SevenSeg_Decoder' [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SevenSeg_Decoder' (2#1) [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dynamic_display' (3#1) [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v:3]
INFO: [Synth 8-6157] synthesizing module 'refresh_state' [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v:3]
INFO: [Synth 8-6155] done synthesizing module 'refresh_state' (4#1) [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v:3]
INFO: [Synth 8-6157] synthesizing module 'run' [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v:3]
INFO: [Synth 8-6155] done synthesizing module 'run' (5#1) [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v:3]
INFO: [Synth 8-6155] done synthesizing module 'elevator' (6#1) [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 941.711 ; gain = 114.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 941.711 ; gain = 114.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 941.711 ; gain = 114.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/constrs_1/new/elaborate.xdc]
Finished Parsing XDC File [E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/constrs_1/new/elaborate.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 1301.398 ; gain = 474.289
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:49 . Memory (MB): peak = 1301.398 ; gain = 474.289
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'run_cuoc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj run_cuoc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot run_cuoc_tb_behav xil_defaultlib.run_cuoc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.run
Compiling module xil_defaultlib.run_cuoc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot run_cuoc_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "run_cuoc_tb_behav -key {Behavioral:sim_1:Functional:run_cuoc_tb} -tclbatch {run_cuoc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source run_cuoc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1322.285 ; gain = 10.719
INFO: [USF-XSim-96] XSim completed. Design snapshot 'run_cuoc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1322.285 ; gain = 10.719
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'run_cuoc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj run_cuoc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot run_cuoc_tb_behav xil_defaultlib.run_cuoc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.run
Compiling module xil_defaultlib.run_cuoc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot run_cuoc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "run_cuoc_tb_behav -key {Behavioral:sim_1:Functional:run_cuoc_tb} -tclbatch {run_cuoc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source run_cuoc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.414 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'run_cuoc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1336.414 ; gain = 0.000
