<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › boards › mach-dreamcast › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/sh/boards/dreamcast/irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Holly IRQ support for the Sega Dreamcast.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2001, 2002 M. R. Brown &lt;mrbrown@0xd6.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is part of the LinuxDC project (www.linuxdc.org)</span>
<span class="cm"> * Released under the terms of the GNU GPL v2.0</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;mach/sysasic.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Dreamcast System ASIC Hardware Events -</span>
<span class="cm"> *</span>
<span class="cm"> * The Dreamcast&#39;s System ASIC (a.k.a. Holly) is responsible for receiving</span>
<span class="cm"> * hardware events from system peripherals and triggering an SH7750 IRQ.</span>
<span class="cm"> * Hardware events can trigger IRQs 13, 11, or 9 depending on which bits are</span>
<span class="cm"> * set in the Event Mask Registers (EMRs).  When a hardware event is</span>
<span class="cm"> * triggered, its corresponding bit in the Event Status Registers (ESRs)</span>
<span class="cm"> * is set, and that bit should be rewritten to the ESR to acknowledge that</span>
<span class="cm"> * event.</span>
<span class="cm"> *</span>
<span class="cm"> * There are three 32-bit ESRs located at 0xa05f6900 - 0xa05f6908.  Event</span>
<span class="cm"> * types can be found in arch/sh/include/mach-dreamcast/mach/sysasic.h.</span>
<span class="cm"> * There are three groups of EMRs that parallel the ESRs.  Each EMR group</span>
<span class="cm"> * corresponds to an IRQ, so 0xa05f6910 - 0xa05f6918 triggers IRQ 13,</span>
<span class="cm"> * 0xa05f6920 - 0xa05f6928 triggers IRQ 11, and 0xa05f6930 - 0xa05f6938</span>
<span class="cm"> * triggers IRQ 9.</span>
<span class="cm"> *</span>
<span class="cm"> * In the kernel, these events are mapped to virtual IRQs so that drivers can</span>
<span class="cm"> * respond to them as they would a normal interrupt.  In order to keep this</span>
<span class="cm"> * mapping simple, the events are mapped as:</span>
<span class="cm"> *</span>
<span class="cm"> * 6900/6910 - Events  0-31, IRQ 13</span>
<span class="cm"> * 6904/6924 - Events 32-63, IRQ 11</span>
<span class="cm"> * 6908/6938 - Events 64-95, IRQ  9</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define ESR_BASE 0x005f6900    </span><span class="cm">/* Base event status register */</span><span class="cp"></span>
<span class="cp">#define EMR_BASE 0x005f6910    </span><span class="cm">/* Base event mask register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Helps us determine the EMR group that this event belongs to: 0 = 0x6910,</span>
<span class="cm"> * 1 = 0x6920, 2 = 0x6930; also determine the event offset.</span>
<span class="cm"> */</span>
<span class="cp">#define LEVEL(event) (((event) - HW_EVENT_IRQ_BASE) / 32)</span>

<span class="cm">/* Return the hardware event&#39;s bit position within the EMR/ESR */</span>
<span class="cp">#define EVENT_BIT(event) (((event) - HW_EVENT_IRQ_BASE) &amp; 31)</span>

<span class="cm">/*</span>
<span class="cm"> * For each of these *_irq routines, the IRQ passed in is the virtual IRQ</span>
<span class="cm"> * (logically mapped to the corresponding bit for the hardware event).</span>
<span class="cm"> */</span>

<span class="cm">/* Disable the hardware event by masking its bit in its EMR */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">disable_systemasic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">emr</span> <span class="o">=</span> <span class="n">EMR_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">LEVEL</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">LEVEL</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">__u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">emr</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">EVENT_BIT</span><span class="p">(</span><span class="n">irq</span><span class="p">));</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">emr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Enable the hardware event by setting its bit in its EMR */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_systemasic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">emr</span> <span class="o">=</span> <span class="n">EMR_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">LEVEL</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">LEVEL</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">__u32</span> <span class="n">mask</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">emr</span><span class="p">);</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">EVENT_BIT</span><span class="p">(</span><span class="n">irq</span><span class="p">));</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">emr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Acknowledge a hardware event by writing its bit back to its ESR */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">mask_ack_systemasic_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">esr</span> <span class="o">=</span> <span class="n">ESR_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">LEVEL</span><span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">disable_systemasic_irq</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">outl</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">EVENT_BIT</span><span class="p">(</span><span class="n">irq</span><span class="p">)),</span> <span class="n">esr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">systemasic_int</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;System ASIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">disable_systemasic_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>	<span class="o">=</span> <span class="n">mask_ack_systemasic_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">enable_systemasic_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Map the hardware event indicated by the processor IRQ to a virtual IRQ.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">systemasic_irq_demux</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__u32</span> <span class="n">emr</span><span class="p">,</span> <span class="n">esr</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="n">level</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">j</span><span class="p">,</span> <span class="n">bit</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">13</span>:
		<span class="n">level</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">11</span>:
		<span class="n">level</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span>  <span class="mi">9</span>:
		<span class="n">level</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">emr</span> <span class="o">=</span> <span class="n">EMR_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">esr</span> <span class="o">=</span> <span class="n">ESR_BASE</span> <span class="o">+</span> <span class="p">(</span><span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* Mask the ESR to filter any spurious, unwanted interrupts */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">esr</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">&amp;=</span> <span class="n">inl</span><span class="p">(</span><span class="n">emr</span><span class="p">);</span>

	<span class="cm">/* Now scan and find the first set bit as the event to map */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="mi">32</span><span class="p">;</span> <span class="n">bit</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">irq</span> <span class="o">=</span> <span class="n">HW_EVENT_IRQ_BASE</span> <span class="o">+</span> <span class="n">j</span> <span class="o">+</span> <span class="p">(</span><span class="n">level</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Not reached */</span>
	<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">systemasic_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">nid</span> <span class="o">=</span> <span class="n">cpu_to_node</span><span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">);</span>

	<span class="cm">/* Assign all virtual IRQs to the System ASIC int. handler */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">HW_EVENT_IRQ_BASE</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">HW_EVENT_IRQ_MAX</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

		<span class="n">irq</span> <span class="o">=</span> <span class="n">create_irq_nr</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">nid</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: failed hooking irq %d for systemasic</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">irq</span> <span class="o">!=</span> <span class="n">i</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: got irq %d but wanted %d, bailing.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">__func__</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="n">destroy_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">systemasic_int</span><span class="p">,</span> <span class="n">handle_level_irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
