
---------- Begin Simulation Statistics ----------
final_tick                                 3942560000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290697                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722028                       # Number of bytes of host memory used
host_op_rate                                   291691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.44                       # Real time elapsed on the host
host_tick_rate                             1146056596                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003943                       # Number of seconds simulated
sim_ticks                                  3942560000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.332300                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    7431                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 9997                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10335                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             346                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              188                       # Number of indirect misses.
system.cpu.branchPred.lookups                   12210                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     526                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1000000                       # Number of instructions committed
system.cpu.committedOps                       1003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.942560                       # CPI: cycles per instruction
system.cpu.discardedOps                          2388                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             499706                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            365023                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           129855                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2710709                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.253642                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          3942560                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  506868     50.51%     50.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.01%     50.52% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.52% # Class of committed instruction
system.cpu.op_class_0::MemRead                 365141     36.39%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                131344     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1003445                       # Class of committed instruction
system.cpu.tickCycles                         1231851                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21721                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         51886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          251                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        60574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            252                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                927                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21070                       # Transaction distribution
system.membus.trans_dist::CleanEvict              651                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29238                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29238                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           927                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        82051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1639520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1639520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             30165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   30165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               30165                       # Request fanout histogram
system.membus.respLayer1.occupancy           98560500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            94026000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        50082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          877                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1048                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29239                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29239                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1127                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        87983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 91114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1869600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1933728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21973                       # Total snoops (count)
system.tol2bus.snoopTraffic                    674240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            52513                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.074618                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  52222     99.45%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    290      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52513                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           90463000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          58830995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2254000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  354                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   16                       # number of demand (read+write) hits
system.l2.demand_hits::total                      370                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 354                       # number of overall hits
system.l2.overall_hits::.cpu.data                  16                       # number of overall hits
system.l2.overall_hits::total                     370                       # number of overall hits
system.l2.demand_misses::.cpu.inst                773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              29397                       # number of demand (read+write) misses
system.l2.demand_misses::total                  30170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               773                       # number of overall misses
system.l2.overall_misses::.cpu.data             29397                       # number of overall misses
system.l2.overall_misses::total                 30170                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     73602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2840149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2913751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     73602000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2840149000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2913751000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            29413                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           29413                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.685892                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.987885                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.685892                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.987885                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95216.041397                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96613.566010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96577.759364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95216.041397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96613.566010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96577.759364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21070                       # number of writebacks
system.l2.writebacks::total                     21070                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           773                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         29392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             30165                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        29392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            30165                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     58142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2251887000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2310029000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     58142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2251887000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2310029000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.685892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.987721                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.685892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.987721                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75216.041397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76615.643713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76579.777888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75216.041397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76615.643713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76579.777888                       # average overall mshr miss latency
system.l2.replacements                          21973                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29012                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29012                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29012                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          849                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              849                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          849                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          849                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           29238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               29238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2824352000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2824352000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29239                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96598.672960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96598.672960                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        29238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          29238                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2239592000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2239592000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76598.672960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76598.672960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     73602000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73602000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1127                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.685892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.685892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95216.041397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95216.041397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          773                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     58142000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58142000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.685892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.685892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75216.041397                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75216.041397                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             159                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15797000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15797000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.913793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.913793                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99352.201258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99352.201258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12295000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79837.662338                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79837.662338                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7106.148870                       # Cycle average of tags in use
system.l2.tags.total_refs                       60531                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30165                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.006663                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       196.990209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6909.158661                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.024047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.843403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.867450                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          682                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6829                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          605                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    998741                       # Number of tag accesses
system.l2.tags.data_accesses                   998741                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         940544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             965280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       674240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          674240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           29392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               30165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6274096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         238561747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             244835843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6274096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6274096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171015787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171015787                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171015787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6274096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        238561747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            415851629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     29392.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000272058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               81743                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9884                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       30165                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21070                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30165                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10512                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              683                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    197954750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               763548500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6562.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25312.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27695                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9797                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 30165                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                21070                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    811.131735                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   687.359162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.035306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          139      4.33%      4.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          181      5.64%      9.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          156      4.86%     14.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          180      5.61%     20.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           88      2.74%     23.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          212      6.60%     29.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          193      6.01%     35.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          102      3.18%     38.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1960     61.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.838906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.504708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    344.995266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           657     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.190254                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              652     99.09%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6      0.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1930560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  674560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  965280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               674240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       489.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    244.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3942511000                       # Total gap between requests
system.mem_ctrls.avgGap                      76949.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       940544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       337280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6274096.018830403686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 238561746.682358652353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 85548476.117040693760                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          773                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        29392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18490000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    745058500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  70711285750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23919.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25349.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3356017.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11159820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5931585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           105764820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           26971740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     311007840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        922374570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        737206560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2120416935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.827436                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1895915000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    131560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1915085000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11781000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6254160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           109613280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           28047060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     311007840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        946603560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        716803200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2130110100                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.286032                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1842302250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    131560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1968697750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       100763                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100763                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       100763                       # number of overall hits
system.cpu.icache.overall_hits::total          100763                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1127                       # number of overall misses
system.cpu.icache.overall_misses::total          1127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     86883000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86883000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     86883000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86883000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       101890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       101890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       101890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       101890                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77092.280390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77092.280390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77092.280390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77092.280390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          877                       # number of writebacks
system.cpu.icache.writebacks::total               877                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1127                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1127                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1127                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1127                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     84629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     84629000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     84629000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     84629000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75092.280390                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75092.280390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75092.280390                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75092.280390                       # average overall mshr miss latency
system.cpu.icache.replacements                    877                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       100763                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100763                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     86883000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86883000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       101890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       101890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77092.280390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77092.280390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     84629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     84629000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75092.280390                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75092.280390                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           248.141198                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              101890                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.408163                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   248.141198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          250                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            103017                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           103017                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       426449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           426449                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       426476                       # number of overall hits
system.cpu.dcache.overall_hits::total          426476                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        58591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          58591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        58616                       # number of overall misses
system.cpu.dcache.overall_misses::total         58616                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5613215000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5613215000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5613215000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5613215000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       485040                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       485040                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       485092                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       485092                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.120796                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.120796                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.120835                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.120835                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95803.365705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95803.365705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95762.505118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95762.505118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29012                       # number of writebacks
system.cpu.dcache.writebacks::total             29012                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        29204                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        29204                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        29204                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        29204                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        29387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        29387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        29412                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        29412                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2926079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2926079000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2928654000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2928654000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060587                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060587                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99570.524382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99570.524382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99573.439412                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99573.439412                       # average overall mshr miss latency
system.cpu.dcache.replacements                  29157                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       353616                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          353616                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           155                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14867000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14867000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       353771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       353771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000438                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95916.129032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95916.129032                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94513.513514                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94513.513514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        72833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          72833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5598348000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5598348000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       131269                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131269                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.445162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.445162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95803.066603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95803.066603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29197                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29239                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29239                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2912091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2912091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.222741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.222741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99596.121618                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99596.121618                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.480769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.480769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2575000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2575000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.480769                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.480769                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       103000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       103000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.909719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              455916                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             29413                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.500493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.909719                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1969893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1969893                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3942560000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
