;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 20, 10
	SUB 200, @-106
	SUB -100, 10
	JMN <-127, 100
	SUB -100, 10
	SUB #200, -100
	SPL -430, #90
	SUB @-128, 100
	SPL -430, #90
	SUB @-128, 100
	SUB @-127, 100
	SPL 0, <332
	SUB @-127, 100
	MOV -140, 40
	DJN -1, @-20
	ADD 240, 60
	ADD #270, <0
	SLT -2, 3
	JMN @200, -100
	SUB @0, @2
	ADD <-39, 9
	MOV #0, <100
	MOV -140, 40
	SUB #0, <100
	SUB 200, @-106
	SUB #200, -100
	SUB @0, @2
	DJN -1, @-20
	SUB 0, 900
	SUB #200, -100
	SUB #200, -100
	MOV 4, <-20
	SUB -20, 10
	MOV 4, <-20
	JMN @0, @100
	SUB #200, -100
	ADD <-30, 9
	JMN @12, #200
	MOV -6, <-20
	CMP -207, <-120
	SUB 207, <-120
	JMN @12, #200
	SPL 0, <332
	SLT -2, 0
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMN -20, 10
