<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
</Comments>
<Macros/>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="44"/>
<c f="2" b="45" e="45"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="46"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="49"/>
<c f="2" b="57" e="57"/>
<c f="2" b="58" e="57"/>
</Comments>
<Macros/>
<tun>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="10" e="10"/>
<c f="3" b="11" e="11"/>
<c f="3" b="12" e="12"/>
<c f="3" b="14" e="12"/>
<c f="3" b="62" e="62"/>
<c f="3" b="64" e="64"/>
<c f="3" b="65" e="65"/>
<c f="3" b="66" e="65"/>
<c f="3" b="69" e="69"/>
<c f="3" b="70" e="69"/>
</Comments>
<Macros/>
<ns name="llvm" id="bf0e00f604504cc01afb1a81c69a4ed9_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="19" lineend="62">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad" file="3" linestart="20" lineend="20"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="bf0e00f604504cc01afb1a81c69a4ed9_af4399f4437e115c3386bc7c1443e314" file="3" linestart="21" lineend="21"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="bf0e00f604504cc01afb1a81c69a4ed9_66d5a04d181dc2d379aee3c1da9a8316" file="3" linestart="22" lineend="22"/>
<cr namespace="llvm" access="none" kind="class" name="MCInstrInfo" id="bf0e00f604504cc01afb1a81c69a4ed9_3154168936e3cc4a9a27a3297d84f582" file="3" linestart="23" lineend="23"/>
<cr namespace="llvm" access="none" kind="class" name="MCObjectWriter" id="bf0e00f604504cc01afb1a81c69a4ed9_4e073ab275d03ee1a33c7f36dfe72918" file="3" linestart="24" lineend="24"/>
<cr namespace="llvm" access="none" kind="class" name="MCRegisterInfo" id="bf0e00f604504cc01afb1a81c69a4ed9_7954e37c4b10f3a785d361edefa9f2d1" file="3" linestart="25" lineend="25"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="bf0e00f604504cc01afb1a81c69a4ed9_85fb6388fd852e64748b49bf30717000" file="3" linestart="26" lineend="26"/>
<cr namespace="llvm" access="none" kind="class" name="StringRef" id="bf0e00f604504cc01afb1a81c69a4ed9_1025e290e4030296f4991e57e4952f33" file="3" linestart="27" lineend="27"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61" file="3" linestart="28" lineend="28"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="bf0e00f604504cc01afb1a81c69a4ed9_a0739cdc4bf02ac0124031b03f4267a6" file="3" linestart="29" lineend="29"/>
<v namespace="llvm" name="TheMipsTarget" proto="llvm::Target" id="bf0e00f604504cc01afb1a81c69a4ed9_f8e2de98da186bebdc98f7428f56df4b" file="3" linestart="31" lineend="31" storage="extern" access2="none">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheMipselTarget" proto="llvm::Target" id="bf0e00f604504cc01afb1a81c69a4ed9_6947a6943fa31fe9d28d83c526eb3707" file="3" linestart="32" lineend="32" storage="extern" access2="none">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheMips64Target" proto="llvm::Target" id="bf0e00f604504cc01afb1a81c69a4ed9_27e5e7d16204c1417f285d9f41debebf" file="3" linestart="33" lineend="33" storage="extern" access2="none">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheMips64elTarget" proto="llvm::Target" id="bf0e00f604504cc01afb1a81c69a4ed9_10711b17033fd8a86a8e1befebb294f1" file="3" linestart="34" lineend="34" storage="extern" access2="none">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<f namespace="llvm" name="createMipsMCCodeEmitterEB" id="bf0e00f604504cc01afb1a81c69a4ed9_8491cf8f0e003b67dfa087404137e765" file="3" linestart="36" lineend="39" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsMCCodeEmitterEL" id="bf0e00f604504cc01afb1a81c69a4ed9_be94af6568f88898b5a7ae08f116875e" file="3" linestart="40" lineend="43" access="none">
<fpt proto="llvm::MCCodeEmitter *">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
</fpt>
<p name="MCII" proto="const llvm::MCInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_3154168936e3cc4a9a27a3297d84f582"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Ctx" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsAsmBackendEB32" id="bf0e00f604504cc01afb1a81c69a4ed9_4b8d996f2984d6bba025a25d0fca28d1" file="3" linestart="45" lineend="47" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsAsmBackendEL32" id="bf0e00f604504cc01afb1a81c69a4ed9_4fbd1b890108ad3b0c698ec3807a5fa7" file="3" linestart="48" lineend="50" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsAsmBackendEB64" id="bf0e00f604504cc01afb1a81c69a4ed9_f228e5f6786d208bfbf4e96e686ddbdc" file="3" linestart="51" lineend="53" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsAsmBackendEL64" id="bf0e00f604504cc01afb1a81c69a4ed9_e254b653d149aef67e5e0970bd948c70" file="3" linestart="54" lineend="56" access="none">
<fpt proto="llvm::MCAsmBackend *">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</pt>
</fpt>
<p name="T" proto="const llvm::Target &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MRI" proto="const llvm::MCRegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createMipsELFObjectWriter" id="bf0e00f604504cc01afb1a81c69a4ed9_3814231eef9d2bcb1443235b6d2dfb14" file="3" linestart="58" lineend="61" access="none">
<fpt proto="llvm::MCObjectWriter *">
<pt>
<rt>
<cr id="d40db948024fca4b42b0715f2a933104_4e073ab275d03ee1a33c7f36dfe72918"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OSABI" proto="uint8_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned char"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="IsLittleEndian" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="Is64Bit" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<ns name="llvm" id="43f78a59988da2d5a94285271c4ec026_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="23" lineend="57" original="">
<cr namespace="llvm" access="none" kind="class" name="MCAsmBackend" id="43f78a59988da2d5a94285271c4ec026_349d511eccf30687ee1a1b76545b88ad" file="2" linestart="24" lineend="24" previous="93ee5ddd7bc44b127982c66c273fa016_349d511eccf30687ee1a1b76545b88ad"/>
<cr namespace="llvm" access="none" kind="class" name="MCCodeEmitter" id="43f78a59988da2d5a94285271c4ec026_af4399f4437e115c3386bc7c1443e314" file="2" linestart="25" lineend="25" previous="93ee5ddd7bc44b127982c66c273fa016_af4399f4437e115c3386bc7c1443e314"/>
<cr namespace="llvm" access="none" kind="class" name="MCContext" id="43f78a59988da2d5a94285271c4ec026_66d5a04d181dc2d379aee3c1da9a8316" file="2" linestart="26" lineend="26" previous="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
<cr namespace="llvm" access="none" kind="class" name="MCSubtargetInfo" id="43f78a59988da2d5a94285271c4ec026_85fb6388fd852e64748b49bf30717000" file="2" linestart="27" lineend="27" previous="6a5b9a4d2d8564a0b3be1655e7274ecc_85fb6388fd852e64748b49bf30717000"/>
<cr namespace="llvm" access="none" depth="3" kind="class" name="MipsELFStreamer" id="43f78a59988da2d5a94285271c4ec026_f1dc5ae383019711fdc430f7aaf0fb05" file="2" linestart="29" lineend="51" previous="1f3c784e3f7722133233b12bda10133d_f1dc5ae383019711fdc430f7aaf0fb05">
<base access="public">
<rt>
<cr id="93ee5ddd7bc44b127982c66c273fa016_7ac916a2a781ea79cf7d103006dbd9e4"/>
</rt>
</base>
<cr access="public" kind="class" name="MipsELFStreamer" id="43f78a59988da2d5a94285271c4ec026_05dd85127995da1d838a05f6bcced4f2" file="2" linestart="29" lineend="29"/>
<fl name="MipsOptionRecords" id="43f78a59988da2d5a94285271c4ec026_63748a698f7caf541eb379ca2778382d" file="2" linestart="30" lineend="30" access="private" proto="SmallVector&lt;std::unique_ptr&lt;MipsOptionRecord&gt;, 8&gt;">
<tss>
<templatebase id="cc7c47255f6621964b49dbeb63bbaba4_a9311a36de5bf268b7e067c959560d85"/>
<template_arguments>
<ety>
<tss>
<templatebase id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37"/>
<template_arguments>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_084c4b0840e5b84b978ab2b2e7dc32cd"/>
</rt>
</template_arguments>
</tss>
</ety>
<Stmt>
<n45 lb="30" cb="50">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</fl>
<fl name="RegInfoRecord" id="43f78a59988da2d5a94285271c4ec026_39362f4a60f37e486314a60172a46d0a" file="2" linestart="31" lineend="31" isPtr="true" isLiteral="true" access="private" proto="MipsRegInfoRecord *">
<pt>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_0fcb3057e6a30d74fa552cb665d22786"/>
</rt>
</pt>
</fl>
<Decl access="public"/>
<c name="MipsELFStreamer" id="43f78a59988da2d5a94285271c4ec026_73e0dec11a98b292c227bd2a14f3b962" file="2" linestart="34" lineend="41" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Context" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MAB" proto="llvm::MCAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Emitter" proto="llvm::MCCodeEmitter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="36" cb="9" le="36" ce="48">
<typeptr id="93ee5ddd7bc44b127982c66c273fa016_362022403783123f0913470b71b8f6d9"/>
<temp/>
<drx lb="36" cb="23" kind="lvalue" nm="Context"/>
<drx lb="36" cb="32" kind="lvalue" nm="MAB"/>
<drx lb="36" cb="37" kind="lvalue" nm="OS"/>
<n32 lb="36" cb="41">
<drx lb="36" cb="41" kind="lvalue" nm="Emitter"/>
</n32>
</n10>

</BaseInit>
<Stmt>
<u lb="36" cb="50" le="41" ce="3">
<xop lb="38" cb="5" le="38" ce="61" kind="=">
<mex lb="38" cb="5" kind="lvalue" id="43f78a59988da2d5a94285271c4ec026_39362f4a60f37e486314a60172a46d0a" nm="RegInfoRecord" arrow="1">
<n19 lb="38" cb="5"/>
</mex>
<new lb="38" cb="21" le="38" ce="61">
<typeptr id="1f3c784e3f7722133233b12bda10133d_fd8fb3b77d3724efa8293e316d25a770"/>
<exp pvirg="true"/>
<n10 lb="38" cb="25" le="38" ce="61">
<typeptr id="1f3c784e3f7722133233b12bda10133d_fd8fb3b77d3724efa8293e316d25a770"/>
<temp/>
<n19 lb="38" cb="43"/>
<drx lb="38" cb="49" kind="lvalue" nm="Context"/>
<drx lb="38" cb="58" kind="lvalue" nm="STI"/>
</n10>
</new>
</xop>
<n37 lb="39" cb="5" le="40" ce="58">
<mce lb="39" cb="5" le="40" ce="58" nbparm="1" id="cc7c47255f6621964b49dbeb63bbaba4_56066c360f938c4f7cf7b18dd642f324">
<exp pvirg="true"/>
<mex lb="39" cb="5" le="39" ce="23" id="cc7c47255f6621964b49dbeb63bbaba4_56066c360f938c4f7cf7b18dd642f324" nm="push_back" point="1">
<n32 lb="39" cb="5">
<mex lb="39" cb="5" kind="lvalue" id="43f78a59988da2d5a94285271c4ec026_63748a698f7caf541eb379ca2778382d" nm="MipsOptionRecords" arrow="1">
<n19 lb="39" cb="5"/>
</mex>
</n32>
</mex>
<mte lb="40" cb="9" le="40" ce="57">
<exp pvirg="true"/>
<n8 lb="40" cb="9" le="40" ce="57" >
<temp/>
<n32 lb="40" cb="9" le="40" ce="57">
<n10 lb="40" cb="9" le="40" ce="57">
<typeptr id="32ee2f37450bb59c9285f016557f98ab_a3963fd2b54345f7833a0c87afbef192">
<template_arguments>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_084c4b0840e5b84b978ab2b2e7dc32cd"/>
</rt>
<rt>
<cts id="32ee2f37450bb59c9285f016557f98ab_604f1078b743f975a1b18033e3721fd8">
<template_arguments>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_084c4b0840e5b84b978ab2b2e7dc32cd"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="40" cb="9" le="40" ce="57">
<exp pvirg="true"/>
<n26 lb="40" cb="9" le="40" ce="57">
<n8 lb="40" cb="9" le="40" ce="44" >
<temp/>
<n10 lb="40" cb="9" le="40" ce="44">
<typeptr id="32ee2f37450bb59c9285f016557f98ab_a2cc43d61eb1aeaf22bb4c602754ec47">
<template_arguments>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_0fcb3057e6a30d74fa552cb665d22786"/>
</rt>
<rt>
<cts id="32ee2f37450bb59c9285f016557f98ab_604f1078b743f975a1b18033e3721fd8">
<template_arguments>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_0fcb3057e6a30d74fa552cb665d22786"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="40" cb="44">
<mex lb="40" cb="44" kind="lvalue" id="43f78a59988da2d5a94285271c4ec026_39362f4a60f37e486314a60172a46d0a" nm="RegInfoRecord" arrow="1">
<n19 lb="40" cb="44"/>
</mex>
</n32>
</n10>
</n8>
</n26>
</mte>
</n10>
</n32>
</n8>
</mte>
</mce>
</n37>
</u>

</Stmt>
</c>
<m name="EmitInstruction" id="43f78a59988da2d5a94285271c4ec026_1dc2eb0f77a4877e8b03c545362fd89f" file="2" linestart="47" lineend="47" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="EmitMipsOptionRecords" id="43f78a59988da2d5a94285271c4ec026_d7c5ee555f8b466b528640e42782de7e" file="2" linestart="50" lineend="50" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<m name="operator=" id="43f78a59988da2d5a94285271c4ec026_2dff939b44d448a3f365c35467ba6565" file="2" linestart="29" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::MipsELFStreamer &amp;">
<lrf>
<rt>
<cr id="43f78a59988da2d5a94285271c4ec026_f1dc5ae383019711fdc430f7aaf0fb05"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MipsELFStreamer &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="43f78a59988da2d5a94285271c4ec026_f1dc5ae383019711fdc430f7aaf0fb05"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~MipsELFStreamer" id="43f78a59988da2d5a94285271c4ec026_2dc04d83ce4315e31744efa95b92dbbf" file="2" linestart="29" lineend="29" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
<exception_specifiers nothrow="true"/>
</fpt>
<Stmt>
<u lb="29" cb="7"/>

</Stmt>
</d>
<c name="MipsELFStreamer" id="43f78a59988da2d5a94285271c4ec026_efe67ada03b52f0cfefcd42e47dd64ad" file="2" linestart="29" lineend="29" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::MipsELFStreamer &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="43f78a59988da2d5a94285271c4ec026_f1dc5ae383019711fdc430f7aaf0fb05"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
<f namespace="llvm" name="createMipsELFStreamer" id="43f78a59988da2d5a94285271c4ec026_836f65f0cb1a9214a2cbf2b7fc489d95" file="2" linestart="53" lineend="56" access="none" hasbody="true">
<fpt proto="llvm::MCELFStreamer *">
<pt>
<rt>
<cr id="93ee5ddd7bc44b127982c66c273fa016_7ac916a2a781ea79cf7d103006dbd9e4"/>
</rt>
</pt>
</fpt>
<p name="Context" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MAB" proto="llvm::MCAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Emitter" proto="llvm::MCCodeEmitter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RelaxAll" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="NoExecStack" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<m name="EmitInstruction" id="d8aebc337627ee32894466b91c9fe025_1dc2eb0f77a4877e8b03c545362fd89f" file="1" linestart="13" lineend="29" previous="43f78a59988da2d5a94285271c4ec026_1dc2eb0f77a4877e8b03c545362fd89f" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Inst" proto="const llvm::MCInst &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_4dc08c22fc67fa33e164b3e422ed7a5c"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="14" cb="67" le="29" ce="1">
<mce lb="15" cb="3" le="15" ce="43" nbparm="2" id="6a5b9a4d2d8564a0b3be1655e7274ecc_35dba57dea73668c68615d413feb6c30">
<exp pvirg="true"/>
<mex lb="15" cb="3" le="15" ce="18" id="6a5b9a4d2d8564a0b3be1655e7274ecc_35dba57dea73668c68615d413feb6c30" nm="EmitInstruction" arrow="1">
<n32 lb="15" cb="18">
<n32 lb="15" cb="18">
<n19 lb="15" cb="18"/>
</n32>
</n32>
</mex>
<drx lb="15" cb="34" kind="lvalue" nm="Inst"/>
<drx lb="15" cb="40" kind="lvalue" nm="STI"/>
</mce>
<dst lb="17" cb="3" le="17" ce="36">
<exp pvirg="true"/>
<Var nm="Context">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<mce lb="17" cb="24" le="17" ce="35" nbparm="0" id="7345c616ef5527975f62b8656367364b_1ebd9bff775643206ab055b6db9f0a00">
<exp pvirg="true"/>
<mex lb="17" cb="24" id="7345c616ef5527975f62b8656367364b_1ebd9bff775643206ab055b6db9f0a00" nm="getContext" arrow="1">
<n32 lb="17" cb="24">
<n19 lb="17" cb="24"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<dst lb="18" cb="3" le="18" ce="62">
<exp pvirg="true"/>
<Var nm="MCRegInfo">
<pt>
<QualType const="true">
<rt>
<cr id="ae72dec5e45591990dac31159522f29e_7954e37c4b10f3a785d361edefa9f2d1"/>
</rt>
</QualType>
</pt>
<mce lb="18" cb="37" le="18" ce="61" nbparm="0" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a">
<exp pvirg="true"/>
<mex lb="18" cb="37" le="18" ce="45" id="0521a692a6291d3af05cf9d97c086513_b381074f9ecfa44cf406df21544f248a" nm="getRegisterInfo" point="1">
<n32 lb="18" cb="37">
<drx lb="18" cb="37" kind="lvalue" nm="Context"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<fx lb="20" cb="3" le="28" ce="3">
<dst lb="20" cb="8" le="20" ce="28">
<exp pvirg="true"/>
<Var nm="OpIndex" value="true">
<bt name="unsigned int"/>
<n32 lb="20" cb="27">
<n45 lb="20" cb="27">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="20" cb="30" le="20" ce="60" kind="&lt;">
<n32 lb="20" cb="30">
<drx lb="20" cb="30" kind="lvalue" nm="OpIndex"/>
</n32>
<mce lb="20" cb="40" le="20" ce="60" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_72c9336ee17cad44e6880a2eb5236854">
<exp pvirg="true"/>
<mex lb="20" cb="40" le="20" ce="45" id="b3d79b6498e401eea6fd4a0a2ff0b44a_72c9336ee17cad44e6880a2eb5236854" nm="getNumOperands" point="1">
<drx lb="20" cb="40" kind="lvalue" nm="Inst"/>
</mex>
</mce>
</xop>
<uo lb="20" cb="63" le="20" ce="65" kind="++">
<drx lb="20" cb="65" kind="lvalue" nm="OpIndex"/>
</uo>
<u lb="20" cb="74" le="28" ce="3">
<dst lb="21" cb="5" le="21" ce="51">
<exp pvirg="true"/>
<Var nm="Op">
<lrf>
<QualType const="true">
<rt>
<cr id="b3d79b6498e401eea6fd4a0a2ff0b44a_195f5572e3b72b3c4d42c040910ec05d"/>
</rt>
</QualType>
</lrf>
<mce lb="21" cb="27" le="21" ce="50" nbparm="1" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3">
<exp pvirg="true"/>
<mex lb="21" cb="27" le="21" ce="32" id="b3d79b6498e401eea6fd4a0a2ff0b44a_4d6b301cee4a6f23230f1c7d167a28d3" nm="getOperand" point="1">
<drx lb="21" cb="27" kind="lvalue" nm="Inst"/>
</mex>
<n32 lb="21" cb="43">
<drx lb="21" cb="43" kind="lvalue" nm="OpIndex"/>
</n32>
</mce>
</Var>
</dst>
<if lb="23" cb="5" le="24" ce="7">
<uo lb="23" cb="9" le="23" ce="19" kind="!">
<mce lb="23" cb="10" le="23" ce="19" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802">
<exp pvirg="true"/>
<mex lb="23" cb="10" le="23" ce="13" id="b3d79b6498e401eea6fd4a0a2ff0b44a_070c331d3a2d51858eb0f310526b8802" nm="isReg" point="1">
<drx lb="23" cb="10" kind="lvalue" nm="Op"/>
</mex>
</mce>
</uo>
<cns lb="24" cb="7"/>
</if>
<dst lb="26" cb="5" le="26" ce="31">
<exp pvirg="true"/>
<Var nm="Reg" value="true">
<bt name="unsigned int"/>
<mce lb="26" cb="20" le="26" ce="30" nbparm="0" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd">
<exp pvirg="true"/>
<mex lb="26" cb="20" le="26" ce="23" id="b3d79b6498e401eea6fd4a0a2ff0b44a_3942ef10ecfc7acb1f17d6ecc32d4acd" nm="getReg" point="1">
<drx lb="26" cb="20" kind="lvalue" nm="Op"/>
</mex>
</mce>
</Var>
</dst>
<mce lb="27" cb="5" le="27" ce="49" nbparm="2" id="1f3c784e3f7722133233b12bda10133d_bfbf72aee8e9027e4342ffd29bc20539">
<exp pvirg="true"/>
<mex lb="27" cb="5" le="27" ce="20" id="1f3c784e3f7722133233b12bda10133d_bfbf72aee8e9027e4342ffd29bc20539" nm="SetPhysRegUsed" arrow="1">
<n32 lb="27" cb="5">
<mex lb="27" cb="5" kind="lvalue" id="43f78a59988da2d5a94285271c4ec026_39362f4a60f37e486314a60172a46d0a" nm="RegInfoRecord" arrow="1">
<n19 lb="27" cb="5"/>
</mex>
</n32>
</mex>
<n32 lb="27" cb="35">
<drx lb="27" cb="35" kind="lvalue" nm="Reg"/>
</n32>
<n32 lb="27" cb="40">
<drx lb="27" cb="40" kind="lvalue" nm="MCRegInfo"/>
</n32>
</mce>
</u>
</fx>
</u>

</Stmt>
</m>
<m name="EmitMipsOptionRecords" id="d8aebc337627ee32894466b91c9fe025_d7c5ee555f8b466b528640e42782de7e" file="1" linestart="31" lineend="34" previous="43f78a59988da2d5a94285271c4ec026_d7c5ee555f8b466b528640e42782de7e" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="31" cb="47" le="34" ce="1">
<frs lb="32" cb="3" le="33" ce="29">
<dst lb="32" cb="24">
<exp pvirg="true"/>
<Var nm="__range">
<lrf>
<rt>
<cts id="cc7c47255f6621964b49dbeb63bbaba4_fcddc3c6058a27b69322640933fc9450">
<template_arguments>
<rt>
<cts id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37">
<template_arguments>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_084c4b0840e5b84b978ab2b2e7dc32cd"/>
</rt>
<rt>
<cts id="32ee2f37450bb59c9285f016557f98ab_604f1078b743f975a1b18033e3721fd8">
<template_arguments>
<rt>
<cr id="1f3c784e3f7722133233b12bda10133d_084c4b0840e5b84b978ab2b2e7dc32cd"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</cts>
</rt>
<integer value="8"/>
</template_arguments>
</cts>
</rt>
</lrf>
<mex lb="32" cb="24" kind="lvalue" id="43f78a59988da2d5a94285271c4ec026_63748a698f7caf541eb379ca2778382d" nm="MipsOptionRecords" arrow="1">
<n19 lb="32" cb="24"/>
</mex>
</Var>
</dst>
<dst lb="32" cb="22">
<exp pvirg="true"/>
<Var nm="__begin">
<auto/>
<mce lb="32" cb="22" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65">
<exp pvirg="true"/>
<mex lb="32" cb="22" id="cc7c47255f6621964b49dbeb63bbaba4_050ca37991129a240edcd9ea2ecf1c65" nm="begin" point="1">
<n32 lb="32" cb="22">
<drx lb="32" cb="22" kind="lvalue" nm="__range"/>
</n32>
</mex>
</mce>
</Var>
<Var nm="__end" virg="true">
<auto/>
<mce lb="32" cb="22" nbparm="0" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557">
<exp pvirg="true"/>
<mex lb="32" cb="22" id="cc7c47255f6621964b49dbeb63bbaba4_d7c7d8dbc0a41b8f1aebdc6257b60557" nm="end" point="1">
<n32 lb="32" cb="22">
<drx lb="32" cb="22" kind="lvalue" nm="__range"/>
</n32>
</mex>
</mce>
</Var>
</dst>
<xop lb="32" cb="22" kind="!=">
<n32 lb="32" cb="22">
<drx lb="32" cb="22" kind="lvalue" nm="__begin"/>
</n32>
<n32 lb="32" cb="22">
<drx lb="32" cb="22" kind="lvalue" nm="__end"/>
</n32>
</xop>
<uo lb="32" cb="22" kind="++">
<drx lb="32" cb="22" kind="lvalue" nm="__begin"/>
</uo>
<dst lb="32" cb="8" le="32" ce="41">
<exp pvirg="true"/>
<Var nm="I">
<lrf>
<QualType const="true">
<auto/>
</QualType>
</lrf>
<n32 lb="32" cb="22">
<uo lb="32" cb="22" kind="*">
<n32 lb="32" cb="22">
<drx lb="32" cb="22" kind="lvalue" nm="__begin"/>
</n32>
</uo>
</n32>
</Var>
</dst>
<mce lb="33" cb="5" le="33" ce="29" nbparm="0" id="1f3c784e3f7722133233b12bda10133d_a81dbba4606a784ced7569f4b1894709">
<exp pvirg="true"/>
<mex lb="33" cb="5" le="33" ce="8" id="1f3c784e3f7722133233b12bda10133d_a81dbba4606a784ced7569f4b1894709" nm="EmitMipsOptionRecord" arrow="1">
<ocx lb="33" cb="5" nbparm="1" id="32ee2f37450bb59c9285f016557f98ab_82e5fc364b0eff63c61e1dadded69328">
<exp pvirg="true"/>
<n32 lb="33" cb="6">
<drx lb="33" cb="6" kind="lvalue" id="32ee2f37450bb59c9285f016557f98ab_82e5fc364b0eff63c61e1dadded69328" nm="operator-&gt;"/>
</n32>
<drx lb="33" cb="5" kind="lvalue" nm="I"/>
</ocx>
</mex>
</mce>
</frs>
</u>

</Stmt>
</m>
<ns name="llvm" id="d8aebc337627ee32894466b91c9fe025_544dadc8774ac7e8cdf9804c9bca3e1f" file="1" linestart="36" lineend="43" original="">
<f namespace="llvm" name="createMipsELFStreamer" id="d8aebc337627ee32894466b91c9fe025_836f65f0cb1a9214a2cbf2b7fc489d95" file="1" linestart="37" lineend="42" previous="43f78a59988da2d5a94285271c4ec026_836f65f0cb1a9214a2cbf2b7fc489d95" access="none" hasbody="true" isdef="true">
<fpt proto="llvm::MCELFStreamer *">
<pt>
<rt>
<cr id="93ee5ddd7bc44b127982c66c273fa016_7ac916a2a781ea79cf7d103006dbd9e4"/>
</rt>
</pt>
</fpt>
<p name="Context" proto="llvm::MCContext &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0521a692a6291d3af05cf9d97c086513_66d5a04d181dc2d379aee3c1da9a8316"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MAB" proto="llvm::MCAsmBackend &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_349d511eccf30687ee1a1b76545b88ad"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="OS" proto="llvm::raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="9e05b9b4de196b39d65ee2f40ed8c864_a0739cdc4bf02ac0124031b03f4267a6"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Emitter" proto="llvm::MCCodeEmitter *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="bf0e00f604504cc01afb1a81c69a4ed9_af4399f4437e115c3386bc7c1443e314"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="STI" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="RelaxAll" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="NoExecStack" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="40" cb="56" le="42" ce="1">
<rx lb="41" cb="3" le="41" ce="60" pvirg="true">
<n32 lb="41" cb="10" le="41" ce="60">
<new lb="41" cb="10" le="41" ce="60">
<typeptr id="43f78a59988da2d5a94285271c4ec026_73e0dec11a98b292c227bd2a14f3b962"/>
<exp pvirg="true"/>
<n10 lb="41" cb="14" le="41" ce="60">
<typeptr id="43f78a59988da2d5a94285271c4ec026_73e0dec11a98b292c227bd2a14f3b962"/>
<temp/>
<drx lb="41" cb="30" kind="lvalue" nm="Context"/>
<drx lb="41" cb="39" kind="lvalue" nm="MAB"/>
<drx lb="41" cb="44" kind="lvalue" nm="OS"/>
<n32 lb="41" cb="48">
<drx lb="41" cb="48" kind="lvalue" nm="Emitter"/>
</n32>
<drx lb="41" cb="57" kind="lvalue" nm="STI"/>
</n10>
</new>
</n32>
</rx>
</u>

</Stmt>
</f>
</ns>
</tun>
</Root>
