{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700821628324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700821628329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 24 15:57:08 2023 " "Processing started: Fri Nov 24 15:57:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700821628329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821628329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_unit -c ALU_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_unit -c ALU_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821628329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700821628674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700821628674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16bit-logic " "Found design unit 1: mux_16bit-logic" {  } { { "mux_16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mux_16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16bit " "Found entity 1: mux_16bit" {  } { { "mux_16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mux_16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "E:/3rd SEM/EE224/ALU/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroflag-logic " "Found design unit 1: zeroflag-logic" {  } { { "zeroflag.vhd" "" { Text "E:/3rd SEM/EE224/ALU/zeroflag.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroflag " "Found entity 1: zeroflag" {  } { { "zeroflag.vhd" "" { Text "E:/3rd SEM/EE224/ALU/zeroflag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or16bit-logic " "Found design unit 1: or16bit-logic" {  } { { "or16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/or16bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "1 or16bit " "Found entity 1: or16bit" {  } { { "or16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/or16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1-logic " "Found design unit 1: mux8x1-logic" {  } { { "mux8x1.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mux8x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "mux8x1.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mux8x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2x1-simple " "Found design unit 1: MUX2x1-simple" {  } { { "MUX2x1.vhd" "" { Text "E:/3rd SEM/EE224/ALU/MUX2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2x1 " "Found entity 1: MUX2x1" {  } { { "MUX2x1.vhd" "" { Text "E:/3rd SEM/EE224/ALU/MUX2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imp16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imp16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imp16bit-logic " "Found design unit 1: imp16bit-logic" {  } { { "imp16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/imp16bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""} { "Info" "ISGN_ENTITY_NAME" "1 imp16bit " "Found entity 1: imp16bit" {  } { { "imp16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/imp16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and16bit-logic " "Found design unit 1: and16bit-logic" {  } { { "and16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/and16bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""} { "Info" "ISGN_ENTITY_NAME" "1 and16bit " "Found entity 1: and16bit" {  } { { "and16bit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/and16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_unit-logic " "Found design unit 1: ALU_unit-logic" {  } { { "ALU_unit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_unit " "Found entity 1: ALU_unit" {  } { { "ALU_unit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-struct " "Found design unit 1: add_sub-struct" {  } { { "add_sub.vhd" "" { Text "E:/3rd SEM/EE224/ALU/add_sub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.vhd" "" { Text "E:/3rd SEM/EE224/ALU/add_sub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul-Behavioral " "Found design unit 1: mul-Behavioral" {  } { { "mul.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mul.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER-ADDER_A " "Found design unit 1: FULLADDER-ADDER_A" {  } { { "FULLADDER.vhd" "" { Text "E:/3rd SEM/EE224/ALU/FULLADDER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER " "Found entity 1: FULLADDER" {  } { { "FULLADDER.vhd" "" { Text "E:/3rd SEM/EE224/ALU/FULLADDER.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821636617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821636617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_unit " "Elaborating entity \"ALU_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700821636657 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y6 ALU_unit.vhd(61) " "VHDL Signal Declaration warning at ALU_unit.vhd(61): used implicit default value for signal \"y6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_unit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700821636657 "|ALU_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y7 ALU_unit.vhd(61) " "VHDL Signal Declaration warning at ALU_unit.vhd(61): used implicit default value for signal \"y7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_unit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700821636657 "|ALU_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c0 ALU_unit.vhd(62) " "Verilog HDL or VHDL warning at ALU_unit.vhd(62): object \"c0\" assigned a value but never read" {  } { { "ALU_unit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700821636657 "|ALU_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:adder16 " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:adder16\"" {  } { { "ALU_unit.vhd" "adder16" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER add_sub:adder16\|FULLADDER:FA1 " "Elaborating entity \"FULLADDER\" for hierarchy \"add_sub:adder16\|FULLADDER:FA1\"" {  } { { "add_sub.vhd" "FA1" { Text "E:/3rd SEM/EE224/ALU/add_sub.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636677 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 FULLADDER.vhd(17) " "Verilog HDL or VHDL warning at FULLADDER.vhd(17): object \"s3\" assigned a value but never read" {  } { { "FULLADDER.vhd" "" { Text "E:/3rd SEM/EE224/ALU/FULLADDER.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700821636677 "|ALU_unit|add_sub:adder16|FULLADDER:FA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 add_sub:adder16\|FULLADDER:FA1\|XOR_2:XOR1 " "Elaborating entity \"XOR_2\" for hierarchy \"add_sub:adder16\|FULLADDER:FA1\|XOR_2:XOR1\"" {  } { { "FULLADDER.vhd" "XOR1" { Text "E:/3rd SEM/EE224/ALU/FULLADDER.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 add_sub:adder16\|FULLADDER:FA1\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"add_sub:adder16\|FULLADDER:FA1\|AND_2:AND1\"" {  } { { "FULLADDER.vhd" "AND1" { Text "E:/3rd SEM/EE224/ALU/FULLADDER.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 add_sub:adder16\|FULLADDER:FA1\|OR_2:OR3 " "Elaborating entity \"OR_2\" for hierarchy \"add_sub:adder16\|FULLADDER:FA1\|OR_2:OR3\"" {  } { { "FULLADDER.vhd" "OR3" { Text "E:/3rd SEM/EE224/ALU/FULLADDER.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:mul16 " "Elaborating entity \"mul\" for hierarchy \"mul:mul16\"" {  } { { "ALU_unit.vhd" "mul16" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and16bit and16bit:and16 " "Elaborating entity \"and16bit\" for hierarchy \"and16bit:and16\"" {  } { { "ALU_unit.vhd" "and16" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or16bit or16bit:or16 " "Elaborating entity \"or16bit\" for hierarchy \"or16bit:or16\"" {  } { { "ALU_unit.vhd" "or16" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imp16bit imp16bit:imp16 " "Elaborating entity \"imp16bit\" for hierarchy \"imp16bit:imp16\"" {  } { { "ALU_unit.vhd" "imp16" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 mux8x1:mux8 " "Elaborating entity \"mux8x1\" for hierarchy \"mux8x1:mux8\"" {  } { { "ALU_unit.vhd" "mux8" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16bit mux8x1:mux8\|mux_16bit:m1 " "Elaborating entity \"mux_16bit\" for hierarchy \"mux8x1:mux8\|mux_16bit:m1\"" {  } { { "mux8x1.vhd" "m1" { Text "E:/3rd SEM/EE224/ALU/mux8x1.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2x1 mux8x1:mux8\|mux_16bit:m1\|MUX2x1:\\mux:0:mux_16bit " "Elaborating entity \"MUX2x1\" for hierarchy \"mux8x1:mux8\|mux_16bit:m1\|MUX2x1:\\mux:0:mux_16bit\"" {  } { { "mux_16bit.vhd" "\\mux:0:mux_16bit" { Text "E:/3rd SEM/EE224/ALU/mux_16bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER mux8x1:mux8\|mux_16bit:m1\|MUX2x1:\\mux:0:mux_16bit\|INVERTER:NOT1 " "Elaborating entity \"INVERTER\" for hierarchy \"mux8x1:mux8\|mux_16bit:m1\|MUX2x1:\\mux:0:mux_16bit\|INVERTER:NOT1\"" {  } { { "MUX2x1.vhd" "NOT1" { Text "E:/3rd SEM/EE224/ALU/MUX2x1.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroflag zeroflag:zerochecker " "Elaborating entity \"zeroflag\" for hierarchy \"zeroflag:zerochecker\"" {  } { { "ALU_unit.vhd" "zerochecker" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821636867 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mul:mul16\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mul:mul16\|Mult0\"" {  } { { "mul.vhd" "Mult0" { Text "E:/3rd SEM/EE224/ALU/mul.vhd" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700821637218 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700821637218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:mul16\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mul:mul16\|lpm_mult:Mult0\"" {  } { { "mul.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mul.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821637257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul:mul16\|lpm_mult:Mult0 " "Instantiated megafunction \"mul:mul16\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700821637257 ""}  } { { "mul.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mul.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700821637257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "E:/3rd SEM/EE224/ALU/db/mult_9js.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700821637298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821637298 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mul:mul16\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"mul:mul16\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "E:/3rd SEM/EE224/ALU/db/mult_9js.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "mul.vhd" "" { Text "E:/3rd SEM/EE224/ALU/mul.vhd" 17 -1 0 } } { "ALU_unit.vhd" "" { Text "E:/3rd SEM/EE224/ALU/ALU_unit.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700821637307 "|ALU_unit|mul:mul16|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700821637307 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700821637307 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1700821637468 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1700821637468 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700821637468 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700821637568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700821638618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700821638618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700821638648 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700821638648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "161 " "Implemented 161 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700821638648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700821638648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700821638658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 24 15:57:18 2023 " "Processing ended: Fri Nov 24 15:57:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700821638658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700821638658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700821638658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700821638658 ""}
