;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD_Char_LCDPort */
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT2_SLW

/* LCD_SegStat_Com */
LCD_SegStat_Com__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
LCD_SegStat_Com__0__MASK EQU 0x10
LCD_SegStat_Com__0__PC EQU CYREG_PRT0_PC4
LCD_SegStat_Com__0__PORT EQU 0
LCD_SegStat_Com__0__SHIFT EQU 4
LCD_SegStat_Com__AG EQU CYREG_PRT0_AG
LCD_SegStat_Com__AMUX EQU CYREG_PRT0_AMUX
LCD_SegStat_Com__BIE EQU CYREG_PRT0_BIE
LCD_SegStat_Com__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_SegStat_Com__BYP EQU CYREG_PRT0_BYP
LCD_SegStat_Com__CTL EQU CYREG_PRT0_CTL
LCD_SegStat_Com__DM0 EQU CYREG_PRT0_DM0
LCD_SegStat_Com__DM1 EQU CYREG_PRT0_DM1
LCD_SegStat_Com__DM2 EQU CYREG_PRT0_DM2
LCD_SegStat_Com__DR EQU CYREG_PRT0_DR
LCD_SegStat_Com__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_SegStat_Com__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LCD_SegStat_Com__LCD_COM_MASK__0 EQU 0x10
LCD_SegStat_Com__LCD_COM_MASK__1 EQU 0x00
LCD_SegStat_Com__LCD_COM_MASK__12 EQU 0x00
LCD_SegStat_Com__LCD_COM_MASK__15 EQU 0x00
LCD_SegStat_Com__LCD_COM_MASK__2 EQU 0x00
LCD_SegStat_Com__LCD_COM_MASK__3 EQU 0x00
LCD_SegStat_Com__LCD_COM_MASK__4 EQU 0x00
LCD_SegStat_Com__LCD_COM_MASK__5 EQU 0x00
LCD_SegStat_Com__LCD_COM_MASK__6 EQU 0x00
LCD_SegStat_Com__LCD_COM_PIN__0 EQU 4
LCD_SegStat_Com__LCD_COM_PORT__0 EQU 0
LCD_SegStat_Com__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_SegStat_Com__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_SegStat_Com__LCD_SEG_MASK__0 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__1 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__12 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__15 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__2 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__3 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__4 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__5 EQU 0x00
LCD_SegStat_Com__LCD_SEG_MASK__6 EQU 0x00
LCD_SegStat_Com__MASK EQU 0x10
LCD_SegStat_Com__PORT EQU 0
LCD_SegStat_Com__PRT EQU CYREG_PRT0_PRT
LCD_SegStat_Com__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_SegStat_Com__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_SegStat_Com__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_SegStat_Com__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_SegStat_Com__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_SegStat_Com__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_SegStat_Com__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_SegStat_Com__PS EQU CYREG_PRT0_PS
LCD_SegStat_Com__SHIFT EQU 4
LCD_SegStat_Com__SLW EQU CYREG_PRT0_SLW

/* LCD_SegStat_InClock */
LCD_SegStat_InClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
LCD_SegStat_InClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
LCD_SegStat_InClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
LCD_SegStat_InClock__CFG2_SRC_SEL_MASK EQU 0x07
LCD_SegStat_InClock__INDEX EQU 0x00
LCD_SegStat_InClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
LCD_SegStat_InClock__PM_ACT_MSK EQU 0x01
LCD_SegStat_InClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
LCD_SegStat_InClock__PM_STBY_MSK EQU 0x01

/* LCD_SegStat_Lcd_Dma */
LCD_SegStat_Lcd_Dma__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
LCD_SegStat_Lcd_Dma__DRQ_NUMBER EQU 0
LCD_SegStat_Lcd_Dma__NUMBEROF_TDS EQU 0
LCD_SegStat_Lcd_Dma__PRIORITY EQU 2
LCD_SegStat_Lcd_Dma__TERMIN_EN EQU 0
LCD_SegStat_Lcd_Dma__TERMIN_SEL EQU 0
LCD_SegStat_Lcd_Dma__TERMOUT0_EN EQU 1
LCD_SegStat_Lcd_Dma__TERMOUT0_SEL EQU 0
LCD_SegStat_Lcd_Dma__TERMOUT1_EN EQU 0
LCD_SegStat_Lcd_Dma__TERMOUT1_SEL EQU 0

/* Miscellaneous */
LCD_SegStat_LCD_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
LCD_SegStat_LCD_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
LCD_SegStat_LCD_ISR__INTC_MASK EQU 0x01
LCD_SegStat_LCD_ISR__INTC_NUMBER EQU 0
LCD_SegStat_LCD_ISR__INTC_PRIOR_NUM EQU 7
LCD_SegStat_LCD_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
LCD_SegStat_LCD_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
LCD_SegStat_LCD_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
LCD_SegStat_Seg__0__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__0__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__0__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__0__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__0__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__0__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__0__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__0__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__0__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__0__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_SegStat_Seg__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__0__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__0__MASK EQU 0x02
LCD_SegStat_Seg__0__PC EQU CYREG_PRT3_PC1
LCD_SegStat_Seg__0__PORT EQU 3
LCD_SegStat_Seg__0__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__0__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__0__SHIFT EQU 1
LCD_SegStat_Seg__0__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__1__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__1__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__1__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__1__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__1__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__1__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__1__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__1__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__1__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__1__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__1__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_SegStat_Seg__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__1__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__1__MASK EQU 0x04
LCD_SegStat_Seg__1__PC EQU CYREG_PRT3_PC2
LCD_SegStat_Seg__1__PORT EQU 3
LCD_SegStat_Seg__1__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__1__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__1__SHIFT EQU 2
LCD_SegStat_Seg__1__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__10__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__10__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__10__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__10__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__10__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__10__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__10__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__10__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__10__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__10__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__10__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__10__INTTYPE EQU CYREG_PICU5_INTTYPE3
LCD_SegStat_Seg__10__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__10__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__10__MASK EQU 0x08
LCD_SegStat_Seg__10__PC EQU CYREG_PRT5_PC3
LCD_SegStat_Seg__10__PORT EQU 5
LCD_SegStat_Seg__10__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__10__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__10__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__10__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__10__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__10__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__10__SHIFT EQU 3
LCD_SegStat_Seg__10__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__11__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__11__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__11__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__11__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__11__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__11__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__11__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__11__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__11__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__11__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__11__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__11__INTTYPE EQU CYREG_PICU5_INTTYPE4
LCD_SegStat_Seg__11__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__11__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__11__MASK EQU 0x10
LCD_SegStat_Seg__11__PC EQU CYREG_PRT5_PC4
LCD_SegStat_Seg__11__PORT EQU 5
LCD_SegStat_Seg__11__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__11__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__11__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__11__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__11__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__11__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__11__SHIFT EQU 4
LCD_SegStat_Seg__11__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__12__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__12__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__12__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__12__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__12__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__12__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__12__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__12__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__12__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__12__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__12__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__12__INTTYPE EQU CYREG_PICU5_INTTYPE5
LCD_SegStat_Seg__12__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__12__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__12__MASK EQU 0x20
LCD_SegStat_Seg__12__PC EQU CYREG_PRT5_PC5
LCD_SegStat_Seg__12__PORT EQU 5
LCD_SegStat_Seg__12__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__12__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__12__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__12__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__12__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__12__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__12__SHIFT EQU 5
LCD_SegStat_Seg__12__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__13__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__13__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__13__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__13__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__13__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__13__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__13__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__13__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__13__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__13__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__13__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__13__INTTYPE EQU CYREG_PICU5_INTTYPE6
LCD_SegStat_Seg__13__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__13__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__13__MASK EQU 0x40
LCD_SegStat_Seg__13__PC EQU CYREG_PRT5_PC6
LCD_SegStat_Seg__13__PORT EQU 5
LCD_SegStat_Seg__13__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__13__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__13__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__13__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__13__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__13__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__13__SHIFT EQU 6
LCD_SegStat_Seg__13__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__14__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__14__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__14__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__14__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__14__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__14__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__14__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__14__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__14__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__14__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__14__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__14__INTTYPE EQU CYREG_PICU5_INTTYPE7
LCD_SegStat_Seg__14__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__14__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__14__MASK EQU 0x80
LCD_SegStat_Seg__14__PC EQU CYREG_PRT5_PC7
LCD_SegStat_Seg__14__PORT EQU 5
LCD_SegStat_Seg__14__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__14__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__14__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__14__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__14__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__14__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__14__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__14__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__14__SHIFT EQU 7
LCD_SegStat_Seg__14__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__15__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__15__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__15__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__15__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__15__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__15__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__15__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__15__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__15__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__15__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__15__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__15__INTTYPE EQU CYREG_PICU4_INTTYPE0
LCD_SegStat_Seg__15__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__15__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__15__MASK EQU 0x01
LCD_SegStat_Seg__15__PC EQU CYREG_PRT4_PC0
LCD_SegStat_Seg__15__PORT EQU 4
LCD_SegStat_Seg__15__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__15__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__15__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__15__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__15__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__15__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__15__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__15__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__15__SHIFT EQU 0
LCD_SegStat_Seg__15__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__16__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__16__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__16__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__16__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__16__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__16__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__16__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__16__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__16__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__16__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__16__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__16__INTTYPE EQU CYREG_PICU4_INTTYPE1
LCD_SegStat_Seg__16__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__16__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__16__MASK EQU 0x02
LCD_SegStat_Seg__16__PC EQU CYREG_PRT4_PC1
LCD_SegStat_Seg__16__PORT EQU 4
LCD_SegStat_Seg__16__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__16__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__16__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__16__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__16__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__16__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__16__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__16__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__16__SHIFT EQU 1
LCD_SegStat_Seg__16__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__17__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__17__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__17__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__17__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__17__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__17__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__17__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__17__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__17__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__17__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__17__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__17__INTTYPE EQU CYREG_PICU4_INTTYPE2
LCD_SegStat_Seg__17__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__17__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__17__MASK EQU 0x04
LCD_SegStat_Seg__17__PC EQU CYREG_PRT4_PC2
LCD_SegStat_Seg__17__PORT EQU 4
LCD_SegStat_Seg__17__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__17__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__17__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__17__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__17__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__17__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__17__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__17__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__17__SHIFT EQU 2
LCD_SegStat_Seg__17__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__18__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__18__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__18__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__18__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__18__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__18__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__18__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__18__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__18__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__18__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__18__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__18__INTTYPE EQU CYREG_PICU4_INTTYPE3
LCD_SegStat_Seg__18__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__18__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__18__MASK EQU 0x08
LCD_SegStat_Seg__18__PC EQU CYREG_PRT4_PC3
LCD_SegStat_Seg__18__PORT EQU 4
LCD_SegStat_Seg__18__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__18__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__18__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__18__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__18__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__18__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__18__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__18__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__18__SHIFT EQU 3
LCD_SegStat_Seg__18__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__19__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__19__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__19__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__19__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__19__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__19__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__19__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__19__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__19__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__19__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__19__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__19__INTTYPE EQU CYREG_PICU4_INTTYPE4
LCD_SegStat_Seg__19__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__19__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__19__MASK EQU 0x10
LCD_SegStat_Seg__19__PC EQU CYREG_PRT4_PC4
LCD_SegStat_Seg__19__PORT EQU 4
LCD_SegStat_Seg__19__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__19__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__19__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__19__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__19__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__19__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__19__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__19__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__19__SHIFT EQU 4
LCD_SegStat_Seg__19__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__2__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__2__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__2__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__2__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__2__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__2__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__2__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__2__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__2__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__2__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__2__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_SegStat_Seg__2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__2__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__2__MASK EQU 0x08
LCD_SegStat_Seg__2__PC EQU CYREG_PRT3_PC3
LCD_SegStat_Seg__2__PORT EQU 3
LCD_SegStat_Seg__2__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__2__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__2__SHIFT EQU 3
LCD_SegStat_Seg__2__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__20__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__20__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__20__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__20__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__20__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__20__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__20__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__20__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__20__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__20__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__20__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__20__INTTYPE EQU CYREG_PICU4_INTTYPE5
LCD_SegStat_Seg__20__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__20__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__20__MASK EQU 0x20
LCD_SegStat_Seg__20__PC EQU CYREG_PRT4_PC5
LCD_SegStat_Seg__20__PORT EQU 4
LCD_SegStat_Seg__20__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__20__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__20__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__20__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__20__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__20__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__20__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__20__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__20__SHIFT EQU 5
LCD_SegStat_Seg__20__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__21__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__21__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__21__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__21__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__21__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__21__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__21__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__21__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__21__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__21__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__21__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__21__INTTYPE EQU CYREG_PICU4_INTTYPE6
LCD_SegStat_Seg__21__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__21__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__21__MASK EQU 0x40
LCD_SegStat_Seg__21__PC EQU CYREG_PRT4_PC6
LCD_SegStat_Seg__21__PORT EQU 4
LCD_SegStat_Seg__21__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__21__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__21__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__21__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__21__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__21__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__21__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__21__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__21__SHIFT EQU 6
LCD_SegStat_Seg__21__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__22__AG EQU CYREG_PRT4_AG
LCD_SegStat_Seg__22__AMUX EQU CYREG_PRT4_AMUX
LCD_SegStat_Seg__22__BIE EQU CYREG_PRT4_BIE
LCD_SegStat_Seg__22__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LCD_SegStat_Seg__22__BYP EQU CYREG_PRT4_BYP
LCD_SegStat_Seg__22__CTL EQU CYREG_PRT4_CTL
LCD_SegStat_Seg__22__DM0 EQU CYREG_PRT4_DM0
LCD_SegStat_Seg__22__DM1 EQU CYREG_PRT4_DM1
LCD_SegStat_Seg__22__DM2 EQU CYREG_PRT4_DM2
LCD_SegStat_Seg__22__DR EQU CYREG_PRT4_DR
LCD_SegStat_Seg__22__INP_DIS EQU CYREG_PRT4_INP_DIS
LCD_SegStat_Seg__22__INTTYPE EQU CYREG_PICU4_INTTYPE7
LCD_SegStat_Seg__22__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LCD_SegStat_Seg__22__LCD_EN EQU CYREG_PRT4_LCD_EN
LCD_SegStat_Seg__22__MASK EQU 0x80
LCD_SegStat_Seg__22__PC EQU CYREG_PRT4_PC7
LCD_SegStat_Seg__22__PORT EQU 4
LCD_SegStat_Seg__22__PRT EQU CYREG_PRT4_PRT
LCD_SegStat_Seg__22__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LCD_SegStat_Seg__22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LCD_SegStat_Seg__22__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LCD_SegStat_Seg__22__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LCD_SegStat_Seg__22__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LCD_SegStat_Seg__22__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LCD_SegStat_Seg__22__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LCD_SegStat_Seg__22__PS EQU CYREG_PRT4_PS
LCD_SegStat_Seg__22__SHIFT EQU 7
LCD_SegStat_Seg__22__SLW EQU CYREG_PRT4_SLW
LCD_SegStat_Seg__23__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__23__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__23__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__23__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__23__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__23__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__23__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__23__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__23__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__23__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__23__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__23__INTTYPE EQU CYREG_PICU6_INTTYPE0
LCD_SegStat_Seg__23__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__23__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__23__MASK EQU 0x01
LCD_SegStat_Seg__23__PC EQU CYREG_PRT6_PC0
LCD_SegStat_Seg__23__PORT EQU 6
LCD_SegStat_Seg__23__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__23__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__23__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__23__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__23__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__23__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__23__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__23__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__23__SHIFT EQU 0
LCD_SegStat_Seg__23__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__24__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__24__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__24__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__24__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__24__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__24__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__24__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__24__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__24__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__24__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__24__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__24__INTTYPE EQU CYREG_PICU6_INTTYPE1
LCD_SegStat_Seg__24__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__24__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__24__MASK EQU 0x02
LCD_SegStat_Seg__24__PC EQU CYREG_PRT6_PC1
LCD_SegStat_Seg__24__PORT EQU 6
LCD_SegStat_Seg__24__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__24__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__24__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__24__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__24__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__24__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__24__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__24__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__24__SHIFT EQU 1
LCD_SegStat_Seg__24__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__25__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__25__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__25__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__25__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__25__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__25__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__25__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__25__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__25__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__25__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__25__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__25__INTTYPE EQU CYREG_PICU6_INTTYPE2
LCD_SegStat_Seg__25__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__25__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__25__MASK EQU 0x04
LCD_SegStat_Seg__25__PC EQU CYREG_PRT6_PC2
LCD_SegStat_Seg__25__PORT EQU 6
LCD_SegStat_Seg__25__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__25__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__25__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__25__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__25__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__25__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__25__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__25__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__25__SHIFT EQU 2
LCD_SegStat_Seg__25__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__26__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__26__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__26__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__26__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__26__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__26__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__26__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__26__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__26__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__26__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__26__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__26__INTTYPE EQU CYREG_PICU6_INTTYPE3
LCD_SegStat_Seg__26__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__26__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__26__MASK EQU 0x08
LCD_SegStat_Seg__26__PC EQU CYREG_PRT6_PC3
LCD_SegStat_Seg__26__PORT EQU 6
LCD_SegStat_Seg__26__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__26__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__26__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__26__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__26__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__26__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__26__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__26__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__26__SHIFT EQU 3
LCD_SegStat_Seg__26__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__27__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__27__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__27__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__27__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__27__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__27__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__27__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__27__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__27__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__27__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__27__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__27__INTTYPE EQU CYREG_PICU6_INTTYPE4
LCD_SegStat_Seg__27__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__27__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__27__MASK EQU 0x10
LCD_SegStat_Seg__27__PC EQU CYREG_PRT6_PC4
LCD_SegStat_Seg__27__PORT EQU 6
LCD_SegStat_Seg__27__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__27__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__27__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__27__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__27__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__27__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__27__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__27__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__27__SHIFT EQU 4
LCD_SegStat_Seg__27__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__28__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__28__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__28__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__28__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__28__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__28__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__28__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__28__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__28__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__28__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__28__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__28__INTTYPE EQU CYREG_PICU6_INTTYPE5
LCD_SegStat_Seg__28__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__28__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__28__MASK EQU 0x20
LCD_SegStat_Seg__28__PC EQU CYREG_PRT6_PC5
LCD_SegStat_Seg__28__PORT EQU 6
LCD_SegStat_Seg__28__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__28__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__28__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__28__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__28__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__28__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__28__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__28__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__28__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__28__SHIFT EQU 5
LCD_SegStat_Seg__28__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__29__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__29__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__29__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__29__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__29__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__29__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__29__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__29__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__29__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__29__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__29__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__29__INTTYPE EQU CYREG_PICU6_INTTYPE6
LCD_SegStat_Seg__29__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__29__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__29__MASK EQU 0x40
LCD_SegStat_Seg__29__PC EQU CYREG_PRT6_PC6
LCD_SegStat_Seg__29__PORT EQU 6
LCD_SegStat_Seg__29__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__29__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__29__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__29__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__29__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__29__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__29__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__29__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__29__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__29__SHIFT EQU 6
LCD_SegStat_Seg__29__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__3__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__3__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__3__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__3__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__3__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__3__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__3__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__3__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__3__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__3__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__3__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_SegStat_Seg__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__3__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__3__MASK EQU 0x10
LCD_SegStat_Seg__3__PC EQU CYREG_PRT3_PC4
LCD_SegStat_Seg__3__PORT EQU 3
LCD_SegStat_Seg__3__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__3__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__3__SHIFT EQU 4
LCD_SegStat_Seg__3__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__30__AG EQU CYREG_PRT6_AG
LCD_SegStat_Seg__30__AMUX EQU CYREG_PRT6_AMUX
LCD_SegStat_Seg__30__BIE EQU CYREG_PRT6_BIE
LCD_SegStat_Seg__30__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LCD_SegStat_Seg__30__BYP EQU CYREG_PRT6_BYP
LCD_SegStat_Seg__30__CTL EQU CYREG_PRT6_CTL
LCD_SegStat_Seg__30__DM0 EQU CYREG_PRT6_DM0
LCD_SegStat_Seg__30__DM1 EQU CYREG_PRT6_DM1
LCD_SegStat_Seg__30__DM2 EQU CYREG_PRT6_DM2
LCD_SegStat_Seg__30__DR EQU CYREG_PRT6_DR
LCD_SegStat_Seg__30__INP_DIS EQU CYREG_PRT6_INP_DIS
LCD_SegStat_Seg__30__INTTYPE EQU CYREG_PICU6_INTTYPE7
LCD_SegStat_Seg__30__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LCD_SegStat_Seg__30__LCD_EN EQU CYREG_PRT6_LCD_EN
LCD_SegStat_Seg__30__MASK EQU 0x80
LCD_SegStat_Seg__30__PC EQU CYREG_PRT6_PC7
LCD_SegStat_Seg__30__PORT EQU 6
LCD_SegStat_Seg__30__PRT EQU CYREG_PRT6_PRT
LCD_SegStat_Seg__30__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LCD_SegStat_Seg__30__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LCD_SegStat_Seg__30__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LCD_SegStat_Seg__30__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LCD_SegStat_Seg__30__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LCD_SegStat_Seg__30__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LCD_SegStat_Seg__30__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LCD_SegStat_Seg__30__PS EQU CYREG_PRT6_PS
LCD_SegStat_Seg__30__SHIFT EQU 7
LCD_SegStat_Seg__30__SLW EQU CYREG_PRT6_SLW
LCD_SegStat_Seg__31__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__31__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__31__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__31__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__31__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__31__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__31__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__31__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__31__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__31__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__31__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__31__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_SegStat_Seg__31__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__31__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__31__MASK EQU 0x01
LCD_SegStat_Seg__31__PC EQU CYREG_PRT3_PC0
LCD_SegStat_Seg__31__PORT EQU 3
LCD_SegStat_Seg__31__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__31__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__31__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__31__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__31__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__31__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__31__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__31__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__31__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__31__SHIFT EQU 0
LCD_SegStat_Seg__31__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__4__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__4__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__4__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__4__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__4__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__4__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__4__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__4__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__4__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__4__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__4__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_SegStat_Seg__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__4__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__4__MASK EQU 0x20
LCD_SegStat_Seg__4__PC EQU CYREG_PRT3_PC5
LCD_SegStat_Seg__4__PORT EQU 3
LCD_SegStat_Seg__4__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__4__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__4__SHIFT EQU 5
LCD_SegStat_Seg__4__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__5__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__5__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__5__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__5__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__5__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__5__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__5__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__5__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__5__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__5__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__5__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_SegStat_Seg__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__5__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__5__MASK EQU 0x40
LCD_SegStat_Seg__5__PC EQU CYREG_PRT3_PC6
LCD_SegStat_Seg__5__PORT EQU 3
LCD_SegStat_Seg__5__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__5__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__5__SHIFT EQU 6
LCD_SegStat_Seg__5__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__6__AG EQU CYREG_PRT3_AG
LCD_SegStat_Seg__6__AMUX EQU CYREG_PRT3_AMUX
LCD_SegStat_Seg__6__BIE EQU CYREG_PRT3_BIE
LCD_SegStat_Seg__6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_SegStat_Seg__6__BYP EQU CYREG_PRT3_BYP
LCD_SegStat_Seg__6__CTL EQU CYREG_PRT3_CTL
LCD_SegStat_Seg__6__DM0 EQU CYREG_PRT3_DM0
LCD_SegStat_Seg__6__DM1 EQU CYREG_PRT3_DM1
LCD_SegStat_Seg__6__DM2 EQU CYREG_PRT3_DM2
LCD_SegStat_Seg__6__DR EQU CYREG_PRT3_DR
LCD_SegStat_Seg__6__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_SegStat_Seg__6__INTTYPE EQU CYREG_PICU3_INTTYPE7
LCD_SegStat_Seg__6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_SegStat_Seg__6__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_SegStat_Seg__6__MASK EQU 0x80
LCD_SegStat_Seg__6__PC EQU CYREG_PRT3_PC7
LCD_SegStat_Seg__6__PORT EQU 3
LCD_SegStat_Seg__6__PRT EQU CYREG_PRT3_PRT
LCD_SegStat_Seg__6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_SegStat_Seg__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_SegStat_Seg__6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_SegStat_Seg__6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_SegStat_Seg__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_SegStat_Seg__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_SegStat_Seg__6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_SegStat_Seg__6__PS EQU CYREG_PRT3_PS
LCD_SegStat_Seg__6__SHIFT EQU 7
LCD_SegStat_Seg__6__SLW EQU CYREG_PRT3_SLW
LCD_SegStat_Seg__7__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__7__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__7__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__7__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__7__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__7__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__7__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__7__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__7__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__7__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__7__INTTYPE EQU CYREG_PICU5_INTTYPE0
LCD_SegStat_Seg__7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__7__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__7__MASK EQU 0x01
LCD_SegStat_Seg__7__PC EQU CYREG_PRT5_PC0
LCD_SegStat_Seg__7__PORT EQU 5
LCD_SegStat_Seg__7__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__7__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__7__SHIFT EQU 0
LCD_SegStat_Seg__7__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__8__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__8__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__8__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__8__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__8__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__8__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__8__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__8__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__8__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__8__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__8__INTTYPE EQU CYREG_PICU5_INTTYPE1
LCD_SegStat_Seg__8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__8__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__8__MASK EQU 0x02
LCD_SegStat_Seg__8__PC EQU CYREG_PRT5_PC1
LCD_SegStat_Seg__8__PORT EQU 5
LCD_SegStat_Seg__8__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__8__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__8__SHIFT EQU 1
LCD_SegStat_Seg__8__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__9__AG EQU CYREG_PRT5_AG
LCD_SegStat_Seg__9__AMUX EQU CYREG_PRT5_AMUX
LCD_SegStat_Seg__9__BIE EQU CYREG_PRT5_BIE
LCD_SegStat_Seg__9__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LCD_SegStat_Seg__9__BYP EQU CYREG_PRT5_BYP
LCD_SegStat_Seg__9__CTL EQU CYREG_PRT5_CTL
LCD_SegStat_Seg__9__DM0 EQU CYREG_PRT5_DM0
LCD_SegStat_Seg__9__DM1 EQU CYREG_PRT5_DM1
LCD_SegStat_Seg__9__DM2 EQU CYREG_PRT5_DM2
LCD_SegStat_Seg__9__DR EQU CYREG_PRT5_DR
LCD_SegStat_Seg__9__INP_DIS EQU CYREG_PRT5_INP_DIS
LCD_SegStat_Seg__9__INTTYPE EQU CYREG_PICU5_INTTYPE2
LCD_SegStat_Seg__9__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LCD_SegStat_Seg__9__LCD_EN EQU CYREG_PRT5_LCD_EN
LCD_SegStat_Seg__9__MASK EQU 0x04
LCD_SegStat_Seg__9__PC EQU CYREG_PRT5_PC2
LCD_SegStat_Seg__9__PORT EQU 5
LCD_SegStat_Seg__9__PRT EQU CYREG_PRT5_PRT
LCD_SegStat_Seg__9__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LCD_SegStat_Seg__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LCD_SegStat_Seg__9__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LCD_SegStat_Seg__9__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LCD_SegStat_Seg__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LCD_SegStat_Seg__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LCD_SegStat_Seg__9__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LCD_SegStat_Seg__9__PS EQU CYREG_PRT5_PS
LCD_SegStat_Seg__9__SHIFT EQU 2
LCD_SegStat_Seg__9__SLW EQU CYREG_PRT5_SLW
LCD_SegStat_Seg__LCD_COM_MASK__0 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__1 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__12 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__15 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__2 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__3 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__4 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__5 EQU 0x00
LCD_SegStat_Seg__LCD_COM_MASK__6 EQU 0x00
LCD_SegStat_Seg__LCD_SEG_MASK__0 EQU 0x00
LCD_SegStat_Seg__LCD_SEG_MASK__1 EQU 0x00
LCD_SegStat_Seg__LCD_SEG_MASK__12 EQU 0x00
LCD_SegStat_Seg__LCD_SEG_MASK__15 EQU 0x00
LCD_SegStat_Seg__LCD_SEG_MASK__2 EQU 0x00
LCD_SegStat_Seg__LCD_SEG_MASK__3 EQU 0xFF
LCD_SegStat_Seg__LCD_SEG_MASK__4 EQU 0xFF
LCD_SegStat_Seg__LCD_SEG_MASK__5 EQU 0xFF
LCD_SegStat_Seg__LCD_SEG_MASK__6 EQU 0xFF
LCD_SegStat_Seg__LCD_SEG_PIN__0 EQU 1
LCD_SegStat_Seg__LCD_SEG_PIN__1 EQU 2
LCD_SegStat_Seg__LCD_SEG_PIN__10 EQU 3
LCD_SegStat_Seg__LCD_SEG_PIN__11 EQU 4
LCD_SegStat_Seg__LCD_SEG_PIN__12 EQU 5
LCD_SegStat_Seg__LCD_SEG_PIN__13 EQU 6
LCD_SegStat_Seg__LCD_SEG_PIN__14 EQU 7
LCD_SegStat_Seg__LCD_SEG_PIN__15 EQU 0
LCD_SegStat_Seg__LCD_SEG_PIN__16 EQU 1
LCD_SegStat_Seg__LCD_SEG_PIN__17 EQU 2
LCD_SegStat_Seg__LCD_SEG_PIN__18 EQU 3
LCD_SegStat_Seg__LCD_SEG_PIN__19 EQU 4
LCD_SegStat_Seg__LCD_SEG_PIN__2 EQU 3
LCD_SegStat_Seg__LCD_SEG_PIN__20 EQU 5
LCD_SegStat_Seg__LCD_SEG_PIN__21 EQU 6
LCD_SegStat_Seg__LCD_SEG_PIN__22 EQU 7
LCD_SegStat_Seg__LCD_SEG_PIN__23 EQU 0
LCD_SegStat_Seg__LCD_SEG_PIN__24 EQU 1
LCD_SegStat_Seg__LCD_SEG_PIN__25 EQU 2
LCD_SegStat_Seg__LCD_SEG_PIN__26 EQU 3
LCD_SegStat_Seg__LCD_SEG_PIN__27 EQU 4
LCD_SegStat_Seg__LCD_SEG_PIN__28 EQU 5
LCD_SegStat_Seg__LCD_SEG_PIN__29 EQU 6
LCD_SegStat_Seg__LCD_SEG_PIN__3 EQU 4
LCD_SegStat_Seg__LCD_SEG_PIN__30 EQU 7
LCD_SegStat_Seg__LCD_SEG_PIN__31 EQU 0
LCD_SegStat_Seg__LCD_SEG_PIN__4 EQU 5
LCD_SegStat_Seg__LCD_SEG_PIN__5 EQU 6
LCD_SegStat_Seg__LCD_SEG_PIN__6 EQU 7
LCD_SegStat_Seg__LCD_SEG_PIN__7 EQU 0
LCD_SegStat_Seg__LCD_SEG_PIN__8 EQU 1
LCD_SegStat_Seg__LCD_SEG_PIN__9 EQU 2
LCD_SegStat_Seg__LCD_SEG_PORT__0 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__1 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__10 EQU 5
LCD_SegStat_Seg__LCD_SEG_PORT__11 EQU 5
LCD_SegStat_Seg__LCD_SEG_PORT__12 EQU 5
LCD_SegStat_Seg__LCD_SEG_PORT__13 EQU 5
LCD_SegStat_Seg__LCD_SEG_PORT__14 EQU 5
LCD_SegStat_Seg__LCD_SEG_PORT__15 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__16 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__17 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__18 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__19 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__2 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__20 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__21 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__22 EQU 4
LCD_SegStat_Seg__LCD_SEG_PORT__23 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__24 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__25 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__26 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__27 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__28 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__29 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__3 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__30 EQU 6
LCD_SegStat_Seg__LCD_SEG_PORT__31 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__4 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__5 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__6 EQU 3
LCD_SegStat_Seg__LCD_SEG_PORT__7 EQU 5
LCD_SegStat_Seg__LCD_SEG_PORT__8 EQU 5
LCD_SegStat_Seg__LCD_SEG_PORT__9 EQU 5
Pin_wakeup__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_wakeup__0__MASK EQU 0x10
Pin_wakeup__0__PC EQU CYREG_PRT1_PC4
Pin_wakeup__0__PORT EQU 1
Pin_wakeup__0__SHIFT EQU 4
Pin_wakeup__AG EQU CYREG_PRT1_AG
Pin_wakeup__AMUX EQU CYREG_PRT1_AMUX
Pin_wakeup__BIE EQU CYREG_PRT1_BIE
Pin_wakeup__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_wakeup__BYP EQU CYREG_PRT1_BYP
Pin_wakeup__CTL EQU CYREG_PRT1_CTL
Pin_wakeup__DM0 EQU CYREG_PRT1_DM0
Pin_wakeup__DM1 EQU CYREG_PRT1_DM1
Pin_wakeup__DM2 EQU CYREG_PRT1_DM2
Pin_wakeup__DR EQU CYREG_PRT1_DR
Pin_wakeup__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_wakeup__INTSTAT EQU CYREG_PICU1_INTSTAT
Pin_wakeup__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_wakeup__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_wakeup__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_wakeup__MASK EQU 0x10
Pin_wakeup__PORT EQU 1
Pin_wakeup__PRT EQU CYREG_PRT1_PRT
Pin_wakeup__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_wakeup__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_wakeup__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_wakeup__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_wakeup__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_wakeup__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_wakeup__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_wakeup__PS EQU CYREG_PRT1_PS
Pin_wakeup__SHIFT EQU 4
Pin_wakeup__SLW EQU CYREG_PRT1_SLW
Pin_wakeup__SNAP EQU CYREG_PICU1_SNAP
WakeUpIsr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
WakeUpIsr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
WakeUpIsr__INTC_MASK EQU 0x20
WakeUpIsr__INTC_NUMBER EQU 5
WakeUpIsr__INTC_PRIOR_NUM EQU 7
WakeUpIsr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
WakeUpIsr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
WakeUpIsr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
BCLK__BUS_CLK__HZ EQU 6000000
BCLK__BUS_CLK__KHZ EQU 6000
BCLK__BUS_CLK__MHZ EQU 6
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
