{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570932433271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570932433291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:07:12 2019 " "Processing started: Sat Oct 12 23:07:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570932433291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932433291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EntidadePrincipal -c EntidadePrincipal " "Command: quartus_map --read_settings_files=on --write_settings_files=off EntidadePrincipal -c EntidadePrincipal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932433291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570932436185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570932436186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entidadeprincipal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file entidadeprincipal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EntidadePrincipal-arch " "Found design unit 1: EntidadePrincipal-arch" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570932495716 ""} { "Info" "ISGN_ENTITY_NAME" "1 EntidadePrincipal " "Found entity 1: EntidadePrincipal" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570932495716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932495716 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EntidadePrincipal " "Elaborating entity \"EntidadePrincipal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570932495966 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s0 EntidadePrincipal.vhd(45) " "VHDL Process Statement warning at EntidadePrincipal.vhd(45): signal \"s0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496036 "|EntidadePrincipal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 EntidadePrincipal.vhd(47) " "VHDL Process Statement warning at EntidadePrincipal.vhd(47): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496036 "|EntidadePrincipal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 EntidadePrincipal.vhd(49) " "VHDL Process Statement warning at EntidadePrincipal.vhd(49): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496036 "|EntidadePrincipal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 EntidadePrincipal.vhd(51) " "VHDL Process Statement warning at EntidadePrincipal.vhd(51): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496036 "|EntidadePrincipal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 EntidadePrincipal.vhd(53) " "VHDL Process Statement warning at EntidadePrincipal.vhd(53): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496036 "|EntidadePrincipal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 EntidadePrincipal.vhd(55) " "VHDL Process Statement warning at EntidadePrincipal.vhd(55): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496036 "|EntidadePrincipal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s6 EntidadePrincipal.vhd(57) " "VHDL Process Statement warning at EntidadePrincipal.vhd(57): signal \"s6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496046 "|EntidadePrincipal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s7 EntidadePrincipal.vhd(59) " "VHDL Process Statement warning at EntidadePrincipal.vhd(59): signal \"s7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1570932496046 "|EntidadePrincipal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida EntidadePrincipal.vhd(42) " "VHDL Process Statement warning at EntidadePrincipal.vhd(42): inferring latch(es) for signal or variable \"saida\", which holds its previous value in one or more paths through the process" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1570932496046 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[0\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496046 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[1\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[2\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[3\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[4\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[5\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[6\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[7\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[8\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[9\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[10\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[11\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[12\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[13\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[14\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496056 "|EntidadePrincipal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] EntidadePrincipal.vhd(42) " "Inferred latch for \"saida\[15\]\" at EntidadePrincipal.vhd(42)" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932496066 "|EntidadePrincipal"}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-arch " "Found design unit 1: Registrador-arch" {  } { { "registrador.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570932496286 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570932496286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1570932496286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:r0 " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:r0\"" {  } { { "EntidadePrincipal.vhd" "r0" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570932496286 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[0\]\$latch " "LATCH primitive \"saida\[0\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[1\]\$latch " "LATCH primitive \"saida\[1\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[2\]\$latch " "LATCH primitive \"saida\[2\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[3\]\$latch " "LATCH primitive \"saida\[3\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[4\]\$latch " "LATCH primitive \"saida\[4\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[5\]\$latch " "LATCH primitive \"saida\[5\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[6\]\$latch " "LATCH primitive \"saida\[6\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "saida\[7\]\$latch " "LATCH primitive \"saida\[7\]\$latch\" is permanently enabled" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1570932498368 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[8\] GND " "Pin \"saida\[8\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[9\] GND " "Pin \"saida\[9\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[10\] GND " "Pin \"saida\[10\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[11\] GND " "Pin \"saida\[11\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[12\] GND " "Pin \"saida\[12\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[13\] GND " "Pin \"saida\[13\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[14\] GND " "Pin \"saida\[14\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[15\] GND " "Pin \"saida\[15\]\" is stuck at GND" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570932499878 "|EntidadePrincipal|saida[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570932499878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570932500522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570932503372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570932503372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[0\] " "No output dependent on input pin \"entrada\[0\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[1\] " "No output dependent on input pin \"entrada\[1\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[2\] " "No output dependent on input pin \"entrada\[2\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[3\] " "No output dependent on input pin \"entrada\[3\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[4\] " "No output dependent on input pin \"entrada\[4\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[5\] " "No output dependent on input pin \"entrada\[5\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[6\] " "No output dependent on input pin \"entrada\[6\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[7\] " "No output dependent on input pin \"entrada\[7\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[8\] " "No output dependent on input pin \"entrada\[8\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[9\] " "No output dependent on input pin \"entrada\[9\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[10\] " "No output dependent on input pin \"entrada\[10\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[11\] " "No output dependent on input pin \"entrada\[11\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[12\] " "No output dependent on input pin \"entrada\[12\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[13\] " "No output dependent on input pin \"entrada\[13\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[14\] " "No output dependent on input pin \"entrada\[14\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entrada\[15\] " "No output dependent on input pin \"entrada\[15\]\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|entrada[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rw " "No output dependent on input pin \"rw\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|rw"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "EntidadePrincipal.vhd" "" { Text "C:/Users/Usuario/Documents/Quarto_semestre/Circuitos_logicos/VHDL/Tarefa21/EntidadePrincipal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570932503938 "|EntidadePrincipal|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570932503938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570932503944 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570932503944 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570932503944 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570932503944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570932504166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 23:08:24 2019 " "Processing ended: Sat Oct 12 23:08:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570932504166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:12 " "Elapsed time: 00:01:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570932504166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570932504166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570932504166 ""}
