==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations1/get_oracle_activations1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations2/get_oracle_activations2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop3_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop5_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop7_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop8 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop9_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop10 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop11 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop11_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights/update_weights_loop12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off backprop/backprop_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off backprop/backprop_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off soft_max/soft_max_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off soft_max/soft_max_loop2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off RELU/RELU_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off add_bias_to_activations/add_bias_to_activations_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off take_difference/take_difference_loop1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off backprop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off soft_max 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off RELU 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off add_bias_to_activations 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_input_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_second_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off matrix_vector_product_with_bias_output_layer 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off take_difference 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_delta_matrix_weights3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off get_oracle_activations2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off update_weights 
INFO: [HLS 200-1510] Running: set_directive_inline -off backprop 
INFO: [HLS 200-1510] Running: set_directive_inline -off soft_max 
INFO: [HLS 200-1510] Running: set_directive_inline -off RELU 
INFO: [HLS 200-1510] Running: set_directive_inline -off add_bias_to_activations 
INFO: [HLS 200-1510] Running: set_directive_inline -off take_difference 
INFO: [HLS 200-1510] Running: set_directive_inline -off update_weights 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_input_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_second_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off matrix_vector_product_with_bias_output_layer 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights1 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights2 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_delta_matrix_weights3 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_oracle_activations1 
INFO: [HLS 200-1510] Running: set_directive_inline -off get_oracle_activations2 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_input_layer/matrix_vector_product_with_bias_input_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_second_layer/matrix_vector_product_with_bias_second_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off matrix_vector_product_with_bias_output_layer/matrix_vector_product_with_bias_output_layer_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_oracle_activations1/get_oracle_activations1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_oracle_activations2/get_oracle_activations2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights1/get_delta_matrix_weights1_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights2/get_delta_matrix_weights2_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off get_delta_matrix_weights3/get_delta_matrix_weights3_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop1_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop3_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop5_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop7_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop9_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off update_weights/update_weights_loop11_1 
INFO: [HLS 200-1510] Running: set_directive_loop_flatten -off backprop/backprop_loop1_1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 231.586 MB.
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/backprop/backprop.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.54 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.83 seconds; current allocated memory: 236.094 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 977 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 852 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 634 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 596 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 596 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 575 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 560 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 611 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 798 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/BACKPROP/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.31 seconds. CPU system time: 0.43 seconds. Elapsed time: 7.07 seconds; current allocated memory: 237.383 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 238.953 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 240.113 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'add_bias_to_activations.clone.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 3 for loop 'add_bias_to_activations_loop1' (data/benchmarks/backprop/backprop.c:49:9) in function 'add_bias_to_activations.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 3 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'RELU.clone'.
WARNING: [XFORM 203-561] Updating loop lower bound from 3 to 64 for loop 'RELU_loop1' (data/benchmarks/backprop/backprop.c:37:9) in function 'RELU'.
INFO: [XFORM 203-102] Automatically partitioning small array 'activations3' (data/benchmarks/backprop/backprop.c:342) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dactivations3' (data/benchmarks/backprop/backprop.c:345) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'net_outputs' (data/benchmarks/backprop/backprop.c:346) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output_difference' (data/benchmarks/backprop/backprop.c:348) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'activations3' (data/benchmarks/backprop/backprop.c:342) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dactivations3' (data/benchmarks/backprop/backprop.c:345) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'net_outputs' (data/benchmarks/backprop/backprop.c:346) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_difference' (data/benchmarks/backprop/backprop.c:348) in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 263.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 403.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backprop' ...
WARNING: [SYN 201-103] Legalizing function name 'add_bias_to_activations.clone.1' to 'add_bias_to_activations_clone_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_input_layer.1' to 'matrix_vector_product_with_bias_input_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_second_layer.1' to 'matrix_vector_product_with_bias_second_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_bias_to_activations.1' to 'add_bias_to_activations_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_vector_product_with_bias_output_layer.1' to 'matrix_vector_product_with_bias_output_layer_1'.
WARNING: [SYN 201-103] Legalizing function name 'RELU.clone' to 'RELU_clone'.
WARNING: [SYN 201-103] Legalizing function name 'take_difference.1' to 'take_difference_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_oracle_activations2.1' to 'get_oracle_activations2_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_oracle_activations1.1' to 'get_oracle_activations1_1'.
WARNING: [SYN 201-103] Legalizing function name 'get_delta_matrix_weights1.1' to 'get_delta_matrix_weights1_1'.
WARNING: [SYN 201-103] Legalizing function name 'update_weights.1' to 'update_weights_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_to_activations_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 404.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 404.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_input_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 405.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 405.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 405.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 405.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_second_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 405.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 405.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_bias_to_activations_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 406.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 406.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_vector_product_with_bias_output_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 406.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 406.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RELU_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 407.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 407.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 408.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 408.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'take_difference_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 408.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 408.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 409.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_oracle_activations2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 409.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 410.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_oracle_activations1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 410.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 410.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'get_delta_matrix_weights1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 411.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 411.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 414.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 414.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 415.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 415.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_to_activations_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_to_activations_clone_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 415.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_input_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_input_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RELU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RELU'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 417.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_second_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_second_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 419.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_bias_to_activations_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_bias_to_activations_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 420.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_vector_product_with_bias_output_layer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_vector_product_with_bias_output_layer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 421.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RELU_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RELU_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'take_difference_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'take_difference_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 427.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 429.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_oracle_activations2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_oracle_activations2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 431.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_oracle_activations1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_oracle_activations1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 432.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'get_delta_matrix_weights1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'get_delta_matrix_weights1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 433.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_weights_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_weights_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 438.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backprop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/weights3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/biases3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'backprop/training_targets' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backprop' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_14_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backprop'.
INFO: [RTMG 210-278] Implementing memory 'backprop_activations1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'backprop_delta_weights3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 447.363 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 452.051 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.44 seconds; current allocated memory: 461.090 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for backprop.
INFO: [VLOG 209-307] Generating Verilog RTL for backprop.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 167.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.92 seconds. CPU system time: 0.97 seconds. Elapsed time: 12.28 seconds; current allocated memory: 230.938 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -format syn_dcp -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file data/base_solutions/BACKPROP/solution0/impl/export.dcp
INFO: [HLS 200-802] Generated output file data/base_solutions/BACKPROP/solution0/impl/export.veo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 413.63 seconds. CPU system time: 19.93 seconds. Elapsed time: 713.51 seconds; current allocated memory: 10.152 MB.
