Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 14 12:59:33 2022
| Host         : DESKTOP-MDDE28I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file siren_timing_summary_routed.rpt -pb siren_timing_summary_routed.pb -rpx siren_timing_summary_routed.rpx -warn_on_violation
| Design       : siren
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    77          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: tcount_reg[19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tcount_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: tcount_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.510        0.000                      0                   22        0.225        0.000                      0                   22        9.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_50MHz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50MHz          15.510        0.000                      0                   22        0.225        0.000                      0                   22        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_50MHz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz
  To Clock:  clk_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       15.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.711ns (37.711%)  route 2.826ns (62.289%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.322    tcount_reg[12]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.645 r  tcount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.645    tcount_reg[16]_i_1_n_6
    SLICE_X12Y54         FDRE                                         r  tcount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[17]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[17]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                 15.510    

Slack (MET) :             15.518ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.703ns (37.601%)  route 2.826ns (62.399%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.322    tcount_reg[12]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.637 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.637    tcount_reg[16]_i_1_n_4
    SLICE_X12Y54         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                 15.518    

Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.627ns (36.536%)  route 2.826ns (63.464%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.322    tcount_reg[12]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.561 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.561    tcount_reg[16]_i_1_n_5
    SLICE_X12Y54         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.614ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 1.607ns (36.249%)  route 2.826ns (63.751%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.322 r  tcount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.322    tcount_reg[12]_i_1_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.541 r  tcount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.541    tcount_reg[16]_i_1_n_7
    SLICE_X12Y54         FDRE                                         r  tcount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[16]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[16]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                 15.614    

Slack (MET) :             15.627ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.594ns (36.062%)  route 2.826ns (63.938%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.528 r  tcount_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.528    tcount_reg[12]_i_1_n_6
    SLICE_X12Y53         FDRE                                         r  tcount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[13]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[13]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                 15.627    

Slack (MET) :             15.635ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.586ns (35.946%)  route 2.826ns (64.054%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.520 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.520    tcount_reg[12]_i_1_n_4
    SLICE_X12Y53         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                 15.635    

Slack (MET) :             15.711ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.510ns (34.823%)  route 2.826ns (65.177%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.444 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.444    tcount_reg[12]_i_1_n_5
    SLICE_X12Y53         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 15.711    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.490ns (34.521%)  route 2.826ns (65.479%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.205 r  tcount_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.205    tcount_reg[8]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.424 r  tcount_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.424    tcount_reg[12]_i_1_n_7
    SLICE_X12Y53         FDRE                                         r  tcount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.437    24.808    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[12]/C
                         clock pessimism              0.273    25.081    
                         clock uncertainty           -0.035    25.046    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.109    25.155    tcount_reg[12]
  -------------------------------------------------------------------
                         required time                         25.155    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 15.731    

Slack (MET) :             15.866ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.207ns  (logic 1.381ns (32.825%)  route 2.826ns (67.175%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 24.809 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     9.315 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.315    tcount_reg[8]_i_1_n_4
    SLICE_X12Y52         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.438    24.809    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism              0.298    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.109    25.181    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         25.181    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                 15.866    

Slack (MET) :             15.931ns  (required time - arrival time)
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz rise@20.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.316ns (31.771%)  route 2.826ns (68.229%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 24.809 - 20.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          1.717     8.548    dac_LRCK_OBUF_BUFG
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.702     9.250 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.250    tcount_reg[8]_i_1_n_5
    SLICE_X12Y52         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    20.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.438    24.809    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism              0.298    25.107    
                         clock uncertainty           -0.035    25.072    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.109    25.181    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         25.181    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                 15.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_L_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.570%)  route 0.120ns (36.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tcount_reg[4]/Q
                         net (fo=20, routed)          0.120     1.760    dac_SCLK_OBUF
    SLICE_X13Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  dac_load_L_i_1/O
                         net (fo=1, routed)           0.000     1.805    dac_load_L0
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
                         clock pessimism             -0.501     1.489    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.091     1.580    dac_load_L_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_load_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.377%)  route 0.121ns (36.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tcount_reg[4]/Q
                         net (fo=20, routed)          0.121     1.761    dac_SCLK_OBUF
    SLICE_X13Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  dac_load_R_i_1/O
                         net (fo=1, routed)           0.000     1.806    dac_load_R0
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/C
                         clock pessimism             -0.501     1.489    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.092     1.581    dac_load_R_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.114     1.755    tcount_reg_n_0_[10]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  tcount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    tcount_reg[8]_i_1_n_5
    SLICE_X12Y52         FDRE                                         r  tcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[10]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.134     1.610    tcount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.475    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.114     1.754    tcount_reg_n_0_[14]
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  tcount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    tcount_reg[12]_i_1_n_5
    SLICE_X12Y53         FDRE                                         r  tcount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[14]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.134     1.609    tcount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.475    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.114     1.754    tcount_reg_n_0_[18]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  tcount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    tcount_reg[16]_i_1_n_5
    SLICE_X12Y54         FDRE                                         r  tcount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[18]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.134     1.609    tcount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  tcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tcount_reg[2]/Q
                         net (fo=2, routed)           0.126     1.766    tcount_reg_n_0_[2]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  tcount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    tcount_reg[0]_i_1_n_5
    SLICE_X12Y50         FDRE                                         r  tcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  tcount_reg[2]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.610    tcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 tcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tcount_reg[10]/Q
                         net (fo=1, routed)           0.114     1.755    tcount_reg_n_0_[10]
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.901 r  tcount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    tcount_reg[8]_i_1_n_4
    SLICE_X12Y52         FDRE                                         r  tcount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[11]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X12Y52         FDRE (Hold_fdre_C_D)         0.134     1.610    tcount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 tcount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.475    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  tcount_reg[14]/Q
                         net (fo=1, routed)           0.114     1.754    tcount_reg_n_0_[14]
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  tcount_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    tcount_reg[12]_i_1_n_4
    SLICE_X12Y53         FDRE                                         r  tcount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X12Y53         FDRE                                         r  tcount_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.134     1.609    tcount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 tcount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.475    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  tcount_reg[18]/Q
                         net (fo=1, routed)           0.114     1.754    tcount_reg_n_0_[18]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.900 r  tcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    tcount_reg[16]_i_1_n_4
    SLICE_X12Y54         FDRE                                         r  tcount_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.990    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  tcount_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.134     1.609    tcount_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 tcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz rise@0.000ns - clk_50MHz rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  tcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tcount_reg[2]/Q
                         net (fo=2, routed)           0.126     1.766    tcount_reg_n_0_[2]
    SLICE_X12Y50         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.912 r  tcount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.912    tcount_reg[0]_i_1_n_4
    SLICE_X12Y50         FDRE                                         r  tcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.991    clk_50MHz_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  tcount_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.610    tcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y51    dac_load_L_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X13Y51    dac_load_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y50    tcount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y52    tcount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y52    tcount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y53    tcount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y53    tcount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y53    tcount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y53    tcount_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_L_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_L_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_R_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y50    tcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y50    tcount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_L_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_L_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X13Y51    dac_load_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y50    tcount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y50    tcount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X12Y52    tcount_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.360ns  (logic 2.081ns (32.721%)  route 4.279ns (67.279%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          1.005     5.096    w1/tgen/sreg_reg[13]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.326     5.422 r  w1/tgen/sreg[11]_i_4/O
                         net (fo=1, routed)           0.814     6.236    w2/tgen/sreg_reg[11]_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I3_O)        0.124     6.360 r  w2/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     6.360    dac/D[11]
    SLICE_X9Y59          FDRE                                         r  dac/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.360ns  (logic 2.081ns (32.722%)  route 4.279ns (67.278%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.858     4.949    w1/tgen/sreg_reg[13]
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.326     5.275 r  w1/tgen/sreg[3]_i_4/O
                         net (fo=1, routed)           0.961     6.236    w2/tgen/sreg_reg[3]_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.124     6.360 r  w2/tgen/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.360    dac/D[3]
    SLICE_X10Y56         FDRE                                         r  dac/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 2.081ns (33.109%)  route 4.205ns (66.891%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.803     4.894    w1/tgen/sreg_reg[13]
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.326     5.220 r  w1/tgen/sreg[4]_i_4/O
                         net (fo=1, routed)           0.942     6.162    w2/tgen/sreg_reg[4]_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I3_O)        0.124     6.286 r  w2/tgen/sreg[4]_i_1/O
                         net (fo=1, routed)           0.000     6.286    dac/D[4]
    SLICE_X10Y55         FDRE                                         r  dac/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.267ns  (logic 2.081ns (33.209%)  route 4.186ns (66.791%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.954     5.045    w1/tgen/sreg_reg[13]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.326     5.371 r  w1/tgen/sreg[12]_i_4/O
                         net (fo=1, routed)           0.772     6.143    w2/tgen/sreg_reg[12]_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I3_O)        0.124     6.267 r  w2/tgen/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     6.267    dac/D[12]
    SLICE_X8Y59          FDRE                                         r  dac/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sreg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac_SDIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.166ns  (logic 4.053ns (65.728%)  route 2.113ns (34.272%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE                         0.000     0.000 r  dac/sreg_reg[15]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.524     0.524 r  dac/sreg_reg[15]/Q
                         net (fo=1, routed)           2.113     2.637    dac_SDIN_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.166 r  dac_SDIN_OBUF_inst/O
                         net (fo=0)                   0.000     6.166    dac_SDIN
    G17                                                               r  dac_SDIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 2.081ns (33.903%)  route 4.057ns (66.097%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.725     4.816    w1/tgen/sreg_reg[13]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.326     5.142 r  w1/tgen/sreg[8]_i_4/O
                         net (fo=1, routed)           0.872     6.014    w2/tgen/sreg_reg[8]_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I3_O)        0.124     6.138 r  w2/tgen/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000     6.138    dac/D[8]
    SLICE_X10Y58         FDRE                                         r  dac/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.015ns  (logic 2.081ns (34.597%)  route 3.934ns (65.403%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          1.155     5.246    w1/tgen/sreg_reg[13]
    SLICE_X10Y61         LUT6 (Prop_lut6_I1_O)        0.326     5.572 r  w1/tgen/sreg[13]_i_5/O
                         net (fo=1, routed)           0.319     5.891    w2/tgen/sreg_reg[13]_1
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.124     6.015 r  w2/tgen/sreg[13]_i_1/O
                         net (fo=1, routed)           0.000     6.015    dac/D[13]
    SLICE_X8Y60          FDRE                                         r  dac/sreg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.013ns  (logic 2.081ns (34.612%)  route 3.932ns (65.388%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.735     4.826    w1/tgen/sreg_reg[13]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.326     5.152 r  w1/tgen/sreg[9]_i_4/O
                         net (fo=1, routed)           0.736     5.889    w2/tgen/sreg_reg[9]_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I3_O)        0.124     6.013 r  w2/tgen/sreg[9]_i_1/O
                         net (fo=1, routed)           0.000     6.013    dac/D[9]
    SLICE_X9Y59          FDRE                                         r  dac/sreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.989ns  (logic 2.081ns (34.746%)  route 3.908ns (65.254%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          1.016     5.107    w1/tgen/sreg_reg[13]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.326     5.433 r  w1/tgen/sreg[10]_i_4/O
                         net (fo=1, routed)           0.432     5.865    w2/tgen/sreg_reg[10]_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I3_O)        0.124     5.989 r  w2/tgen/sreg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.989    dac/D[10]
    SLICE_X8Y59          FDRE                                         r  dac/sreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN0
                            (input port)
  Destination:            dac/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 2.081ns (35.562%)  route 3.771ns (64.438%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTN0 (IN)
                         net (fo=0)                   0.000     0.000    BTN0
    M18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 f  BTN0_IBUF_inst/O
                         net (fo=20, routed)          2.460     3.939    dac/BTN0_IBUF
    SLICE_X11Y57         LUT2 (Prop_lut2_I0_O)        0.152     4.091 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.512     4.603    w1/tgen/sreg_reg[13]
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.326     4.929 r  w1/tgen/sreg[6]_i_4/O
                         net (fo=1, routed)           0.799     5.728    w2/tgen/sreg_reg[6]_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I3_O)        0.124     5.852 r  w2/tgen/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.852    dac/D[6]
    SLICE_X10Y55         FDRE                                         r  dac/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/sreg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.212ns (56.518%)  route 0.163ns (43.482%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE                         0.000     0.000 r  dac/sreg_reg[14]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  dac/sreg_reg[14]/Q
                         net (fo=1, routed)           0.163     0.330    w1/tgen/sreg_reg[15]_0[1]
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.045     0.375 r  w1/tgen/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.375    dac/D[15]
    SLICE_X8Y60          FDRE                                         r  dac/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sreg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dac/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.236ns (62.260%)  route 0.143ns (37.740%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE                         0.000     0.000 r  dac/sreg_reg[11]/C
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  dac/sreg_reg[11]/Q
                         net (fo=1, routed)           0.091     0.237    dac/sreg[11]
    SLICE_X8Y59          LUT3 (Prop_lut3_I1_O)        0.045     0.282 f  dac/sreg[12]_i_2/O
                         net (fo=1, routed)           0.052     0.334    w2/tgen/sreg_reg[12]
    SLICE_X8Y59          LUT5 (Prop_lut5_I0_O)        0.045     0.379 r  w2/tgen/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.379    dac/D[12]
    SLICE_X8Y59          FDRE                                         r  dac/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w1/curr_pitch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w1/curr_pitch_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDRE                         0.000     0.000 r  w1/curr_pitch_reg[2]/C
    SLICE_X14Y57         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  w1/curr_pitch_reg[2]/Q
                         net (fo=5, routed)           0.090     0.254    w1/pitch[2]
    SLICE_X14Y57         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.383 r  w1/__6_carry/O[3]
                         net (fo=1, routed)           0.000     0.383    w1/curr_pitch[3]
    SLICE_X14Y57         FDRE                                         r  w1/curr_pitch_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/curr_pitch_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/curr_pitch_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE                         0.000     0.000 r  w2/curr_pitch_reg[4]/C
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  w2/curr_pitch_reg[4]/Q
                         net (fo=5, routed)           0.090     0.254    w2/pitch[4]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.383 r  w2/__6_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.383    w2/__6_carry__0_n_6
    SLICE_X8Y51          FDRE                                         r  w2/curr_pitch_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/curr_pitch_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/curr_pitch_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE                         0.000     0.000 r  w2/curr_pitch_reg[6]/C
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  w2/curr_pitch_reg[6]/Q
                         net (fo=5, routed)           0.090     0.254    w2/pitch[6]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.383 r  w2/__6_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.383    w2/__6_carry__0_n_4
    SLICE_X8Y51          FDRE                                         r  w2/curr_pitch_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/curr_pitch_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/curr_pitch_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE                         0.000     0.000 r  w2/curr_pitch_reg[2]/C
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  w2/curr_pitch_reg[2]/Q
                         net (fo=5, routed)           0.091     0.255    w2/pitch[2]
    SLICE_X8Y50          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  w2/__6_carry/O[3]
                         net (fo=1, routed)           0.000     0.384    w2/__6_carry_n_4
    SLICE_X8Y50          FDRE                                         r  w2/curr_pitch_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/tgen/count_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/tgen/count_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.344%)  route 0.134ns (34.656%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE                         0.000     0.000 r  w2/tgen/count_reg[14]/C
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  w2/tgen/count_reg[14]/Q
                         net (fo=17, routed)          0.134     0.275    w2/tgen/count_reg[14]
    SLICE_X9Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  w2/tgen/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    w2/tgen/count_reg[12]_i_1_n_5
    SLICE_X9Y55          FDRE                                         r  w2/tgen/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/curr_pitch_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/curr_pitch_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.322ns (82.544%)  route 0.068ns (17.456%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE                         0.000     0.000 r  w2/curr_pitch_reg[0]/C
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  w2/curr_pitch_reg[0]/Q
                         net (fo=3, routed)           0.068     0.232    w2/pitch[0]
    SLICE_X8Y50          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.390 r  w2/__6_carry/O[0]
                         net (fo=1, routed)           0.000     0.390    w2/__6_carry_n_7
    SLICE_X8Y50          FDRE                                         r  w2/curr_pitch_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/curr_pitch_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/curr_pitch_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.313ns (79.819%)  route 0.079ns (20.181%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE                         0.000     0.000 r  w2/curr_pitch_reg[1]/C
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  w2/curr_pitch_reg[1]/Q
                         net (fo=5, routed)           0.079     0.243    w2/pitch[1]
    SLICE_X8Y50          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.392 r  w2/__6_carry/O[2]
                         net (fo=1, routed)           0.000     0.392    w2/__6_carry_n_5
    SLICE_X8Y50          FDRE                                         r  w2/curr_pitch_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2/curr_pitch_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            w2/curr_pitch_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.313ns (79.806%)  route 0.079ns (20.194%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE                         0.000     0.000 r  w2/curr_pitch_reg[5]/C
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  w2/curr_pitch_reg[5]/Q
                         net (fo=5, routed)           0.079     0.243    w2/pitch[5]
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.392 r  w2/__6_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.392    w2/__6_carry__0_n_5
    SLICE_X8Y51          FDRE                                         r  w2/curr_pitch_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50MHz
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_LRCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.209ns  (logic 4.172ns (50.818%)  route 4.037ns (49.182%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  tcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[9]/Q
                         net (fo=3, routed)           1.109     6.735    dac_LRCK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.831 r  dac_LRCK_OBUF_BUFG_inst/O
                         net (fo=34, routed)          2.928     9.759    dac_LRCK_OBUF_BUFG
    D18                  OBUF (Prop_obuf_I_O)         3.558    13.316 r  dac_LRCK_OBUF_inst/O
                         net (fo=0)                   0.000    13.316    dac_LRCK
    D18                                                               r  dac_LRCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_MCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.251ns  (logic 4.437ns (61.190%)  route 2.814ns (38.810%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  tcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  tcount_reg[1]/Q
                         net (fo=3, routed)           0.444     6.069    tcount_reg_n_0_[1]
    SLICE_X13Y50         LUT1 (Prop_lut1_I0_O)        0.150     6.219 r  dac_MCLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.370     8.590    dac_MCLK_OBUF
    C17                  OBUF (Prop_obuf_I_O)         3.769    12.359 r  dac_MCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.359    dac_MCLK
    C17                                                               r  dac_MCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac_SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.770ns  (logic 4.082ns (60.294%)  route 2.688ns (39.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  tcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  tcount_reg[4]/Q
                         net (fo=20, routed)          2.688     8.314    dac_SCLK_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.564    11.878 r  dac_SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.878    dac_SCLK
    E18                                                               r  dac_SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 1.056ns (26.282%)  route 2.962ns (73.718%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  dac_load_L_reg/Q
                         net (fo=18, routed)          1.143     6.706    dac/dac_load_L
    SLICE_X11Y57         LUT2 (Prop_lut2_I1_O)        0.150     6.856 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          1.005     7.861    w1/tgen/sreg_reg[13]
    SLICE_X10Y60         LUT6 (Prop_lut6_I5_O)        0.326     8.187 r  w1/tgen/sreg[11]_i_4/O
                         net (fo=1, routed)           0.814     9.001    w2/tgen/sreg_reg[11]_0
    SLICE_X9Y59          LUT5 (Prop_lut5_I3_O)        0.124     9.125 r  w2/tgen/sreg[11]_i_1/O
                         net (fo=1, routed)           0.000     9.125    dac/D[11]
    SLICE_X9Y59          FDRE                                         r  dac/sreg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.018ns  (logic 1.056ns (26.283%)  route 2.962ns (73.717%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  dac_load_L_reg/Q
                         net (fo=18, routed)          1.143     6.706    dac/dac_load_L
    SLICE_X11Y57         LUT2 (Prop_lut2_I1_O)        0.150     6.856 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.858     7.714    w1/tgen/sreg_reg[13]
    SLICE_X11Y58         LUT6 (Prop_lut6_I5_O)        0.326     8.040 r  w1/tgen/sreg[3]_i_4/O
                         net (fo=1, routed)           0.961     9.001    w2/tgen/sreg_reg[3]_0
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.124     9.125 r  w2/tgen/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.125    dac/D[3]
    SLICE_X10Y56         FDRE                                         r  dac/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.943ns  (logic 1.056ns (26.779%)  route 2.887ns (73.221%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  dac_load_L_reg/Q
                         net (fo=18, routed)          1.143     6.706    dac/dac_load_L
    SLICE_X11Y57         LUT2 (Prop_lut2_I1_O)        0.150     6.856 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.803     7.659    w1/tgen/sreg_reg[13]
    SLICE_X10Y59         LUT6 (Prop_lut6_I5_O)        0.326     7.985 r  w1/tgen/sreg[4]_i_4/O
                         net (fo=1, routed)           0.942     8.927    w2/tgen/sreg_reg[4]_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I3_O)        0.124     9.051 r  w2/tgen/sreg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.051    dac/D[4]
    SLICE_X10Y55         FDRE                                         r  dac/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.925ns  (logic 1.056ns (26.908%)  route 2.869ns (73.092%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  dac_load_L_reg/Q
                         net (fo=18, routed)          1.143     6.706    dac/dac_load_L
    SLICE_X11Y57         LUT2 (Prop_lut2_I1_O)        0.150     6.856 f  dac/sreg[13]_i_7/O
                         net (fo=13, routed)          0.954     7.810    w1/tgen/sreg_reg[13]
    SLICE_X10Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.136 r  w1/tgen/sreg[12]_i_4/O
                         net (fo=1, routed)           0.772     8.908    w2/tgen/sreg_reg[12]_0
    SLICE_X8Y59          LUT5 (Prop_lut5_I3_O)        0.124     9.032 r  w2/tgen/sreg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.032    dac/D[12]
    SLICE_X8Y59          FDRE                                         r  dac/sreg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.910ns  (logic 0.940ns (24.041%)  route 2.970ns (75.959%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.563 f  dac_load_R_reg/Q
                         net (fo=18, routed)          1.471     7.034    w2/tgen/dac_load_R
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.153     7.187 r  w2/tgen/sreg[13]_i_3/O
                         net (fo=13, routed)          1.499     8.686    w2/tgen/sreg[13]_i_3_n_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I1_O)        0.331     9.017 r  w2/tgen/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000     9.017    dac/D[8]
    SLICE_X10Y58         FDRE                                         r  dac/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 0.940ns (24.121%)  route 2.957ns (75.879%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.563 f  dac_load_R_reg/Q
                         net (fo=18, routed)          1.471     7.034    w2/tgen/dac_load_R
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.153     7.187 r  w2/tgen/sreg[13]_i_3/O
                         net (fo=13, routed)          1.486     8.674    w2/tgen/sreg[13]_i_3_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I1_O)        0.331     9.005 r  w2/tgen/sreg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.005    dac/D[5]
    SLICE_X10Y57         FDRE                                         r  dac/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.676ns  (logic 0.704ns (19.152%)  route 2.972ns (80.848%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.556     5.107    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.456     5.563 r  dac_load_L_reg/Q
                         net (fo=18, routed)          1.638     7.202    w1/tgen/dac_load_L
    SLICE_X10Y58         LUT3 (Prop_lut3_I0_O)        0.124     7.326 r  w1/tgen/sreg[13]_i_6/O
                         net (fo=13, routed)          1.333     8.659    w2/tgen/sreg_reg[13]
    SLICE_X10Y54         LUT5 (Prop_lut5_I4_O)        0.124     8.783 r  w2/tgen/sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.783    dac/D[2]
    SLICE_X10Y54         FDRE                                         r  dac/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.231ns (39.654%)  route 0.352ns (60.346%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dac_load_L_reg/Q
                         net (fo=18, routed)          0.208     1.826    dac/dac_load_L
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.871 f  dac/sreg[2]_i_2/O
                         net (fo=1, routed)           0.143     2.014    w2/tgen/sreg_reg[2]
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.045     2.059 r  w2/tgen/sreg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.059    dac/D[2]
    SLICE_X10Y54         FDRE                                         r  dac/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.231ns (36.947%)  route 0.394ns (63.053%))
  Logic Levels:           1  (MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dac_load_L_reg/Q
                         net (fo=18, routed)          0.394     2.012    w2/tgen/dac_load_L
    SLICE_X10Y57         MUXF7 (Prop_muxf7_S_O)       0.090     2.102 r  w2/tgen/sreg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    dac/D[0]
    SLICE_X10Y57         FDRE                                         r  dac/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.759ns  (logic 0.231ns (30.435%)  route 0.528ns (69.565%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dac_load_L_reg/Q
                         net (fo=18, routed)          0.366     1.983    dac/dac_load_L
    SLICE_X11Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.028 f  dac/sreg[4]_i_2/O
                         net (fo=1, routed)           0.162     2.190    w2/tgen/sreg_reg[4]
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.045     2.235 r  w2/tgen/sreg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.235    dac/D[4]
    SLICE_X10Y55         FDRE                                         r  dac/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.186ns (23.698%)  route 0.599ns (76.302%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dac_load_R_reg/Q
                         net (fo=18, routed)          0.599     2.216    w1/tgen/dac_load_R
    SLICE_X8Y60          LUT5 (Prop_lut5_I3_O)        0.045     2.261 r  w1/tgen/sreg[14]_i_1/O
                         net (fo=1, routed)           0.000     2.261    dac/D[14]
    SLICE_X8Y60          FDRE                                         r  dac/sreg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.787ns  (logic 0.231ns (29.344%)  route 0.556ns (70.656%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dac_load_R_reg/Q
                         net (fo=18, routed)          0.465     2.082    dac/dac_load_R
    SLICE_X10Y58         LUT3 (Prop_lut3_I2_O)        0.045     2.127 f  dac/sreg[8]_i_2/O
                         net (fo=1, routed)           0.091     2.219    w2/tgen/sreg_reg[8]
    SLICE_X10Y58         LUT5 (Prop_lut5_I0_O)        0.045     2.264 r  w2/tgen/sreg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.264    dac/D[8]
    SLICE_X10Y58         FDRE                                         r  dac/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.186ns (23.578%)  route 0.603ns (76.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dac_load_R_reg/Q
                         net (fo=18, routed)          0.603     2.220    w1/tgen/dac_load_R
    SLICE_X8Y60          LUT5 (Prop_lut5_I2_O)        0.045     2.265 r  w1/tgen/sreg[15]_i_1/O
                         net (fo=1, routed)           0.000     2.265    dac/D[15]
    SLICE_X8Y60          FDRE                                         r  dac/sreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.231ns (28.686%)  route 0.574ns (71.314%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dac_load_L_reg/Q
                         net (fo=18, routed)          0.434     2.051    dac/dac_load_L
    SLICE_X11Y57         LUT3 (Prop_lut3_I0_O)        0.045     2.096 f  dac/sreg[1]_i_2/O
                         net (fo=1, routed)           0.140     2.237    w2/tgen/sreg_reg[1]
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.045     2.282 r  w2/tgen/sreg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.282    dac/D[1]
    SLICE_X10Y56         FDRE                                         r  dac/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.824ns  (logic 0.231ns (28.051%)  route 0.593ns (71.949%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dac_load_R_reg/Q
                         net (fo=18, routed)          0.367     1.985    dac/dac_load_R
    SLICE_X10Y55         LUT3 (Prop_lut3_I2_O)        0.045     2.030 f  dac/sreg[6]_i_2/O
                         net (fo=1, routed)           0.225     2.255    w2/tgen/sreg_reg[6]
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.045     2.300 r  w2/tgen/sreg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.300    dac/D[6]
    SLICE_X10Y55         FDRE                                         r  dac/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.300ns (35.428%)  route 0.547ns (64.572%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dac_load_L_reg/Q
                         net (fo=18, routed)          0.208     1.826    dac/dac_load_L
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.048     1.874 f  dac/sreg[3]_i_2/O
                         net (fo=1, routed)           0.339     2.212    w2/tgen/sreg_reg[3]
    SLICE_X10Y56         LUT5 (Prop_lut5_I0_O)        0.111     2.323 r  w2/tgen/sreg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.323    dac/D[3]
    SLICE_X10Y56         FDRE                                         r  dac/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac_load_L_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dac/sreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.858ns  (logic 0.290ns (33.810%)  route 0.568ns (66.190%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_50MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.476    clk_50MHz_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  dac_load_L_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dac_load_L_reg/Q
                         net (fo=18, routed)          0.366     1.983    dac/dac_load_L
    SLICE_X11Y55         LUT3 (Prop_lut3_I0_O)        0.042     2.025 f  dac/sreg[5]_i_2/O
                         net (fo=1, routed)           0.202     2.227    w2/tgen/sreg_reg[5]
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.107     2.334 r  w2/tgen/sreg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.334    dac/D[5]
    SLICE_X10Y57         FDRE                                         r  dac/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------





