

================================================================
== Vivado HLS Report for 'mmult_hw'
================================================================
* Date:           Sat Apr  9 11:40:51 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_mmult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5336|  5336|  5336|  5336|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  5334|  5334|         7|          1|          1|  5329|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	9  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	2  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_72), !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_71), !map !14"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_70), !map !20"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_69), !map !26"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_68), !map !32"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_67), !map !38"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_66), !map !44"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_65), !map !50"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_64), !map !56"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_63), !map !62"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_62), !map !68"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_61), !map !74"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_60), !map !80"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_59), !map !86"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_58), !map !92"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_57), !map !98"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_56), !map !104"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_55), !map !110"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_54), !map !116"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_53), !map !122"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_52), !map !128"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_51), !map !134"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_50), !map !140"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_49), !map !146"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_48), !map !152"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_47), !map !158"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_46), !map !164"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_45), !map !170"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_44), !map !176"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_43), !map !182"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_42), !map !188"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_41), !map !194"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_40), !map !200"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_39), !map !206"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_38), !map !212"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_37), !map !218"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_36), !map !224"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_35), !map !230"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_34), !map !236"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_33), !map !242"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_32), !map !248"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_31), !map !254"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_30), !map !260"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_29), !map !266"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_28), !map !272"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_27), !map !278"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_26), !map !284"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_25), !map !290"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_24), !map !296"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_23), !map !302"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_22), !map !308"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_21), !map !314"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_20), !map !320"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_19), !map !326"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_18), !map !332"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_17), !map !338"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_16), !map !344"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_15), !map !350"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_14), !map !356"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_13), !map !362"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_12), !map !368"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_11), !map !374"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_10), !map !380"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_9), !map !386"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_8), !map !392"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_7), !map !398"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_6), !map !404"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_5), !map !410"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_4), !map !416"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_3), !map !422"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_2), !map !428"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_1), !map !434"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i32]* %a_0), !map !440"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([73 x i2336]* %b), !map !446"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5329 x i32]* %out_r), !map !739"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @mmult_hw_str) nounwind"   --->   Operation 85 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.76ns)   --->   "br label %1" [mmult_accel.cpp:13]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.11>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 87 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%ia = phi i7 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [mmult_accel.cpp:19]   --->   Operation 88 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%ib = phi i7 [ 0, %0 ], [ %ib_1, %.reset ]"   --->   Operation 89 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.09ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -2863"   --->   Operation 90 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5329, i64 5329, i64 5329)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.67ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Operation 92 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.87ns)   --->   "%ia_1 = add i7 1, %ia" [mmult_accel.cpp:13]   --->   Operation 94 'add' 'ia_1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %ib, -55" [mmult_accel.cpp:14]   --->   Operation 95 'icmp' 'exitcond' <Predicate = (!exitcond_flatten)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.99ns)   --->   "%ib_mid2 = select i1 %exitcond, i7 0, i7 %ib" [mmult_accel.cpp:14]   --->   Operation 96 'select' 'ib_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.99ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i7 %ia_1, i7 %ia" [mmult_accel.cpp:19]   --->   Operation 97 'select' 'tmp_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_mid2 = zext i7 %tmp_mid2_v to i64" [mmult_accel.cpp:19]   --->   Operation 98 'zext' 'tmp_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = zext i7 %ib_mid2 to i64" [mmult_accel.cpp:19]   --->   Operation 99 'zext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [73 x i2336]* %b, i64 0, i64 %tmp_2" [mmult_accel.cpp:19]   --->   Operation 100 'getelementptr' 'b_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (3.25ns)   --->   "%b_load = load i2336* %b_addr, align 8" [mmult_accel.cpp:19]   --->   Operation 101 'load' 'b_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%a_70_addr = getelementptr [73 x i32]* %a_70, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 102 'getelementptr' 'a_70_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%a_70_load = load i32* %a_70_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 103 'load' 'a_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%a_71_addr = getelementptr [73 x i32]* %a_71, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 104 'getelementptr' 'a_71_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%a_71_load = load i32* %a_71_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 105 'load' 'a_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%a_72_addr = getelementptr [73 x i32]* %a_72, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 106 'getelementptr' 'a_72_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%a_72_load = load i32* %a_72_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 107 'load' 'a_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_2 : Operation 108 [1/1] (1.87ns)   --->   "%ib_1 = add i7 1, %ib_mid2" [mmult_accel.cpp:14]   --->   Operation 108 'add' 'ib_1' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 109 [1/2] (3.25ns)   --->   "%b_load = load i2336* %b_addr, align 8" [mmult_accel.cpp:19]   --->   Operation 109 'load' 'b_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i2336 %b_load to i32" [mmult_accel.cpp:19]   --->   Operation 110 'trunc' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 32, i32 63)" [mmult_accel.cpp:19]   --->   Operation 111 'partselect' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr [73 x i32]* %a_2, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 112 'getelementptr' 'a_2_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (3.25ns)   --->   "%a_2_load = load i32* %a_2_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 113 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 64, i32 95)" [mmult_accel.cpp:19]   --->   Operation 114 'partselect' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%a_3_addr = getelementptr [73 x i32]* %a_3, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 115 'getelementptr' 'a_3_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (3.25ns)   --->   "%a_3_load = load i32* %a_3_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 116 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 96, i32 127)" [mmult_accel.cpp:19]   --->   Operation 117 'partselect' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 128, i32 159)" [mmult_accel.cpp:19]   --->   Operation 118 'partselect' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 160, i32 191)" [mmult_accel.cpp:19]   --->   Operation 119 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%a_6_addr = getelementptr [73 x i32]* %a_6, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 120 'getelementptr' 'a_6_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (3.25ns)   --->   "%a_6_load = load i32* %a_6_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 121 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 192, i32 223)" [mmult_accel.cpp:19]   --->   Operation 122 'partselect' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%a_7_addr = getelementptr [73 x i32]* %a_7, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 123 'getelementptr' 'a_7_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 124 [2/2] (3.25ns)   --->   "%a_7_load = load i32* %a_7_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 124 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 224, i32 255)" [mmult_accel.cpp:19]   --->   Operation 125 'partselect' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%a_8_addr = getelementptr [73 x i32]* %a_8, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 126 'getelementptr' 'a_8_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (3.25ns)   --->   "%a_8_load = load i32* %a_8_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 127 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 256, i32 287)" [mmult_accel.cpp:19]   --->   Operation 128 'partselect' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%a_9_addr = getelementptr [73 x i32]* %a_9, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 129 'getelementptr' 'a_9_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%a_9_load = load i32* %a_9_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 130 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 288, i32 319)" [mmult_accel.cpp:19]   --->   Operation 131 'partselect' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%a_10_addr = getelementptr [73 x i32]* %a_10, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 132 'getelementptr' 'a_10_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (3.25ns)   --->   "%a_10_load = load i32* %a_10_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 133 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 320, i32 351)" [mmult_accel.cpp:19]   --->   Operation 134 'partselect' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%a_11_addr = getelementptr [73 x i32]* %a_11, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 135 'getelementptr' 'a_11_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 136 [2/2] (3.25ns)   --->   "%a_11_load = load i32* %a_11_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 136 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 352, i32 383)" [mmult_accel.cpp:19]   --->   Operation 137 'partselect' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%a_12_addr = getelementptr [73 x i32]* %a_12, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 138 'getelementptr' 'a_12_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 139 [2/2] (3.25ns)   --->   "%a_12_load = load i32* %a_12_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 139 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 384, i32 415)" [mmult_accel.cpp:19]   --->   Operation 140 'partselect' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%a_13_addr = getelementptr [73 x i32]* %a_13, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 141 'getelementptr' 'a_13_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 142 [2/2] (3.25ns)   --->   "%a_13_load = load i32* %a_13_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 142 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 416, i32 447)" [mmult_accel.cpp:19]   --->   Operation 143 'partselect' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%a_14_addr = getelementptr [73 x i32]* %a_14, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 144 'getelementptr' 'a_14_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 145 [2/2] (3.25ns)   --->   "%a_14_load = load i32* %a_14_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 145 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 448, i32 479)" [mmult_accel.cpp:19]   --->   Operation 146 'partselect' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%a_15_addr = getelementptr [73 x i32]* %a_15, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 147 'getelementptr' 'a_15_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 148 [2/2] (3.25ns)   --->   "%a_15_load = load i32* %a_15_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 148 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 480, i32 511)" [mmult_accel.cpp:19]   --->   Operation 149 'partselect' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%a_16_addr = getelementptr [73 x i32]* %a_16, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 150 'getelementptr' 'a_16_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 151 [2/2] (3.25ns)   --->   "%a_16_load = load i32* %a_16_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 151 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 512, i32 543)" [mmult_accel.cpp:19]   --->   Operation 152 'partselect' 'tmp_20' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%a_17_addr = getelementptr [73 x i32]* %a_17, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 153 'getelementptr' 'a_17_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%a_17_load = load i32* %a_17_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 154 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 544, i32 575)" [mmult_accel.cpp:19]   --->   Operation 155 'partselect' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 576, i32 607)" [mmult_accel.cpp:19]   --->   Operation 156 'partselect' 'tmp_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 608, i32 639)" [mmult_accel.cpp:19]   --->   Operation 157 'partselect' 'tmp_23' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%a_20_addr = getelementptr [73 x i32]* %a_20, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 158 'getelementptr' 'a_20_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 159 [2/2] (3.25ns)   --->   "%a_20_load = load i32* %a_20_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 159 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 640, i32 671)" [mmult_accel.cpp:19]   --->   Operation 160 'partselect' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%a_21_addr = getelementptr [73 x i32]* %a_21, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 161 'getelementptr' 'a_21_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (3.25ns)   --->   "%a_21_load = load i32* %a_21_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 162 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 672, i32 703)" [mmult_accel.cpp:19]   --->   Operation 163 'partselect' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 704, i32 735)" [mmult_accel.cpp:19]   --->   Operation 164 'partselect' 'tmp_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 736, i32 767)" [mmult_accel.cpp:19]   --->   Operation 165 'partselect' 'tmp_27' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%a_24_addr = getelementptr [73 x i32]* %a_24, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 166 'getelementptr' 'a_24_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 167 [2/2] (3.25ns)   --->   "%a_24_load = load i32* %a_24_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 167 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 768, i32 799)" [mmult_accel.cpp:19]   --->   Operation 168 'partselect' 'tmp_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%a_25_addr = getelementptr [73 x i32]* %a_25, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 169 'getelementptr' 'a_25_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (3.25ns)   --->   "%a_25_load = load i32* %a_25_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 170 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 800, i32 831)" [mmult_accel.cpp:19]   --->   Operation 171 'partselect' 'tmp_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%a_26_addr = getelementptr [73 x i32]* %a_26, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 172 'getelementptr' 'a_26_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 173 [2/2] (3.25ns)   --->   "%a_26_load = load i32* %a_26_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 173 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 832, i32 863)" [mmult_accel.cpp:19]   --->   Operation 174 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%a_27_addr = getelementptr [73 x i32]* %a_27, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 175 'getelementptr' 'a_27_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (3.25ns)   --->   "%a_27_load = load i32* %a_27_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 176 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_31 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 864, i32 895)" [mmult_accel.cpp:19]   --->   Operation 177 'partselect' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%a_28_addr = getelementptr [73 x i32]* %a_28, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 178 'getelementptr' 'a_28_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (3.25ns)   --->   "%a_28_load = load i32* %a_28_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 179 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 896, i32 927)" [mmult_accel.cpp:19]   --->   Operation 180 'partselect' 'tmp_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%a_29_addr = getelementptr [73 x i32]* %a_29, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 181 'getelementptr' 'a_29_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (3.25ns)   --->   "%a_29_load = load i32* %a_29_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 182 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 928, i32 959)" [mmult_accel.cpp:19]   --->   Operation 183 'partselect' 'tmp_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%a_30_addr = getelementptr [73 x i32]* %a_30, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 184 'getelementptr' 'a_30_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (3.25ns)   --->   "%a_30_load = load i32* %a_30_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 185 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 960, i32 991)" [mmult_accel.cpp:19]   --->   Operation 186 'partselect' 'tmp_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%a_31_addr = getelementptr [73 x i32]* %a_31, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 187 'getelementptr' 'a_31_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (3.25ns)   --->   "%a_31_load = load i32* %a_31_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 188 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 992, i32 1023)" [mmult_accel.cpp:19]   --->   Operation 189 'partselect' 'tmp_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%a_32_addr = getelementptr [73 x i32]* %a_32, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 190 'getelementptr' 'a_32_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 191 [2/2] (3.25ns)   --->   "%a_32_load = load i32* %a_32_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 191 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1024, i32 1055)" [mmult_accel.cpp:19]   --->   Operation 192 'partselect' 'tmp_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%a_33_addr = getelementptr [73 x i32]* %a_33, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 193 'getelementptr' 'a_33_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 194 [2/2] (3.25ns)   --->   "%a_33_load = load i32* %a_33_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 194 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1056, i32 1087)" [mmult_accel.cpp:19]   --->   Operation 195 'partselect' 'tmp_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%a_34_addr = getelementptr [73 x i32]* %a_34, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 196 'getelementptr' 'a_34_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 197 [2/2] (3.25ns)   --->   "%a_34_load = load i32* %a_34_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 197 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1088, i32 1119)" [mmult_accel.cpp:19]   --->   Operation 198 'partselect' 'tmp_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%a_35_addr = getelementptr [73 x i32]* %a_35, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 199 'getelementptr' 'a_35_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 200 [2/2] (3.25ns)   --->   "%a_35_load = load i32* %a_35_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 200 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1120, i32 1151)" [mmult_accel.cpp:19]   --->   Operation 201 'partselect' 'tmp_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%a_36_addr = getelementptr [73 x i32]* %a_36, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 202 'getelementptr' 'a_36_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 203 [2/2] (3.25ns)   --->   "%a_36_load = load i32* %a_36_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 203 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1152, i32 1183)" [mmult_accel.cpp:19]   --->   Operation 204 'partselect' 'tmp_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%a_37_addr = getelementptr [73 x i32]* %a_37, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 205 'getelementptr' 'a_37_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (3.25ns)   --->   "%a_37_load = load i32* %a_37_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 206 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1184, i32 1215)" [mmult_accel.cpp:19]   --->   Operation 207 'partselect' 'tmp_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%a_38_addr = getelementptr [73 x i32]* %a_38, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 208 'getelementptr' 'a_38_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 209 [2/2] (3.25ns)   --->   "%a_38_load = load i32* %a_38_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 209 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1216, i32 1247)" [mmult_accel.cpp:19]   --->   Operation 210 'partselect' 'tmp_42' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%a_39_addr = getelementptr [73 x i32]* %a_39, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 211 'getelementptr' 'a_39_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (3.25ns)   --->   "%a_39_load = load i32* %a_39_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 212 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1248, i32 1279)" [mmult_accel.cpp:19]   --->   Operation 213 'partselect' 'tmp_43' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%a_40_addr = getelementptr [73 x i32]* %a_40, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 214 'getelementptr' 'a_40_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 215 [2/2] (3.25ns)   --->   "%a_40_load = load i32* %a_40_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 215 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1280, i32 1311)" [mmult_accel.cpp:19]   --->   Operation 216 'partselect' 'tmp_44' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%a_41_addr = getelementptr [73 x i32]* %a_41, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 217 'getelementptr' 'a_41_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (3.25ns)   --->   "%a_41_load = load i32* %a_41_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 218 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1312, i32 1343)" [mmult_accel.cpp:19]   --->   Operation 219 'partselect' 'tmp_45' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%a_42_addr = getelementptr [73 x i32]* %a_42, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 220 'getelementptr' 'a_42_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 221 [2/2] (3.25ns)   --->   "%a_42_load = load i32* %a_42_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 221 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1344, i32 1375)" [mmult_accel.cpp:19]   --->   Operation 222 'partselect' 'tmp_46' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%a_43_addr = getelementptr [73 x i32]* %a_43, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 223 'getelementptr' 'a_43_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 224 [2/2] (3.25ns)   --->   "%a_43_load = load i32* %a_43_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 224 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1376, i32 1407)" [mmult_accel.cpp:19]   --->   Operation 225 'partselect' 'tmp_47' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%a_44_addr = getelementptr [73 x i32]* %a_44, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 226 'getelementptr' 'a_44_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 227 [2/2] (3.25ns)   --->   "%a_44_load = load i32* %a_44_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 227 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1408, i32 1439)" [mmult_accel.cpp:19]   --->   Operation 228 'partselect' 'tmp_48' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%a_45_addr = getelementptr [73 x i32]* %a_45, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 229 'getelementptr' 'a_45_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%a_45_load = load i32* %a_45_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 230 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1440, i32 1471)" [mmult_accel.cpp:19]   --->   Operation 231 'partselect' 'tmp_49' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%a_46_addr = getelementptr [73 x i32]* %a_46, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 232 'getelementptr' 'a_46_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 233 [2/2] (3.25ns)   --->   "%a_46_load = load i32* %a_46_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 233 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1472, i32 1503)" [mmult_accel.cpp:19]   --->   Operation 234 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%a_47_addr = getelementptr [73 x i32]* %a_47, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 235 'getelementptr' 'a_47_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 236 [2/2] (3.25ns)   --->   "%a_47_load = load i32* %a_47_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 236 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1504, i32 1535)" [mmult_accel.cpp:19]   --->   Operation 237 'partselect' 'tmp_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%a_48_addr = getelementptr [73 x i32]* %a_48, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 238 'getelementptr' 'a_48_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 239 [2/2] (3.25ns)   --->   "%a_48_load = load i32* %a_48_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 239 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1536, i32 1567)" [mmult_accel.cpp:19]   --->   Operation 240 'partselect' 'tmp_52' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%a_49_addr = getelementptr [73 x i32]* %a_49, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 241 'getelementptr' 'a_49_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 242 [2/2] (3.25ns)   --->   "%a_49_load = load i32* %a_49_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 242 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1568, i32 1599)" [mmult_accel.cpp:19]   --->   Operation 243 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%a_50_addr = getelementptr [73 x i32]* %a_50, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 244 'getelementptr' 'a_50_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 245 [2/2] (3.25ns)   --->   "%a_50_load = load i32* %a_50_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 245 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1600, i32 1631)" [mmult_accel.cpp:19]   --->   Operation 246 'partselect' 'tmp_54' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%a_51_addr = getelementptr [73 x i32]* %a_51, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 247 'getelementptr' 'a_51_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 248 [2/2] (3.25ns)   --->   "%a_51_load = load i32* %a_51_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 248 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1632, i32 1663)" [mmult_accel.cpp:19]   --->   Operation 249 'partselect' 'tmp_55' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%a_52_addr = getelementptr [73 x i32]* %a_52, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 250 'getelementptr' 'a_52_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 251 [2/2] (3.25ns)   --->   "%a_52_load = load i32* %a_52_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 251 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1664, i32 1695)" [mmult_accel.cpp:19]   --->   Operation 252 'partselect' 'tmp_56' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%a_53_addr = getelementptr [73 x i32]* %a_53, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 253 'getelementptr' 'a_53_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 254 [2/2] (3.25ns)   --->   "%a_53_load = load i32* %a_53_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 254 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1696, i32 1727)" [mmult_accel.cpp:19]   --->   Operation 255 'partselect' 'tmp_57' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%a_54_addr = getelementptr [73 x i32]* %a_54, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 256 'getelementptr' 'a_54_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 257 [2/2] (3.25ns)   --->   "%a_54_load = load i32* %a_54_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 257 'load' 'a_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1728, i32 1759)" [mmult_accel.cpp:19]   --->   Operation 258 'partselect' 'tmp_58' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%a_55_addr = getelementptr [73 x i32]* %a_55, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 259 'getelementptr' 'a_55_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 260 [2/2] (3.25ns)   --->   "%a_55_load = load i32* %a_55_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 260 'load' 'a_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1760, i32 1791)" [mmult_accel.cpp:19]   --->   Operation 261 'partselect' 'tmp_59' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%a_56_addr = getelementptr [73 x i32]* %a_56, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 262 'getelementptr' 'a_56_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 263 [2/2] (3.25ns)   --->   "%a_56_load = load i32* %a_56_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 263 'load' 'a_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1792, i32 1823)" [mmult_accel.cpp:19]   --->   Operation 264 'partselect' 'tmp_60' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%a_57_addr = getelementptr [73 x i32]* %a_57, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 265 'getelementptr' 'a_57_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 266 [2/2] (3.25ns)   --->   "%a_57_load = load i32* %a_57_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 266 'load' 'a_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1824, i32 1855)" [mmult_accel.cpp:19]   --->   Operation 267 'partselect' 'tmp_61' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%a_58_addr = getelementptr [73 x i32]* %a_58, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 268 'getelementptr' 'a_58_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 269 [2/2] (3.25ns)   --->   "%a_58_load = load i32* %a_58_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 269 'load' 'a_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1856, i32 1887)" [mmult_accel.cpp:19]   --->   Operation 270 'partselect' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%a_59_addr = getelementptr [73 x i32]* %a_59, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 271 'getelementptr' 'a_59_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 272 [2/2] (3.25ns)   --->   "%a_59_load = load i32* %a_59_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 272 'load' 'a_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_63 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1888, i32 1919)" [mmult_accel.cpp:19]   --->   Operation 273 'partselect' 'tmp_63' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%a_60_addr = getelementptr [73 x i32]* %a_60, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 274 'getelementptr' 'a_60_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 275 [2/2] (3.25ns)   --->   "%a_60_load = load i32* %a_60_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 275 'load' 'a_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_64 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1920, i32 1951)" [mmult_accel.cpp:19]   --->   Operation 276 'partselect' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%a_61_addr = getelementptr [73 x i32]* %a_61, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 277 'getelementptr' 'a_61_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 278 [2/2] (3.25ns)   --->   "%a_61_load = load i32* %a_61_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 278 'load' 'a_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1952, i32 1983)" [mmult_accel.cpp:19]   --->   Operation 279 'partselect' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%a_62_addr = getelementptr [73 x i32]* %a_62, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 280 'getelementptr' 'a_62_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 281 [2/2] (3.25ns)   --->   "%a_62_load = load i32* %a_62_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 281 'load' 'a_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 1984, i32 2015)" [mmult_accel.cpp:19]   --->   Operation 282 'partselect' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%a_63_addr = getelementptr [73 x i32]* %a_63, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 283 'getelementptr' 'a_63_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 284 [2/2] (3.25ns)   --->   "%a_63_load = load i32* %a_63_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 284 'load' 'a_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2016, i32 2047)" [mmult_accel.cpp:19]   --->   Operation 285 'partselect' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%a_64_addr = getelementptr [73 x i32]* %a_64, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 286 'getelementptr' 'a_64_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (3.25ns)   --->   "%a_64_load = load i32* %a_64_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 287 'load' 'a_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2048, i32 2079)" [mmult_accel.cpp:19]   --->   Operation 288 'partselect' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%a_65_addr = getelementptr [73 x i32]* %a_65, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 289 'getelementptr' 'a_65_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 290 [2/2] (3.25ns)   --->   "%a_65_load = load i32* %a_65_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 290 'load' 'a_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2080, i32 2111)" [mmult_accel.cpp:19]   --->   Operation 291 'partselect' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%a_66_addr = getelementptr [73 x i32]* %a_66, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 292 'getelementptr' 'a_66_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 293 [2/2] (3.25ns)   --->   "%a_66_load = load i32* %a_66_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 293 'load' 'a_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_70 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2112, i32 2143)" [mmult_accel.cpp:19]   --->   Operation 294 'partselect' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%a_67_addr = getelementptr [73 x i32]* %a_67, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 295 'getelementptr' 'a_67_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 296 [2/2] (3.25ns)   --->   "%a_67_load = load i32* %a_67_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 296 'load' 'a_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_71 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2144, i32 2175)" [mmult_accel.cpp:19]   --->   Operation 297 'partselect' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%a_68_addr = getelementptr [73 x i32]* %a_68, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 298 'getelementptr' 'a_68_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 299 [2/2] (3.25ns)   --->   "%a_68_load = load i32* %a_68_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 299 'load' 'a_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_72 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2176, i32 2207)" [mmult_accel.cpp:19]   --->   Operation 300 'partselect' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%a_69_addr = getelementptr [73 x i32]* %a_69, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 301 'getelementptr' 'a_69_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 302 [2/2] (3.25ns)   --->   "%a_69_load = load i32* %a_69_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 302 'load' 'a_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_73 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2208, i32 2239)" [mmult_accel.cpp:19]   --->   Operation 303 'partselect' 'tmp_73' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 304 [1/2] (3.25ns)   --->   "%a_70_load = load i32* %a_70_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 304 'load' 'a_70_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2240, i32 2271)" [mmult_accel.cpp:19]   --->   Operation 305 'partselect' 'tmp_74' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 306 [1/2] (3.25ns)   --->   "%a_71_load = load i32* %a_71_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 306 'load' 'a_71_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2272, i32 2303)" [mmult_accel.cpp:19]   --->   Operation 307 'partselect' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 308 [1/2] (3.25ns)   --->   "%a_72_load = load i32* %a_72_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 308 'load' 'a_72_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 @_ssdm_op_PartSelect.i32.i2336.i32.i32(i2336 %b_load, i32 2304, i32 2335)" [mmult_accel.cpp:19]   --->   Operation 309 'partselect' 'tmp_76' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr [73 x i32]* %a_0, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 310 'getelementptr' 'a_0_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 311 [2/2] (3.25ns)   --->   "%a_0_load = load i32* %a_0_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 311 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr [73 x i32]* %a_1, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 312 'getelementptr' 'a_1_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 313 [2/2] (3.25ns)   --->   "%a_1_load = load i32* %a_1_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 313 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 314 [1/2] (3.25ns)   --->   "%a_2_load = load i32* %a_2_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 314 'load' 'a_2_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 315 [1/2] (3.25ns)   --->   "%a_3_load = load i32* %a_3_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 315 'load' 'a_3_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%a_4_addr = getelementptr [73 x i32]* %a_4, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 316 'getelementptr' 'a_4_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 317 [2/2] (3.25ns)   --->   "%a_4_load = load i32* %a_4_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 317 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%a_5_addr = getelementptr [73 x i32]* %a_5, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 318 'getelementptr' 'a_5_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 319 [2/2] (3.25ns)   --->   "%a_5_load = load i32* %a_5_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 319 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 320 [1/2] (3.25ns)   --->   "%a_6_load = load i32* %a_6_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 320 'load' 'a_6_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 321 [1/2] (3.25ns)   --->   "%a_7_load = load i32* %a_7_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 321 'load' 'a_7_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 322 [1/2] (3.25ns)   --->   "%a_8_load = load i32* %a_8_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 322 'load' 'a_8_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 323 [1/2] (3.25ns)   --->   "%a_9_load = load i32* %a_9_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 323 'load' 'a_9_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 324 [1/2] (3.25ns)   --->   "%a_10_load = load i32* %a_10_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 324 'load' 'a_10_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 325 [1/2] (3.25ns)   --->   "%a_11_load = load i32* %a_11_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 325 'load' 'a_11_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 326 [1/2] (3.25ns)   --->   "%a_12_load = load i32* %a_12_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 326 'load' 'a_12_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 327 [1/2] (3.25ns)   --->   "%a_13_load = load i32* %a_13_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 327 'load' 'a_13_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 328 [1/2] (3.25ns)   --->   "%a_14_load = load i32* %a_14_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 328 'load' 'a_14_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 329 [1/2] (3.25ns)   --->   "%a_15_load = load i32* %a_15_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 329 'load' 'a_15_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 330 [1/2] (3.25ns)   --->   "%a_16_load = load i32* %a_16_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 330 'load' 'a_16_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 331 [1/2] (3.25ns)   --->   "%a_17_load = load i32* %a_17_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 331 'load' 'a_17_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%a_18_addr = getelementptr [73 x i32]* %a_18, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 332 'getelementptr' 'a_18_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 333 [2/2] (3.25ns)   --->   "%a_18_load = load i32* %a_18_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 333 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%a_19_addr = getelementptr [73 x i32]* %a_19, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 334 'getelementptr' 'a_19_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 335 [2/2] (3.25ns)   --->   "%a_19_load = load i32* %a_19_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 335 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 336 [1/2] (3.25ns)   --->   "%a_20_load = load i32* %a_20_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 336 'load' 'a_20_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 337 [1/2] (3.25ns)   --->   "%a_21_load = load i32* %a_21_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 337 'load' 'a_21_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%a_22_addr = getelementptr [73 x i32]* %a_22, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 338 'getelementptr' 'a_22_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 339 [2/2] (3.25ns)   --->   "%a_22_load = load i32* %a_22_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 339 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%a_23_addr = getelementptr [73 x i32]* %a_23, i64 0, i64 %tmp_mid2" [mmult_accel.cpp:19]   --->   Operation 340 'getelementptr' 'a_23_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 341 [2/2] (3.25ns)   --->   "%a_23_load = load i32* %a_23_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 341 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 342 [1/2] (3.25ns)   --->   "%a_24_load = load i32* %a_24_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 342 'load' 'a_24_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 343 [1/2] (3.25ns)   --->   "%a_25_load = load i32* %a_25_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 343 'load' 'a_25_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 344 [1/2] (3.25ns)   --->   "%a_26_load = load i32* %a_26_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 344 'load' 'a_26_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 345 [1/2] (3.25ns)   --->   "%a_27_load = load i32* %a_27_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 345 'load' 'a_27_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 346 [1/2] (3.25ns)   --->   "%a_28_load = load i32* %a_28_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 346 'load' 'a_28_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 347 [1/2] (3.25ns)   --->   "%a_29_load = load i32* %a_29_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 347 'load' 'a_29_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 348 [1/2] (3.25ns)   --->   "%a_30_load = load i32* %a_30_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 348 'load' 'a_30_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 349 [1/2] (3.25ns)   --->   "%a_31_load = load i32* %a_31_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 349 'load' 'a_31_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 350 [1/2] (3.25ns)   --->   "%a_32_load = load i32* %a_32_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 350 'load' 'a_32_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 351 [1/2] (3.25ns)   --->   "%a_33_load = load i32* %a_33_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 351 'load' 'a_33_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 352 [1/2] (3.25ns)   --->   "%a_34_load = load i32* %a_34_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 352 'load' 'a_34_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 353 [1/2] (3.25ns)   --->   "%a_35_load = load i32* %a_35_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 353 'load' 'a_35_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 354 [1/2] (3.25ns)   --->   "%a_36_load = load i32* %a_36_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 354 'load' 'a_36_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 355 [1/2] (3.25ns)   --->   "%a_37_load = load i32* %a_37_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 355 'load' 'a_37_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 356 [1/2] (3.25ns)   --->   "%a_38_load = load i32* %a_38_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 356 'load' 'a_38_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 357 [1/2] (3.25ns)   --->   "%a_39_load = load i32* %a_39_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 357 'load' 'a_39_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 358 [1/2] (3.25ns)   --->   "%a_40_load = load i32* %a_40_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 358 'load' 'a_40_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 359 [1/2] (3.25ns)   --->   "%a_41_load = load i32* %a_41_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 359 'load' 'a_41_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 360 [1/2] (3.25ns)   --->   "%a_42_load = load i32* %a_42_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 360 'load' 'a_42_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 361 [1/2] (3.25ns)   --->   "%a_43_load = load i32* %a_43_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 361 'load' 'a_43_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 362 [1/2] (3.25ns)   --->   "%a_44_load = load i32* %a_44_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 362 'load' 'a_44_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 363 [1/2] (3.25ns)   --->   "%a_45_load = load i32* %a_45_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 363 'load' 'a_45_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 364 [1/2] (3.25ns)   --->   "%a_46_load = load i32* %a_46_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 364 'load' 'a_46_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 365 [1/2] (3.25ns)   --->   "%a_47_load = load i32* %a_47_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 365 'load' 'a_47_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 366 [1/2] (3.25ns)   --->   "%a_48_load = load i32* %a_48_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 366 'load' 'a_48_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 367 [1/2] (3.25ns)   --->   "%a_49_load = load i32* %a_49_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 367 'load' 'a_49_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 368 [1/2] (3.25ns)   --->   "%a_50_load = load i32* %a_50_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 368 'load' 'a_50_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 369 [1/2] (3.25ns)   --->   "%a_51_load = load i32* %a_51_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 369 'load' 'a_51_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 370 [1/2] (3.25ns)   --->   "%a_52_load = load i32* %a_52_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 370 'load' 'a_52_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 371 [1/2] (3.25ns)   --->   "%a_53_load = load i32* %a_53_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 371 'load' 'a_53_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 372 [1/2] (3.25ns)   --->   "%a_54_load = load i32* %a_54_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 372 'load' 'a_54_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 373 [1/2] (3.25ns)   --->   "%a_55_load = load i32* %a_55_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 373 'load' 'a_55_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 374 [1/2] (3.25ns)   --->   "%a_56_load = load i32* %a_56_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 374 'load' 'a_56_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 375 [1/2] (3.25ns)   --->   "%a_57_load = load i32* %a_57_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 375 'load' 'a_57_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 376 [1/2] (3.25ns)   --->   "%a_58_load = load i32* %a_58_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 376 'load' 'a_58_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 377 [1/2] (3.25ns)   --->   "%a_59_load = load i32* %a_59_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 377 'load' 'a_59_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 378 [1/2] (3.25ns)   --->   "%a_60_load = load i32* %a_60_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 378 'load' 'a_60_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 379 [1/2] (3.25ns)   --->   "%a_61_load = load i32* %a_61_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 379 'load' 'a_61_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 380 [1/2] (3.25ns)   --->   "%a_62_load = load i32* %a_62_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 380 'load' 'a_62_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 381 [1/2] (3.25ns)   --->   "%a_63_load = load i32* %a_63_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 381 'load' 'a_63_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 382 [1/2] (3.25ns)   --->   "%a_64_load = load i32* %a_64_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 382 'load' 'a_64_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 383 [1/2] (3.25ns)   --->   "%a_65_load = load i32* %a_65_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 383 'load' 'a_65_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 384 [1/2] (3.25ns)   --->   "%a_66_load = load i32* %a_66_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 384 'load' 'a_66_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 385 [1/2] (3.25ns)   --->   "%a_67_load = load i32* %a_67_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 385 'load' 'a_67_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 386 [1/2] (3.25ns)   --->   "%a_68_load = load i32* %a_68_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 386 'load' 'a_68_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 387 [1/2] (3.25ns)   --->   "%a_69_load = load i32* %a_69_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 387 'load' 'a_69_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_4 : Operation 388 [1/1] (8.51ns)   --->   "%tmp_5_69 = mul nsw i32 %a_70_load, %tmp_74" [mmult_accel.cpp:19]   --->   Operation 388 'mul' 'tmp_5_69' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (8.51ns)   --->   "%tmp_5_70 = mul nsw i32 %a_71_load, %tmp_75" [mmult_accel.cpp:19]   --->   Operation 389 'mul' 'tmp_5_70' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (8.51ns)   --->   "%tmp_5_71 = mul nsw i32 %a_72_load, %tmp_76" [mmult_accel.cpp:19]   --->   Operation 390 'mul' 'tmp_5_71' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 391 [1/2] (3.25ns)   --->   "%a_0_load = load i32* %a_0_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 391 'load' 'a_0_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 392 [1/2] (3.25ns)   --->   "%a_1_load = load i32* %a_1_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 392 'load' 'a_1_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 393 [1/1] (8.51ns)   --->   "%tmp_5_2 = mul nsw i32 %a_2_load, %tmp_7" [mmult_accel.cpp:19]   --->   Operation 393 'mul' 'tmp_5_2' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 394 [1/1] (8.51ns)   --->   "%tmp_5_3 = mul nsw i32 %a_3_load, %tmp_8" [mmult_accel.cpp:19]   --->   Operation 394 'mul' 'tmp_5_3' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 395 [1/2] (3.25ns)   --->   "%a_4_load = load i32* %a_4_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 395 'load' 'a_4_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 396 [1/2] (3.25ns)   --->   "%a_5_load = load i32* %a_5_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 396 'load' 'a_5_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 397 [1/1] (8.51ns)   --->   "%tmp_5_6 = mul nsw i32 %a_6_load, %tmp_10" [mmult_accel.cpp:19]   --->   Operation 397 'mul' 'tmp_5_6' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 398 [1/1] (8.51ns)   --->   "%tmp_5_7 = mul nsw i32 %a_7_load, %tmp_11" [mmult_accel.cpp:19]   --->   Operation 398 'mul' 'tmp_5_7' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 399 [1/1] (8.51ns)   --->   "%tmp_5_8 = mul nsw i32 %a_8_load, %tmp_12" [mmult_accel.cpp:19]   --->   Operation 399 'mul' 'tmp_5_8' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (8.51ns)   --->   "%tmp_5_9 = mul nsw i32 %a_9_load, %tmp_13" [mmult_accel.cpp:19]   --->   Operation 400 'mul' 'tmp_5_9' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 401 [1/1] (8.51ns)   --->   "%tmp_5_s = mul nsw i32 %a_10_load, %tmp_14" [mmult_accel.cpp:19]   --->   Operation 401 'mul' 'tmp_5_s' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 402 [1/1] (8.51ns)   --->   "%tmp_5_10 = mul nsw i32 %a_11_load, %tmp_15" [mmult_accel.cpp:19]   --->   Operation 402 'mul' 'tmp_5_10' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 403 [1/1] (8.51ns)   --->   "%tmp_5_11 = mul nsw i32 %a_12_load, %tmp_16" [mmult_accel.cpp:19]   --->   Operation 403 'mul' 'tmp_5_11' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 404 [1/1] (8.51ns)   --->   "%tmp_5_12 = mul nsw i32 %a_13_load, %tmp_17" [mmult_accel.cpp:19]   --->   Operation 404 'mul' 'tmp_5_12' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 405 [1/1] (8.51ns)   --->   "%tmp_5_13 = mul nsw i32 %a_14_load, %tmp_18" [mmult_accel.cpp:19]   --->   Operation 405 'mul' 'tmp_5_13' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 406 [1/1] (8.51ns)   --->   "%tmp_5_14 = mul nsw i32 %a_15_load, %tmp_19" [mmult_accel.cpp:19]   --->   Operation 406 'mul' 'tmp_5_14' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 407 [1/1] (8.51ns)   --->   "%tmp_5_15 = mul nsw i32 %a_16_load, %tmp_20" [mmult_accel.cpp:19]   --->   Operation 407 'mul' 'tmp_5_15' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 408 [1/1] (8.51ns)   --->   "%tmp_5_16 = mul nsw i32 %a_17_load, %tmp_21" [mmult_accel.cpp:19]   --->   Operation 408 'mul' 'tmp_5_16' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 409 [1/2] (3.25ns)   --->   "%a_18_load = load i32* %a_18_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 409 'load' 'a_18_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 410 [1/2] (3.25ns)   --->   "%a_19_load = load i32* %a_19_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 410 'load' 'a_19_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 411 [1/1] (8.51ns)   --->   "%tmp_5_19 = mul nsw i32 %a_20_load, %tmp_24" [mmult_accel.cpp:19]   --->   Operation 411 'mul' 'tmp_5_19' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 412 [1/1] (8.51ns)   --->   "%tmp_5_20 = mul nsw i32 %a_21_load, %tmp_25" [mmult_accel.cpp:19]   --->   Operation 412 'mul' 'tmp_5_20' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 413 [1/2] (3.25ns)   --->   "%a_22_load = load i32* %a_22_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 413 'load' 'a_22_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 414 [1/2] (3.25ns)   --->   "%a_23_load = load i32* %a_23_addr, align 4" [mmult_accel.cpp:19]   --->   Operation 414 'load' 'a_23_load' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_5 : Operation 415 [1/1] (8.51ns)   --->   "%tmp_5_23 = mul nsw i32 %a_24_load, %tmp_28" [mmult_accel.cpp:19]   --->   Operation 415 'mul' 'tmp_5_23' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 416 [1/1] (8.51ns)   --->   "%tmp_5_24 = mul nsw i32 %a_25_load, %tmp_29" [mmult_accel.cpp:19]   --->   Operation 416 'mul' 'tmp_5_24' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 417 [1/1] (8.51ns)   --->   "%tmp_5_25 = mul nsw i32 %a_26_load, %tmp_30" [mmult_accel.cpp:19]   --->   Operation 417 'mul' 'tmp_5_25' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 418 [1/1] (8.51ns)   --->   "%tmp_5_26 = mul nsw i32 %a_27_load, %tmp_31" [mmult_accel.cpp:19]   --->   Operation 418 'mul' 'tmp_5_26' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 419 [1/1] (8.51ns)   --->   "%tmp_5_27 = mul nsw i32 %a_28_load, %tmp_32" [mmult_accel.cpp:19]   --->   Operation 419 'mul' 'tmp_5_27' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 420 [1/1] (8.51ns)   --->   "%tmp_5_28 = mul nsw i32 %a_29_load, %tmp_33" [mmult_accel.cpp:19]   --->   Operation 420 'mul' 'tmp_5_28' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 421 [1/1] (8.51ns)   --->   "%tmp_5_29 = mul nsw i32 %a_30_load, %tmp_34" [mmult_accel.cpp:19]   --->   Operation 421 'mul' 'tmp_5_29' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 422 [1/1] (8.51ns)   --->   "%tmp_5_30 = mul nsw i32 %a_31_load, %tmp_35" [mmult_accel.cpp:19]   --->   Operation 422 'mul' 'tmp_5_30' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 423 [1/1] (8.51ns)   --->   "%tmp_5_31 = mul nsw i32 %a_32_load, %tmp_36" [mmult_accel.cpp:19]   --->   Operation 423 'mul' 'tmp_5_31' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 424 [1/1] (8.51ns)   --->   "%tmp_5_32 = mul nsw i32 %a_33_load, %tmp_37" [mmult_accel.cpp:19]   --->   Operation 424 'mul' 'tmp_5_32' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 425 [1/1] (8.51ns)   --->   "%tmp_5_33 = mul nsw i32 %a_34_load, %tmp_38" [mmult_accel.cpp:19]   --->   Operation 425 'mul' 'tmp_5_33' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 426 [1/1] (8.51ns)   --->   "%tmp_5_34 = mul nsw i32 %a_35_load, %tmp_39" [mmult_accel.cpp:19]   --->   Operation 426 'mul' 'tmp_5_34' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 427 [1/1] (8.51ns)   --->   "%tmp_5_35 = mul nsw i32 %a_36_load, %tmp_40" [mmult_accel.cpp:19]   --->   Operation 427 'mul' 'tmp_5_35' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 428 [1/1] (8.51ns)   --->   "%tmp_5_36 = mul nsw i32 %a_37_load, %tmp_41" [mmult_accel.cpp:19]   --->   Operation 428 'mul' 'tmp_5_36' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 429 [1/1] (8.51ns)   --->   "%tmp_5_37 = mul nsw i32 %a_38_load, %tmp_42" [mmult_accel.cpp:19]   --->   Operation 429 'mul' 'tmp_5_37' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 430 [1/1] (8.51ns)   --->   "%tmp_5_38 = mul nsw i32 %a_39_load, %tmp_43" [mmult_accel.cpp:19]   --->   Operation 430 'mul' 'tmp_5_38' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 431 [1/1] (8.51ns)   --->   "%tmp_5_39 = mul nsw i32 %a_40_load, %tmp_44" [mmult_accel.cpp:19]   --->   Operation 431 'mul' 'tmp_5_39' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (8.51ns)   --->   "%tmp_5_40 = mul nsw i32 %a_41_load, %tmp_45" [mmult_accel.cpp:19]   --->   Operation 432 'mul' 'tmp_5_40' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (8.51ns)   --->   "%tmp_5_41 = mul nsw i32 %a_42_load, %tmp_46" [mmult_accel.cpp:19]   --->   Operation 433 'mul' 'tmp_5_41' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (8.51ns)   --->   "%tmp_5_42 = mul nsw i32 %a_43_load, %tmp_47" [mmult_accel.cpp:19]   --->   Operation 434 'mul' 'tmp_5_42' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (8.51ns)   --->   "%tmp_5_43 = mul nsw i32 %a_44_load, %tmp_48" [mmult_accel.cpp:19]   --->   Operation 435 'mul' 'tmp_5_43' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (8.51ns)   --->   "%tmp_5_44 = mul nsw i32 %a_45_load, %tmp_49" [mmult_accel.cpp:19]   --->   Operation 436 'mul' 'tmp_5_44' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (8.51ns)   --->   "%tmp_5_45 = mul nsw i32 %a_46_load, %tmp_50" [mmult_accel.cpp:19]   --->   Operation 437 'mul' 'tmp_5_45' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (8.51ns)   --->   "%tmp_5_46 = mul nsw i32 %a_47_load, %tmp_51" [mmult_accel.cpp:19]   --->   Operation 438 'mul' 'tmp_5_46' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (8.51ns)   --->   "%tmp_5_47 = mul nsw i32 %a_48_load, %tmp_52" [mmult_accel.cpp:19]   --->   Operation 439 'mul' 'tmp_5_47' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (8.51ns)   --->   "%tmp_5_48 = mul nsw i32 %a_49_load, %tmp_53" [mmult_accel.cpp:19]   --->   Operation 440 'mul' 'tmp_5_48' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (8.51ns)   --->   "%tmp_5_49 = mul nsw i32 %a_50_load, %tmp_54" [mmult_accel.cpp:19]   --->   Operation 441 'mul' 'tmp_5_49' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (8.51ns)   --->   "%tmp_5_50 = mul nsw i32 %a_51_load, %tmp_55" [mmult_accel.cpp:19]   --->   Operation 442 'mul' 'tmp_5_50' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (8.51ns)   --->   "%tmp_5_51 = mul nsw i32 %a_52_load, %tmp_56" [mmult_accel.cpp:19]   --->   Operation 443 'mul' 'tmp_5_51' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (8.51ns)   --->   "%tmp_5_52 = mul nsw i32 %a_53_load, %tmp_57" [mmult_accel.cpp:19]   --->   Operation 444 'mul' 'tmp_5_52' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (8.51ns)   --->   "%tmp_5_53 = mul nsw i32 %a_54_load, %tmp_58" [mmult_accel.cpp:19]   --->   Operation 445 'mul' 'tmp_5_53' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (8.51ns)   --->   "%tmp_5_54 = mul nsw i32 %a_55_load, %tmp_59" [mmult_accel.cpp:19]   --->   Operation 446 'mul' 'tmp_5_54' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (8.51ns)   --->   "%tmp_5_55 = mul nsw i32 %a_56_load, %tmp_60" [mmult_accel.cpp:19]   --->   Operation 447 'mul' 'tmp_5_55' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 448 [1/1] (8.51ns)   --->   "%tmp_5_56 = mul nsw i32 %a_57_load, %tmp_61" [mmult_accel.cpp:19]   --->   Operation 448 'mul' 'tmp_5_56' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 449 [1/1] (8.51ns)   --->   "%tmp_5_57 = mul nsw i32 %a_58_load, %tmp_62" [mmult_accel.cpp:19]   --->   Operation 449 'mul' 'tmp_5_57' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 450 [1/1] (8.51ns)   --->   "%tmp_5_58 = mul nsw i32 %a_59_load, %tmp_63" [mmult_accel.cpp:19]   --->   Operation 450 'mul' 'tmp_5_58' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 451 [1/1] (8.51ns)   --->   "%tmp_5_59 = mul nsw i32 %a_60_load, %tmp_64" [mmult_accel.cpp:19]   --->   Operation 451 'mul' 'tmp_5_59' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 452 [1/1] (8.51ns)   --->   "%tmp_5_60 = mul nsw i32 %a_61_load, %tmp_65" [mmult_accel.cpp:19]   --->   Operation 452 'mul' 'tmp_5_60' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 453 [1/1] (8.51ns)   --->   "%tmp_5_61 = mul nsw i32 %a_62_load, %tmp_66" [mmult_accel.cpp:19]   --->   Operation 453 'mul' 'tmp_5_61' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 454 [1/1] (8.51ns)   --->   "%tmp_5_62 = mul nsw i32 %a_63_load, %tmp_67" [mmult_accel.cpp:19]   --->   Operation 454 'mul' 'tmp_5_62' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (8.51ns)   --->   "%tmp_5_63 = mul nsw i32 %a_64_load, %tmp_68" [mmult_accel.cpp:19]   --->   Operation 455 'mul' 'tmp_5_63' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 456 [1/1] (8.51ns)   --->   "%tmp_5_64 = mul nsw i32 %a_65_load, %tmp_69" [mmult_accel.cpp:19]   --->   Operation 456 'mul' 'tmp_5_64' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [1/1] (8.51ns)   --->   "%tmp_5_65 = mul nsw i32 %a_66_load, %tmp_70" [mmult_accel.cpp:19]   --->   Operation 457 'mul' 'tmp_5_65' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 458 [1/1] (8.51ns)   --->   "%tmp_5_66 = mul nsw i32 %a_67_load, %tmp_71" [mmult_accel.cpp:19]   --->   Operation 458 'mul' 'tmp_5_66' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (8.51ns)   --->   "%tmp_5_67 = mul nsw i32 %a_68_load, %tmp_72" [mmult_accel.cpp:19]   --->   Operation 459 'mul' 'tmp_5_67' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 460 [1/1] (8.51ns)   --->   "%tmp_5_68 = mul nsw i32 %a_69_load, %tmp_73" [mmult_accel.cpp:19]   --->   Operation 460 'mul' 'tmp_5_68' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp71 = add i32 %tmp_5_70, %tmp_5_71" [mmult_accel.cpp:19]   --->   Operation 461 'add' 'tmp71' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 462 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp70 = add i32 %tmp71, %tmp_5_69" [mmult_accel.cpp:19]   --->   Operation 462 'add' 'tmp70' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 8.74>
ST_6 : Operation 463 [1/1] (8.51ns)   --->   "%tmp_5 = mul nsw i32 %a_0_load, %tmp_4" [mmult_accel.cpp:19]   --->   Operation 463 'mul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 464 [1/1] (8.51ns)   --->   "%tmp_5_1 = mul nsw i32 %a_1_load, %tmp_6" [mmult_accel.cpp:19]   --->   Operation 464 'mul' 'tmp_5_1' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 465 [1/1] (8.51ns)   --->   "%tmp_5_4 = mul nsw i32 %a_4_load, %tmp_9" [mmult_accel.cpp:19]   --->   Operation 465 'mul' 'tmp_5_4' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 466 [1/1] (8.51ns)   --->   "%tmp_5_5 = mul nsw i32 %a_5_load, %tmp_s" [mmult_accel.cpp:19]   --->   Operation 466 'mul' 'tmp_5_5' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 467 [1/1] (8.51ns)   --->   "%tmp_5_17 = mul nsw i32 %a_18_load, %tmp_22" [mmult_accel.cpp:19]   --->   Operation 467 'mul' 'tmp_5_17' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 468 [1/1] (8.51ns)   --->   "%tmp_5_18 = mul nsw i32 %a_19_load, %tmp_23" [mmult_accel.cpp:19]   --->   Operation 468 'mul' 'tmp_5_18' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 469 [1/1] (8.51ns)   --->   "%tmp_5_21 = mul nsw i32 %a_22_load, %tmp_26" [mmult_accel.cpp:19]   --->   Operation 469 'mul' 'tmp_5_21' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 470 [1/1] (8.51ns)   --->   "%tmp_5_22 = mul nsw i32 %a_23_load, %tmp_27" [mmult_accel.cpp:19]   --->   Operation 470 'mul' 'tmp_5_22' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 471 [1/1] (2.55ns)   --->   "%tmp6 = add i32 %tmp_5_2, %tmp_5_3" [mmult_accel.cpp:19]   --->   Operation 471 'add' 'tmp6' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i32 %tmp_5_7, %tmp_5_8" [mmult_accel.cpp:19]   --->   Operation 472 'add' 'tmp10' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 473 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp9 = add i32 %tmp10, %tmp_5_6" [mmult_accel.cpp:19]   --->   Operation 473 'add' 'tmp9' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 474 [1/1] (2.55ns)   --->   "%tmp13 = add i32 %tmp_5_9, %tmp_5_s" [mmult_accel.cpp:19]   --->   Operation 474 'add' 'tmp13' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 475 [1/1] (2.55ns)   --->   "%tmp14 = add i32 %tmp_5_10, %tmp_5_11" [mmult_accel.cpp:19]   --->   Operation 475 'add' 'tmp14' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp16 = add i32 %tmp_5_12, %tmp_5_13" [mmult_accel.cpp:19]   --->   Operation 476 'add' 'tmp16' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp_5_15, %tmp_5_16" [mmult_accel.cpp:19]   --->   Operation 477 'add' 'tmp18' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 478 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp17 = add i32 %tmp18, %tmp_5_14" [mmult_accel.cpp:19]   --->   Operation 478 'add' 'tmp17' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 479 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp15 = add i32 %tmp17, %tmp16" [mmult_accel.cpp:19]   --->   Operation 479 'add' 'tmp15' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 480 [1/1] (2.55ns)   --->   "%tmp23 = add i32 %tmp_5_19, %tmp_5_20" [mmult_accel.cpp:19]   --->   Operation 480 'add' 'tmp23' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp27 = add i32 %tmp_5_24, %tmp_5_25" [mmult_accel.cpp:19]   --->   Operation 481 'add' 'tmp27' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 482 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp26 = add i32 %tmp27, %tmp_5_23" [mmult_accel.cpp:19]   --->   Operation 482 'add' 'tmp26' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 483 [1/1] (2.55ns)   --->   "%tmp30 = add i32 %tmp_5_26, %tmp_5_27" [mmult_accel.cpp:19]   --->   Operation 483 'add' 'tmp30' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 484 [1/1] (2.55ns)   --->   "%tmp31 = add i32 %tmp_5_28, %tmp_5_29" [mmult_accel.cpp:19]   --->   Operation 484 'add' 'tmp31' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp33 = add i32 %tmp_5_30, %tmp_5_31" [mmult_accel.cpp:19]   --->   Operation 485 'add' 'tmp33' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp35 = add i32 %tmp_5_33, %tmp_5_34" [mmult_accel.cpp:19]   --->   Operation 486 'add' 'tmp35' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 487 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp34 = add i32 %tmp35, %tmp_5_32" [mmult_accel.cpp:19]   --->   Operation 487 'add' 'tmp34' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 488 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp32 = add i32 %tmp34, %tmp33" [mmult_accel.cpp:19]   --->   Operation 488 'add' 'tmp32' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 489 [1/1] (2.55ns)   --->   "%tmp40 = add i32 %tmp_5_35, %tmp_5_36" [mmult_accel.cpp:19]   --->   Operation 489 'add' 'tmp40' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 490 [1/1] (2.55ns)   --->   "%tmp41 = add i32 %tmp_5_37, %tmp_5_38" [mmult_accel.cpp:19]   --->   Operation 490 'add' 'tmp41' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp43 = add i32 %tmp_5_39, %tmp_5_40" [mmult_accel.cpp:19]   --->   Operation 491 'add' 'tmp43' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp45 = add i32 %tmp_5_42, %tmp_5_43" [mmult_accel.cpp:19]   --->   Operation 492 'add' 'tmp45' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 493 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp44 = add i32 %tmp45, %tmp_5_41" [mmult_accel.cpp:19]   --->   Operation 493 'add' 'tmp44' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 494 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp42 = add i32 %tmp44, %tmp43" [mmult_accel.cpp:19]   --->   Operation 494 'add' 'tmp42' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 495 [1/1] (2.55ns)   --->   "%tmp48 = add i32 %tmp_5_44, %tmp_5_45" [mmult_accel.cpp:19]   --->   Operation 495 'add' 'tmp48' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 496 [1/1] (2.55ns)   --->   "%tmp49 = add i32 %tmp_5_46, %tmp_5_47" [mmult_accel.cpp:19]   --->   Operation 496 'add' 'tmp49' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp51 = add i32 %tmp_5_48, %tmp_5_49" [mmult_accel.cpp:19]   --->   Operation 497 'add' 'tmp51' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp53 = add i32 %tmp_5_51, %tmp_5_52" [mmult_accel.cpp:19]   --->   Operation 498 'add' 'tmp53' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 499 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp52 = add i32 %tmp53, %tmp_5_50" [mmult_accel.cpp:19]   --->   Operation 499 'add' 'tmp52' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 500 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp50 = add i32 %tmp52, %tmp51" [mmult_accel.cpp:19]   --->   Operation 500 'add' 'tmp50' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp57 = add i32 %tmp_5_53, %tmp_5_54" [mmult_accel.cpp:19]   --->   Operation 501 'add' 'tmp57' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 502 [1/1] (2.55ns)   --->   "%tmp58 = add i32 %tmp_5_55, %tmp_5_56" [mmult_accel.cpp:19]   --->   Operation 502 'add' 'tmp58' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 503 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp56 = add i32 %tmp58, %tmp57" [mmult_accel.cpp:19]   --->   Operation 503 'add' 'tmp56' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp60 = add i32 %tmp_5_57, %tmp_5_58" [mmult_accel.cpp:19]   --->   Operation 504 'add' 'tmp60' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 505 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp62 = add i32 %tmp_5_60, %tmp_5_61" [mmult_accel.cpp:19]   --->   Operation 505 'add' 'tmp62' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 506 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp61 = add i32 %tmp62, %tmp_5_59" [mmult_accel.cpp:19]   --->   Operation 506 'add' 'tmp61' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 507 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp59 = add i32 %tmp61, %tmp60" [mmult_accel.cpp:19]   --->   Operation 507 'add' 'tmp59' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 508 [1/1] (2.55ns)   --->   "%tmp65 = add i32 %tmp_5_62, %tmp_5_63" [mmult_accel.cpp:19]   --->   Operation 508 'add' 'tmp65' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp67 = add i32 %tmp_5_65, %tmp_5_66" [mmult_accel.cpp:19]   --->   Operation 509 'add' 'tmp67' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 510 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp66 = add i32 %tmp67, %tmp_5_64" [mmult_accel.cpp:19]   --->   Operation 510 'add' 'tmp66' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp64 = add i32 %tmp66, %tmp65" [mmult_accel.cpp:19]   --->   Operation 511 'add' 'tmp64' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp69 = add i32 %tmp_5_67, %tmp_5_68" [mmult_accel.cpp:19]   --->   Operation 512 'add' 'tmp69' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 513 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp68 = add i32 %tmp70, %tmp69" [mmult_accel.cpp:19]   --->   Operation 513 'add' 'tmp68' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 514 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp63 = add i32 %tmp68, %tmp64" [mmult_accel.cpp:19]   --->   Operation 514 'add' 'tmp63' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.74>
ST_7 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i32 %tmp_5, %tmp_5_1" [mmult_accel.cpp:19]   --->   Operation 515 'add' 'tmp5' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 516 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp4 = add i32 %tmp6, %tmp5" [mmult_accel.cpp:19]   --->   Operation 516 'add' 'tmp4' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp_5_4, %tmp_5_5" [mmult_accel.cpp:19]   --->   Operation 517 'add' 'tmp8' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 518 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %tmp9, %tmp8" [mmult_accel.cpp:19]   --->   Operation 518 'add' 'tmp7' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i32 %tmp7, %tmp4" [mmult_accel.cpp:19]   --->   Operation 519 'add' 'tmp3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp12 = add i32 %tmp14, %tmp13" [mmult_accel.cpp:19]   --->   Operation 520 'add' 'tmp12' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 521 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp11 = add i32 %tmp15, %tmp12" [mmult_accel.cpp:19]   --->   Operation 521 'add' 'tmp11' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 522 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp11, %tmp3" [mmult_accel.cpp:19]   --->   Operation 522 'add' 'tmp2' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i32 %tmp_5_17, %tmp_5_18" [mmult_accel.cpp:19]   --->   Operation 523 'add' 'tmp22' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 524 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp21 = add i32 %tmp23, %tmp22" [mmult_accel.cpp:19]   --->   Operation 524 'add' 'tmp21' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 %tmp_5_21, %tmp_5_22" [mmult_accel.cpp:19]   --->   Operation 525 'add' 'tmp25' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 526 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp24 = add i32 %tmp26, %tmp25" [mmult_accel.cpp:19]   --->   Operation 526 'add' 'tmp24' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp20 = add i32 %tmp24, %tmp21" [mmult_accel.cpp:19]   --->   Operation 527 'add' 'tmp20' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp29 = add i32 %tmp31, %tmp30" [mmult_accel.cpp:19]   --->   Operation 528 'add' 'tmp29' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 529 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp28 = add i32 %tmp32, %tmp29" [mmult_accel.cpp:19]   --->   Operation 529 'add' 'tmp28' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 530 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp19 = add i32 %tmp28, %tmp20" [mmult_accel.cpp:19]   --->   Operation 530 'add' 'tmp19' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i32 %tmp41, %tmp40" [mmult_accel.cpp:19]   --->   Operation 531 'add' 'tmp39' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 532 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp38 = add i32 %tmp42, %tmp39" [mmult_accel.cpp:19]   --->   Operation 532 'add' 'tmp38' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp47 = add i32 %tmp49, %tmp48" [mmult_accel.cpp:19]   --->   Operation 533 'add' 'tmp47' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 534 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp46 = add i32 %tmp50, %tmp47" [mmult_accel.cpp:19]   --->   Operation 534 'add' 'tmp46' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp37 = add i32 %tmp46, %tmp38" [mmult_accel.cpp:19]   --->   Operation 535 'add' 'tmp37' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp55 = add i32 %tmp59, %tmp56" [mmult_accel.cpp:19]   --->   Operation 536 'add' 'tmp55' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 537 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp54 = add i32 %tmp63, %tmp55" [mmult_accel.cpp:19]   --->   Operation 537 'add' 'tmp54' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 538 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp36 = add i32 %tmp54, %tmp37" [mmult_accel.cpp:19]   --->   Operation 538 'add' 'tmp36' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 9.63>
ST_8 : Operation 539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 539 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i7 %tmp_mid2_v to i14" [mmult_accel.cpp:20]   --->   Operation 540 'zext' 'tmp_mid2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 541 [1/1] (3.36ns) (grouped into DSP with root node tmp_1)   --->   "%tmp = mul i14 73, %tmp_mid2_cast" [mmult_accel.cpp:20]   --->   Operation 541 'mul' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:15]   --->   Operation 542 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str3) nounwind" [mmult_accel.cpp:15]   --->   Operation 543 'specregionbegin' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [mmult_accel.cpp:16]   --->   Operation 544 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i7 %ib_mid2 to i14" [mmult_accel.cpp:20]   --->   Operation 545 'zext' 'tmp_2_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 546 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_1 = add i14 %tmp_2_cast, %tmp" [mmult_accel.cpp:20]   --->   Operation 546 'add' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i14 %tmp_1 to i64" [mmult_accel.cpp:20]   --->   Operation 547 'sext' 'tmp_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 548 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [5329 x i32]* %out_r, i64 0, i64 %tmp_1_cast" [mmult_accel.cpp:20]   --->   Operation 548 'getelementptr' 'out_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 549 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp19, %tmp2" [mmult_accel.cpp:19]   --->   Operation 549 'add' 'tmp1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 550 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_1_s = add nsw i32 %tmp36, %tmp1" [mmult_accel.cpp:19]   --->   Operation 550 'add' 'sum_1_s' <Predicate = (!exitcond_flatten)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 551 [1/1] (3.25ns)   --->   "store i32 %sum_1_s, i32* %out_addr, align 4" [mmult_accel.cpp:20]   --->   Operation 551 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5329> <RAM>
ST_8 : Operation 552 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str3, i32 %tmp_3) nounwind" [mmult_accel.cpp:21]   --->   Operation 552 'specregionend' 'empty_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_8 : Operation 553 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 553 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.00ns)   --->   "ret void" [mmult_accel.cpp:24]   --->   Operation 554 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [154]  (1.77 ns)

 <State 2>: 6.12ns
The critical path consists of the following:
	'phi' operation ('ia', mmult_accel.cpp:19) with incoming values : ('tmp_mid2_v', mmult_accel.cpp:19) [155]  (0 ns)
	'add' operation ('ia', mmult_accel.cpp:13) [162]  (1.87 ns)
	'select' operation ('tmp_mid2_v', mmult_accel.cpp:19) [166]  (0.993 ns)
	'getelementptr' operation ('a_70_addr', mmult_accel.cpp:19) [460]  (0 ns)
	'load' operation ('a_70_load', mmult_accel.cpp:19) on array 'a_70' [461]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('b_load', mmult_accel.cpp:19) on array 'b' [181]  (3.25 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_5_69', mmult_accel.cpp:19) [463]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_5_2', mmult_accel.cpp:19) [191]  (8.51 ns)

 <State 6>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp18', mmult_accel.cpp:19) [484]  (0 ns)
	'add' operation ('tmp17', mmult_accel.cpp:19) [485]  (4.37 ns)
	'add' operation ('tmp15', mmult_accel.cpp:19) [486]  (4.37 ns)

 <State 7>: 8.74ns
The critical path consists of the following:
	'add' operation ('tmp5', mmult_accel.cpp:19) [472]  (0 ns)
	'add' operation ('tmp4', mmult_accel.cpp:19) [474]  (4.37 ns)
	'add' operation ('tmp3', mmult_accel.cpp:19) [479]  (0 ns)
	'add' operation ('tmp2', mmult_accel.cpp:19) [488]  (4.37 ns)

 <State 8>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[175] ('tmp', mmult_accel.cpp:20) [169]  (3.36 ns)
	'add' operation of DSP[175] ('tmp_1', mmult_accel.cpp:20) [175]  (3.02 ns)
	'getelementptr' operation ('out_addr', mmult_accel.cpp:20) [177]  (0 ns)
	'store' operation (mmult_accel.cpp:20) of variable 'sum_1_s', mmult_accel.cpp:19 on array 'out_r' [544]  (3.25 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
