
*** Running vivado
    with args -log Parallel_FIR_filter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parallel_FIR_filter.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source Parallel_FIR_filter.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.832 ; gain = 2.016 ; free physical = 46605 ; free virtual = 108642
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miglioranza/Pre-distorsion_filter'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/miglioranza/Pre-distorsion_filter' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.runs/synth_1'.)
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
Command: synth_design -top Parallel_FIR_filter -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3768717
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3462.320 ; gain = 228.688 ; free physical = 45298 ; free virtual = 107335
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Parallel_FIR_filter' [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element acc_stage.temp_acc_I_reg was removed.  [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:146]
WARNING: [Synth 8-6014] Unused sequential element acc_stage.temp_acc_Q_reg was removed.  [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'Parallel_FIR_filter' (1#1) [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/sources_1/new/Parallel_FIR_filter.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3503.289 ; gain = 269.656 ; free physical = 44320 ; free virtual = 106357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3521.102 ; gain = 287.469 ; free physical = 44317 ; free virtual = 106355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3521.102 ; gain = 287.469 ; free physical = 44317 ; free virtual = 106355
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3521.102 ; gain = 0.000 ; free physical = 44309 ; free virtual = 106346
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3718.727 ; gain = 0.000 ; free physical = 45131 ; free virtual = 107169
Finished Parsing XDC File [/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3718.727 ; gain = 0.000 ; free physical = 45131 ; free virtual = 107169
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3718.727 ; gain = 0.000 ; free physical = 45131 ; free virtual = 107168
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3718.727 ; gain = 485.094 ; free physical = 45234 ; free virtual = 107272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3718.727 ; gain = 485.094 ; free physical = 45234 ; free virtual = 107272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3718.727 ; gain = 485.094 ; free physical = 45234 ; free virtual = 107272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3718.727 ; gain = 485.094 ; free physical = 45228 ; free virtual = 107266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  16 Input   16 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 32    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 32    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   28 Bit        Muxes := 32    
	   2 Input   12 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_reg_Q[1]0, operation Mode is: ((A:0x5555)*B or 0).
DSP Report: operator mul_reg_Q[1]0 is absorbed into DSP mul_reg_Q[1]0.
DSP Report: Generating DSP mul_reg_Q[2]0, operation Mode is: ((A:0x2666)*B or 0).
DSP Report: operator mul_reg_Q[2]0 is absorbed into DSP mul_reg_Q[2]0.
DSP Report: Generating DSP mul_reg_Q[4]0, operation Mode is: ((A:0x1999)*B or 0).
DSP Report: operator mul_reg_Q[4]0 is absorbed into DSP mul_reg_Q[4]0.
DSP Report: Generating DSP mul_reg_Q[5]0, operation Mode is: ((A:0x1333)*B or 0).
DSP Report: operator mul_reg_Q[5]0 is absorbed into DSP mul_reg_Q[5]0.
DSP Report: Generating DSP mul_reg_Q[6]0, operation Mode is: ((A:0xccd)*B or 0).
DSP Report: operator mul_reg_Q[6]0 is absorbed into DSP mul_reg_Q[6]0.
DSP Report: Generating DSP mul_reg_Q[9]0, operation Mode is: ((A:0xccd)*B or 0).
DSP Report: operator mul_reg_Q[9]0 is absorbed into DSP mul_reg_Q[9]0.
DSP Report: Generating DSP mul_reg_Q[10]0, operation Mode is: ((A:0x1333)*B or 0).
DSP Report: operator mul_reg_Q[10]0 is absorbed into DSP mul_reg_Q[10]0.
DSP Report: Generating DSP mul_reg_Q[11]0, operation Mode is: ((A:0x1999)*B or 0).
DSP Report: operator mul_reg_Q[11]0 is absorbed into DSP mul_reg_Q[11]0.
DSP Report: Generating DSP mul_reg_Q[13]0, operation Mode is: ((A:0x2666)*B or 0).
DSP Report: operator mul_reg_Q[13]0 is absorbed into DSP mul_reg_Q[13]0.
DSP Report: Generating DSP mul_reg_Q[14]0, operation Mode is: ((A:0x5555)*B or 0).
DSP Report: operator mul_reg_Q[14]0 is absorbed into DSP mul_reg_Q[14]0.
DSP Report: Generating DSP mul_reg_Q[15]0, operation Mode is: ((A:0x6aaa)*B or 0).
DSP Report: operator mul_reg_Q[15]0 is absorbed into DSP mul_reg_Q[15]0.
DSP Report: Generating DSP mul_reg_Q[0]0, operation Mode is: ((A:0x6aaa)*B or 0).
DSP Report: operator mul_reg_Q[0]0 is absorbed into DSP mul_reg_Q[0]0.
DSP Report: Generating DSP mul_reg_I[1]0, operation Mode is: ((A:0x5555)*B or 0).
DSP Report: operator mul_reg_I[1]0 is absorbed into DSP mul_reg_I[1]0.
DSP Report: Generating DSP mul_reg_I[2]0, operation Mode is: ((A:0x2666)*B or 0).
DSP Report: operator mul_reg_I[2]0 is absorbed into DSP mul_reg_I[2]0.
DSP Report: Generating DSP mul_reg_I[4]0, operation Mode is: ((A:0x1999)*B or 0).
DSP Report: operator mul_reg_I[4]0 is absorbed into DSP mul_reg_I[4]0.
DSP Report: Generating DSP mul_reg_I[5]0, operation Mode is: ((A:0x1333)*B or 0).
DSP Report: operator mul_reg_I[5]0 is absorbed into DSP mul_reg_I[5]0.
DSP Report: Generating DSP mul_reg_I[6]0, operation Mode is: ((A:0xccd)*B or 0).
DSP Report: operator mul_reg_I[6]0 is absorbed into DSP mul_reg_I[6]0.
DSP Report: Generating DSP mul_reg_I[9]0, operation Mode is: ((A:0xccd)*B or 0).
DSP Report: operator mul_reg_I[9]0 is absorbed into DSP mul_reg_I[9]0.
DSP Report: Generating DSP mul_reg_I[10]0, operation Mode is: ((A:0x1333)*B or 0).
DSP Report: operator mul_reg_I[10]0 is absorbed into DSP mul_reg_I[10]0.
DSP Report: Generating DSP mul_reg_I[11]0, operation Mode is: ((A:0x1999)*B or 0).
DSP Report: operator mul_reg_I[11]0 is absorbed into DSP mul_reg_I[11]0.
DSP Report: Generating DSP mul_reg_I[13]0, operation Mode is: ((A:0x2666)*B or 0).
DSP Report: operator mul_reg_I[13]0 is absorbed into DSP mul_reg_I[13]0.
DSP Report: Generating DSP mul_reg_I[14]0, operation Mode is: ((A:0x5555)*B or 0).
DSP Report: operator mul_reg_I[14]0 is absorbed into DSP mul_reg_I[14]0.
DSP Report: Generating DSP mul_reg_I[15]0, operation Mode is: ((A:0x6aaa)*B or 0).
DSP Report: operator mul_reg_I[15]0 is absorbed into DSP mul_reg_I[15]0.
DSP Report: Generating DSP mul_reg_I[0]0, operation Mode is: ((A:0x6aaa)*B or 0).
DSP Report: operator mul_reg_I[0]0 is absorbed into DSP mul_reg_I[0]0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3718.727 ; gain = 485.094 ; free physical = 45210 ; free virtual = 107253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Parallel_FIR_filter | ((A:0x5555)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x2666)*B or 0) | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1999)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1333)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0xccd)*B or 0)  | 13     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0xccd)*B or 0)  | 13     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1333)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1999)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x2666)*B or 0) | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x5555)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x6aaa)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x6aaa)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x5555)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x2666)*B or 0) | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1999)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1333)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0xccd)*B or 0)  | 13     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0xccd)*B or 0)  | 13     | 12     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1333)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x1999)*B or 0) | 14     | 12     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x2666)*B or 0) | 15     | 12     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x5555)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x6aaa)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Parallel_FIR_filter | ((A:0x6aaa)*B or 0) | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3976.215 ; gain = 742.582 ; free physical = 44708 ; free virtual = 106752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 3976.215 ; gain = 742.582 ; free physical = 44700 ; free virtual = 106743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4000.238 ; gain = 766.605 ; free physical = 44678 ; free virtual = 106722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 4015.113 ; gain = 781.480 ; free physical = 44677 ; free virtual = 106721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 4015.113 ; gain = 781.480 ; free physical = 44677 ; free virtual = 106721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4015.113 ; gain = 781.480 ; free physical = 44668 ; free virtual = 106712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4015.113 ; gain = 781.480 ; free physical = 44668 ; free virtual = 106712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4015.113 ; gain = 781.480 ; free physical = 44668 ; free virtual = 106712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4015.113 ; gain = 781.480 ; free physical = 44668 ; free virtual = 106712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |    28|
|3     |DSP_ALU         |    24|
|4     |DSP_A_B_DATA    |    24|
|5     |DSP_C_DATA      |    24|
|6     |DSP_MULTIPLIER  |    24|
|7     |DSP_M_DATA      |    24|
|8     |DSP_OUTPUT      |    24|
|9     |DSP_PREADD      |    24|
|10    |DSP_PREADD_DATA |    24|
|11    |LUT1            |     1|
|12    |LUT2            |   405|
|13    |LUT3            |   169|
|14    |LUT4            |    84|
|15    |LUT5            |   206|
|16    |LUT6            |    28|
|17    |FDCE            |   406|
|18    |FDRE            |    35|
|19    |IBUF            |    27|
|20    |OBUF            |    33|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4015.113 ; gain = 781.480 ; free physical = 44668 ; free virtual = 106712
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4169 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 4015.113 ; gain = 583.855 ; free physical = 44705 ; free virtual = 106749
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 4015.121 ; gain = 781.480 ; free physical = 44705 ; free virtual = 106749
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4026.020 ; gain = 0.000 ; free physical = 44803 ; free virtual = 106847
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Parallel_FIR_filter' is not ideal for floorplanning, since the cellview 'Parallel_FIR_filter' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4125.664 ; gain = 0.000 ; free physical = 44708 ; free virtual = 106752
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 24 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 27 instances

Synth Design complete, checksum: 2224e4b3
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:25 . Memory (MB): peak = 4125.664 ; gain = 1064.832 ; free physical = 44871 ; free virtual = 106915
INFO: [Common 17-1381] The checkpoint '/home/miglioranza/Pre-distorsion_filter/Pre-distorsion_filter.runs/synth_1/Parallel_FIR_filter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Parallel_FIR_filter_utilization_synth.rpt -pb Parallel_FIR_filter_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 14:30:16 2025...
