// Seed: 2307454438
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    output supply1 id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input wire id_3
    , id_10,
    input tri0 id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8
);
  assign id_6 = 1;
  not (id_6, id_3);
  module_0(
      id_1, id_6, id_6, id_6, id_4, id_6, id_1, id_1, id_6
  );
endmodule
