# Tiny Tapeout project information
project:
  title:        "Goose Game"      # Project title
  author:       "Krish Patel, Sunnie Kapar"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Chrome Dino-style game with a goose jumping over ION railway crossings"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     25000000       # Clock frequency in Hz (25 MHz for VGA)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_goose_game"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "audio.v"
    - "hvsync_generator.v"
    - "rendering.v"
    - "jumping.v"
    - "scroll.v"
    - "rng.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Jump Button"
  ui[1]: "Halt/Pause Button"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs (TinyVGA PMOD format)
  uo[0]: "R1 (VGA Red LSB)"
  uo[1]: "G1 (VGA Green LSB)"
  uo[2]: "B1 (VGA Blue LSB)"
  uo[3]: "VSync (VGA Vertical Sync)"
  uo[4]: "R0 (VGA Red MSB)"
  uo[5]: "G0 (VGA Green MSB)"
  uo[6]: "B0 (VGA Blue MSB)"
  uo[7]: "HSync (VGA Horizontal Sync)"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: "A_PWM (Audio PWM Output)"

# Do not change!
yaml_version: 6
