--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml vga_object.twx vga_object.ncd -o vga_object.twr
vga_object.pcf -ucf vga_object.ucf

Design file:              vga_object.ncd
Physical constraint file: vga_object.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10048 paths analyzed, 733 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.023ns.
--------------------------------------------------------------------------------

Paths for end point vgaGreen_0 (SLICE_X41Y33.F1), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          vgaGreen_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.023ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to vgaGreen_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<7>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<7>
    SLICE_X21Y15.Y       Tciny                 0.869   custom_yellow_on_addsub0000<8>
                                                       Madd_custom_yellow_on_addsub0000_cy<8>
                                                       Madd_custom_yellow_on_addsub0000_xor<9>
    SLICE_X23Y15.G2      net (fanout=1)        0.399   custom_yellow_on_addsub0000<9>
    SLICE_X23Y15.COUT    Topcyg                1.001   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<9>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X37Y24.F1      net (fanout=2)        0.841   custom_yellow_on
    SLICE_X37Y24.X       Tilo                  0.704   green_disp<0>19
                                                       green_disp<0>19
    SLICE_X41Y33.F1      net (fanout=6)        2.102   green_disp<0>19
    SLICE_X41Y33.CLK     Tfck                  0.837   vgaGreen_0
                                                       green_disp<0>2
                                                       vgaGreen_0
    -------------------------------------------------  ---------------------------
    Total                                     13.023ns (6.222ns logic, 6.801ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          vgaGreen_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.003ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to vgaGreen_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.Y       Tciny                 0.869   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_xor<3>
    SLICE_X23Y12.G3      net (fanout=1)        0.379   custom_yellow_on_addsub0000<3>
    SLICE_X23Y12.COUT    Topcyg                1.001   Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<3>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
    SLICE_X23Y13.COUT    Tbyp                  0.118   Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<4>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
    SLICE_X23Y14.COUT    Tbyp                  0.118   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<6>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.COUT    Tbyp                  0.118   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<8>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X37Y24.F1      net (fanout=2)        0.841   custom_yellow_on
    SLICE_X37Y24.X       Tilo                  0.704   green_disp<0>19
                                                       green_disp<0>19
    SLICE_X41Y33.F1      net (fanout=6)        2.102   green_disp<0>19
    SLICE_X41Y33.CLK     Tfck                  0.837   vgaGreen_0
                                                       green_disp<0>2
                                                       vgaGreen_0
    -------------------------------------------------  ---------------------------
    Total                                     13.003ns (6.222ns logic, 6.781ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          vgaGreen_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.003ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to vgaGreen_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.Y       Tciny                 0.869   custom_yellow_on_addsub0000<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<6>
                                                       Madd_custom_yellow_on_addsub0000_xor<7>
    SLICE_X23Y14.G3      net (fanout=1)        0.379   custom_yellow_on_addsub0000<7>
    SLICE_X23Y14.COUT    Topcyg                1.001   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.COUT    Tbyp                  0.118   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<8>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X37Y24.F1      net (fanout=2)        0.841   custom_yellow_on
    SLICE_X37Y24.X       Tilo                  0.704   green_disp<0>19
                                                       green_disp<0>19
    SLICE_X41Y33.F1      net (fanout=6)        2.102   green_disp<0>19
    SLICE_X41Y33.CLK     Tfck                  0.837   vgaGreen_0
                                                       green_disp<0>2
                                                       vgaGreen_0
    -------------------------------------------------  ---------------------------
    Total                                     13.003ns (6.222ns logic, 6.781ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point vgaGreen_1 (SLICE_X40Y30.F1), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          vgaGreen_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.000ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.100 - 0.101)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to vgaGreen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<7>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<7>
    SLICE_X21Y15.Y       Tciny                 0.869   custom_yellow_on_addsub0000<8>
                                                       Madd_custom_yellow_on_addsub0000_cy<8>
                                                       Madd_custom_yellow_on_addsub0000_xor<9>
    SLICE_X23Y15.G2      net (fanout=1)        0.399   custom_yellow_on_addsub0000<9>
    SLICE_X23Y15.COUT    Topcyg                1.001   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<9>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X37Y24.F1      net (fanout=2)        0.841   custom_yellow_on
    SLICE_X37Y24.X       Tilo                  0.704   green_disp<0>19
                                                       green_disp<0>19
    SLICE_X40Y30.F1      net (fanout=6)        2.024   green_disp<0>19
    SLICE_X40Y30.CLK     Tfck                  0.892   vgaGreen_1
                                                       green_disp<1>1
                                                       vgaGreen_1
    -------------------------------------------------  ---------------------------
    Total                                     13.000ns (6.277ns logic, 6.723ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          vgaGreen_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.980ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.100 - 0.101)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to vgaGreen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.Y       Tciny                 0.869   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_xor<3>
    SLICE_X23Y12.G3      net (fanout=1)        0.379   custom_yellow_on_addsub0000<3>
    SLICE_X23Y12.COUT    Topcyg                1.001   Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<3>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
    SLICE_X23Y13.COUT    Tbyp                  0.118   Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<4>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
    SLICE_X23Y14.COUT    Tbyp                  0.118   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<6>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.COUT    Tbyp                  0.118   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<8>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X37Y24.F1      net (fanout=2)        0.841   custom_yellow_on
    SLICE_X37Y24.X       Tilo                  0.704   green_disp<0>19
                                                       green_disp<0>19
    SLICE_X40Y30.F1      net (fanout=6)        2.024   green_disp<0>19
    SLICE_X40Y30.CLK     Tfck                  0.892   vgaGreen_1
                                                       green_disp<1>1
                                                       vgaGreen_1
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.277ns logic, 6.703ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          vgaGreen_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.980ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.100 - 0.101)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to vgaGreen_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.Y       Tciny                 0.869   custom_yellow_on_addsub0000<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<6>
                                                       Madd_custom_yellow_on_addsub0000_xor<7>
    SLICE_X23Y14.G3      net (fanout=1)        0.379   custom_yellow_on_addsub0000<7>
    SLICE_X23Y14.COUT    Topcyg                1.001   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.COUT    Tbyp                  0.118   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<8>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X37Y24.F1      net (fanout=2)        0.841   custom_yellow_on
    SLICE_X37Y24.X       Tilo                  0.704   green_disp<0>19
                                                       green_disp<0>19
    SLICE_X40Y30.F1      net (fanout=6)        2.024   green_disp<0>19
    SLICE_X40Y30.CLK     Tfck                  0.892   vgaGreen_1
                                                       green_disp<1>1
                                                       vgaGreen_1
    -------------------------------------------------  ---------------------------
    Total                                     12.980ns (6.277ns logic, 6.703ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point ILA_inst/U0/I_TQ0.G_TW[5].U_TQ (SLICE_X41Y24.F1), 398 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          ILA_inst/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to ILA_inst/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<7>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<7>
    SLICE_X21Y15.Y       Tciny                 0.869   custom_yellow_on_addsub0000<8>
                                                       Madd_custom_yellow_on_addsub0000_cy<8>
                                                       Madd_custom_yellow_on_addsub0000_xor<9>
    SLICE_X23Y15.G2      net (fanout=1)        0.399   custom_yellow_on_addsub0000<9>
    SLICE_X23Y15.COUT    Topcyg                1.001   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<9>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X38Y24.G4      net (fanout=2)        1.566   custom_yellow_on
    SLICE_X38Y24.Y       Tilo                  0.759   vgaRed_2
                                                       red_disp<0>113
    SLICE_X41Y24.F1      net (fanout=6)        1.153   red_disp<0>113
    SLICE_X41Y24.CLK     Tfck                  0.837   ILA_inst/U0/iTRIG_IN<5>
                                                       red<0>1
                                                       ILA_inst/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.854ns (6.277ns logic, 6.577ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          ILA_inst/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.834ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to ILA_inst/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.Y       Tciny                 0.869   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_xor<3>
    SLICE_X23Y12.G3      net (fanout=1)        0.379   custom_yellow_on_addsub0000<3>
    SLICE_X23Y12.COUT    Topcyg                1.001   Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<3>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
    SLICE_X23Y13.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<3>
    SLICE_X23Y13.COUT    Tbyp                  0.118   Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<4>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
    SLICE_X23Y14.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<5>
    SLICE_X23Y14.COUT    Tbyp                  0.118   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<6>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.COUT    Tbyp                  0.118   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<8>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X38Y24.G4      net (fanout=2)        1.566   custom_yellow_on
    SLICE_X38Y24.Y       Tilo                  0.759   vgaRed_2
                                                       red_disp<0>113
    SLICE_X41Y24.F1      net (fanout=6)        1.153   red_disp<0>113
    SLICE_X41Y24.CLK     Tfck                  0.837   ILA_inst/U0/iTRIG_IN<5>
                                                       red<0>1
                                                       ILA_inst/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.834ns (6.277ns logic, 6.557ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_VPC_0 (FF)
  Destination:          ILA_inst/U0/I_TQ0.G_TW[5].U_TQ (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.834ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_VPC_0 to ILA_inst/U0/I_TQ0.G_TW[5].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y25.XQ      Tcko                  0.591   vga_color_bar/r_reg_VPC<0>
                                                       vga_color_bar/r_reg_VPC_0
    SLICE_X21Y11.F1      net (fanout=8)        2.041   vga_color_bar/r_reg_VPC<0>
    SLICE_X21Y11.COUT    Topcyf                1.162   custom_yellow_on_addsub0000<0>
                                                       vga_color_bar/r_reg_VPC<0>_rt.1
                                                       Madd_custom_yellow_on_addsub0000_cy<0>
                                                       Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<1>
    SLICE_X21Y12.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<2>
                                                       Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<3>
    SLICE_X21Y13.COUT    Tbyp                  0.118   custom_yellow_on_addsub0000<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<4>
                                                       Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   Madd_custom_yellow_on_addsub0000_cy<5>
    SLICE_X21Y14.Y       Tciny                 0.869   custom_yellow_on_addsub0000<6>
                                                       Madd_custom_yellow_on_addsub0000_cy<6>
                                                       Madd_custom_yellow_on_addsub0000_xor<7>
    SLICE_X23Y14.G3      net (fanout=1)        0.379   custom_yellow_on_addsub0000<7>
    SLICE_X23Y14.COUT    Topcyg                1.001   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_lut<7>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.CIN     net (fanout=1)        0.000   Mcompar_custom_yellow_on_cmp_ge0000_cy<7>
    SLICE_X23Y15.COUT    Tbyp                  0.118   custom_yellow_on_cmp_ge0000
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<8>
                                                       Mcompar_custom_yellow_on_cmp_ge0000_cy<9>
    SLICE_X27Y24.G2      net (fanout=1)        1.418   custom_yellow_on_cmp_ge0000
    SLICE_X27Y24.Y       Tilo                  0.704   N14
                                                       custom_yellow_on_and00001
    SLICE_X38Y24.G4      net (fanout=2)        1.566   custom_yellow_on
    SLICE_X38Y24.Y       Tilo                  0.759   vgaRed_2
                                                       red_disp<0>113
    SLICE_X41Y24.F1      net (fanout=6)        1.153   red_disp<0>113
    SLICE_X41Y24.CLK     Tfck                  0.837   ILA_inst/U0/iTRIG_IN<5>
                                                       red<0>1
                                                       ILA_inst/U0/I_TQ0.G_TW[5].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                     12.834ns (6.277ns logic, 6.557ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X1Y4.DIB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.645ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF (FF)
  Destination:          ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.047 - 0.031)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF to ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y37.YQ      Tcko                  0.522   ILA_inst/U0/I_NO_D.U_ILA/iDATA<3>
                                                       ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF
    RAMB16_X1Y4.DIB0     net (fanout=1)        0.265   ILA_inst/U0/I_NO_D.U_ILA/iDATA<2>
    RAMB16_X1Y4.CLKB     Tbckd       (-Th)     0.126   ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i
                                                       ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.396ns logic, 0.265ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAMB16_X1Y4.DIB4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.649ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF (FF)
  Destination:          ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.047 - 0.035)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF to ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y41.YQ      Tcko                  0.522   ILA_inst/U0/I_NO_D.U_ILA/iDATA<23>
                                                       ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF
    RAMB16_X1Y4.DIB4     net (fanout=1)        0.265   ILA_inst/U0/I_NO_D.U_ILA/iDATA<22>
    RAMB16_X1Y4.CLKB     Tbckd       (-Th)     0.126   ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i
                                                       ILA_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[3].U_BRAM/ram_rt1_s1_s8_if.ram_rt1_s1_s8_i.B
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.396ns logic, 0.265ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X30Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.717ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ILA_inst/U0/I_TQ0.G_TW[19].U_TQ (FF)
  Destination:          ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ILA_inst/U0/I_TQ0.G_TW[19].U_TQ to ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.XQ      Tcko                  0.474   ILA_inst/U0/iTRIG_IN<19>
                                                       ILA_inst/U0/I_TQ0.G_TW[19].U_TQ
    SLICE_X30Y41.BX      net (fanout=2)        0.392   ILA_inst/U0/iTRIG_IN<19>
    SLICE_X30Y41.CLK     Tdh         (-Th)     0.149   ILA_inst/U0/I_NO_D.U_ILA/iDATA<19>
                                                       ILA_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.717ns (0.325ns logic, 0.392ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_color_bar/r_reg_HPC<1>/SR
  Logical resource: vga_color_bar/r_reg_HPC_1/SR
  Location pin: SLICE_X34Y23.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vga_color_bar/r_reg_HPC<1>/SR
  Logical resource: vga_color_bar/r_reg_HPC_1/SR
  Location pin: SLICE_X34Y23.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_color_bar/r_reg_HPC<1>/SR
  Logical resource: vga_color_bar/r_reg_HPC_0/SR
  Location pin: SLICE_X34Y23.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.023|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10048 paths, 0 nets, and 1585 connections

Design statistics:
   Minimum period:  13.023ns{1}   (Maximum frequency:  76.787MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 18 13:13:42 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



