

================================================================
== Vitis HLS Report for 'dup_strm_Pipeline_VITIS_LOOP_506_1'
================================================================
* Date:           Wed Jun  7 23:11:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  3.272 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  33.000 ns|  33.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_506_1  |        1|        1|         2|          1|          1|     1|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      12|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|       5|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       5|     102|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_173                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_178                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_e_6_phi_fu_109_p4  |   9|          2|    1|          2|
    |e_6_reg_106                   |   9|          2|    1|          2|
    |end_nblk_strm1_blk_n          |   9|          2|    1|          2|
    |end_nblk_strm2_blk_n          |   9|          2|    1|          2|
    |end_nblk_strm_blk_n           |   9|          2|    1|          2|
    |nblk_strm1_blk_n              |   9|          2|    1|          2|
    |nblk_strm2_blk_n              |   9|          2|    1|          2|
    |nblk_strm_blk_n               |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  90|         20|   10|         20|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |e_6_reg_106              |  1|   0|    1|          0|
    |e_7_reg_117              |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  dup_strm_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  dup_strm_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  dup_strm_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  dup_strm_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  dup_strm_Pipeline_VITIS_LOOP_506_1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  dup_strm_Pipeline_VITIS_LOOP_506_1|  return value|
|end_nblk_strm_dout             |   in|    1|     ap_fifo|                       end_nblk_strm|       pointer|
|end_nblk_strm_num_data_valid   |   in|    6|     ap_fifo|                       end_nblk_strm|       pointer|
|end_nblk_strm_fifo_cap         |   in|    6|     ap_fifo|                       end_nblk_strm|       pointer|
|end_nblk_strm_empty_n          |   in|    1|     ap_fifo|                       end_nblk_strm|       pointer|
|end_nblk_strm_read             |  out|    1|     ap_fifo|                       end_nblk_strm|       pointer|
|nblk_strm_dout                 |   in|   64|     ap_fifo|                           nblk_strm|       pointer|
|nblk_strm_num_data_valid       |   in|    6|     ap_fifo|                           nblk_strm|       pointer|
|nblk_strm_fifo_cap             |   in|    6|     ap_fifo|                           nblk_strm|       pointer|
|nblk_strm_empty_n              |   in|    1|     ap_fifo|                           nblk_strm|       pointer|
|nblk_strm_read                 |  out|    1|     ap_fifo|                           nblk_strm|       pointer|
|nblk_strm1_din                 |  out|   64|     ap_fifo|                          nblk_strm1|       pointer|
|nblk_strm1_num_data_valid      |   in|    6|     ap_fifo|                          nblk_strm1|       pointer|
|nblk_strm1_fifo_cap            |   in|    6|     ap_fifo|                          nblk_strm1|       pointer|
|nblk_strm1_full_n              |   in|    1|     ap_fifo|                          nblk_strm1|       pointer|
|nblk_strm1_write               |  out|    1|     ap_fifo|                          nblk_strm1|       pointer|
|end_nblk_strm1_din             |  out|    1|     ap_fifo|                      end_nblk_strm1|       pointer|
|end_nblk_strm1_num_data_valid  |   in|    6|     ap_fifo|                      end_nblk_strm1|       pointer|
|end_nblk_strm1_fifo_cap        |   in|    6|     ap_fifo|                      end_nblk_strm1|       pointer|
|end_nblk_strm1_full_n          |   in|    1|     ap_fifo|                      end_nblk_strm1|       pointer|
|end_nblk_strm1_write           |  out|    1|     ap_fifo|                      end_nblk_strm1|       pointer|
|nblk_strm2_din                 |  out|   64|     ap_fifo|                          nblk_strm2|       pointer|
|nblk_strm2_num_data_valid      |   in|    6|     ap_fifo|                          nblk_strm2|       pointer|
|nblk_strm2_fifo_cap            |   in|    6|     ap_fifo|                          nblk_strm2|       pointer|
|nblk_strm2_full_n              |   in|    1|     ap_fifo|                          nblk_strm2|       pointer|
|nblk_strm2_write               |  out|    1|     ap_fifo|                          nblk_strm2|       pointer|
|end_nblk_strm2_din             |  out|    1|     ap_fifo|                      end_nblk_strm2|       pointer|
|end_nblk_strm2_num_data_valid  |   in|    6|     ap_fifo|                      end_nblk_strm2|       pointer|
|end_nblk_strm2_fifo_cap        |   in|    6|     ap_fifo|                      end_nblk_strm2|       pointer|
|end_nblk_strm2_full_n          |   in|    1|     ap_fifo|                      end_nblk_strm2|       pointer|
|end_nblk_strm2_write           |  out|    1|     ap_fifo|                      end_nblk_strm2|       pointer|
|e                              |   in|    1|     ap_none|                                   e|        scalar|
+-------------------------------+-----+-----+------------+------------------------------------+--------------+

