$date
	Fri Oct 27 10:04:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module shiftreg6bit_tb $end
$var wire 6 ! data [6:1] $end
$var parameter 32 " timeout $end
$var reg 1 # clk $end
$var reg 1 $ load $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ load $end
$var wire 6 % data [6:1] $end
$scope module d1 $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var reg 1 & q $end
$upscope $end
$scope module d2 $end
$var wire 1 # clk $end
$var wire 1 ' d $end
$var reg 1 ( q $end
$upscope $end
$scope module d3 $end
$var wire 1 # clk $end
$var wire 1 ) d $end
$var reg 1 * q $end
$upscope $end
$scope module d4 $end
$var wire 1 # clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$upscope $end
$scope module d5 $end
$var wire 1 # clk $end
$var wire 1 - d $end
$var reg 1 . q $end
$upscope $end
$scope module d6 $end
$var wire 1 # clk $end
$var wire 1 / d $end
$var reg 1 0 q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111110100 "
$end
#0
$dumpvars
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
bx %
1$
0#
bx !
$end
#20
1'
bx1 !
bx1 %
1&
1#
#40
0#
#60
1)
bx11 !
bx11 %
1(
1#
#80
0#
#100
1+
bx111 !
bx111 %
1*
1#
#120
0#
#140
1-
bx1111 !
bx1111 %
1,
1#
#160
0#
#180
1/
bx11111 !
bx11111 %
1.
1#
#200
0#
#220
b111111 !
b111111 %
10
1#
#240
0#
#260
1#
#280
0#
#300
1#
#320
0#
#340
1#
#360
0#
#380
1#
#400
0#
#420
1#
#440
0#
#460
1#
#480
0#
#500
1#
#520
0#
