
*** Running vivado
    with args -log Lab9_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab9_2.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source Lab9_2.tcl -notrace
Command: synth_design -top Lab9_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 417.230 ; gain = 97.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab9_2' [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/sources_1/new/Lab9_2.v:3]
INFO: [Synth 8-5534] Detected attribute (* DONT_TOUCH = "TRUE" *) [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/sources_1/new/Lab9_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Lab9_2' (1#1) [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/sources_1/new/Lab9_2.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 472.207 ; gain = 152.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 472.207 ; gain = 152.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 472.207 ; gain = 152.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc]
WARNING: [Vivado 12-180] No cells matched '<w1>'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:10]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w1>]'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w1_inferred_i_1>'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:11]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w1_inferred_i_1>]'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w2_inferred_i_1>'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:12]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w2_inferred_i_1>]'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w3_inferred_i_1>'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:13]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w3_inferred_i_1>]'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w4_inferred_i_1>'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:14]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w4_inferred_i_1>]'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w5_inferred_i_1>'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:15]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w5_inferred_i_1>]'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched '<w6_inferred_i_1>'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:16]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells <w6_inferred_i_1>]'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w1'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w2'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w3'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w4'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w5'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'w6'. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.srcs/constrs_1/new/Lab9_2_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab9_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab9_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 782.324 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 782.324 ; gain = 462.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 782.324 ; gain = 462.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 782.324 ; gain = 462.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 782.324 ; gain = 462.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 782.324 ; gain = 462.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 798.836 ; gain = 478.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 798.910 ; gain = 478.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 798.910 ; gain = 478.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 800.039 ; gain = 480.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 480.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 480.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 480.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 480.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 480.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     9|
|2     |LUT2 |     1|
|3     |IBUF |     1|
|4     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 480.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 800.039 ; gain = 169.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 800.039 ; gain = 480.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 20 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 816.340 ; gain = 508.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/gte0002/lab9_mod/project_9_2/project_9_2.runs/synth_1/Lab9_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab9_2_utilization_synth.rpt -pb Lab9_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 816.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 08:53:13 2021...
