read_verilog 8input_15.v
flatten
splitnets -ports
hierarchy -auto-top
proc
techmap
opt
abc -g NOR
opt
hierarchy -auto-top
opt_clean -purge
show -format pdf -prefix ./15/8input_15_yosys
write_edif ./15/8input_15.edif
write_json ./15/8input_15.json
