Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5c3826b0801d460f847beb7359e45f63 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RUI_test_behav xil_defaultlib.RUI_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addra' [D:/Data/Vivado/RIU/RIU.srcs/sources_1/new/RUITEST.v:108]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCM
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ID1
Compiling module xil_defaultlib.FD_TOP
Compiling module xil_defaultlib.ID2
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.RegisterF
Compiling module xil_defaultlib.RF_top
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.FlagU
Compiling module xil_defaultlib.ALU_TOPP
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.NumberDisplayOne
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.NumberDisplay
Compiling module xil_defaultlib.RUITEST
Compiling module xil_defaultlib.RUI_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot RUI_test_behav
