---
COUNT: 1
DESCRIPTION: HSU_PWP_FIP CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw0_hi_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw3_lo_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msix_dw0_hi_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msix_dw1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msix_dw2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_tph_dw1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw0_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw1_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw2_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw3_hi_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_fid_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_lmb_merr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_ind_merr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw0_hi_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msi_dw3_lo_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msix_dw0_hi_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msix_dw1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_msix_dw2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_cap_tph_dw1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw0_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw1_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw2_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_dw3_hi_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_fid_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_lmb_serr
      WIDTH: 1
    - DESCRIPTION: ''
      NAME: mem_tab_msix_ind_serr
      WIDTH: 1
    - DESCRIPTION: bad_msi_req msivec_mode violation
      NAME: non_fatal_err_01
      WIDTH: 1
    - DESCRIPTION: 'msi  req dropped due to ~msi_en  | msi_en & msix_en '
      NAME: non_fatal_err_02
      WIDTH: 1
    - DESCRIPTION: 'msix req dropped due to ~msix_en | msi_en & msix_en '
      NAME: non_fatal_err_03
      WIDTH: 1
INTR_PORT_EN: 1
NAME: HSU_PWP_FIP_AN
PARENTNAME: HSU_3_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: hsu_pwp_fip_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: hsu_pwp_fip_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: hsu_pwp_fip_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw0_hi_merr
        WIDTH: 1
      - &2
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw1_merr
        WIDTH: 1
      - &3
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw2_merr
        WIDTH: 1
      - &4
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw3_lo_merr
        WIDTH: 1
      - &5
        DESCRIPTION: ''
        NAME: mem_cap_msix_dw0_hi_merr
        WIDTH: 1
      - &6
        DESCRIPTION: ''
        NAME: mem_cap_msix_dw1_merr
        WIDTH: 1
      - &7
        DESCRIPTION: ''
        NAME: mem_cap_msix_dw2_merr
        WIDTH: 1
      - &8
        DESCRIPTION: ''
        NAME: mem_cap_tph_dw1_merr
        WIDTH: 1
      - &9
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw0_merr
        WIDTH: 1
      - &10
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw1_merr
        WIDTH: 1
      - &11
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw2_merr
        WIDTH: 1
      - &12
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw3_hi_merr
        WIDTH: 1
      - &13
        DESCRIPTION: ''
        NAME: mem_tab_msix_fid_merr
        WIDTH: 1
      - &14
        DESCRIPTION: ''
        NAME: mem_tab_msix_lmb_merr
        WIDTH: 1
      - &15
        DESCRIPTION: ''
        NAME: mem_tab_msix_ind_merr
        WIDTH: 1
    NAME: hsu_pwp_fip_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: hsu_pwp_fip_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: hsu_pwp_fip_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: hsu_pwp_fip_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
    NAME: hsu_pwp_fip_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &16
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw0_hi_serr
        WIDTH: 1
      - &17
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw1_serr
        WIDTH: 1
      - &18
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw2_serr
        WIDTH: 1
      - &19
        DESCRIPTION: ''
        NAME: mem_cap_msi_dw3_lo_serr
        WIDTH: 1
      - &20
        DESCRIPTION: ''
        NAME: mem_cap_msix_dw0_hi_serr
        WIDTH: 1
      - &21
        DESCRIPTION: ''
        NAME: mem_cap_msix_dw1_serr
        WIDTH: 1
      - &22
        DESCRIPTION: ''
        NAME: mem_cap_msix_dw2_serr
        WIDTH: 1
      - &23
        DESCRIPTION: ''
        NAME: mem_cap_tph_dw1_serr
        WIDTH: 1
      - &24
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw0_serr
        WIDTH: 1
      - &25
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw1_serr
        WIDTH: 1
      - &26
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw2_serr
        WIDTH: 1
      - &27
        DESCRIPTION: ''
        NAME: mem_tab_msix_dw3_hi_serr
        WIDTH: 1
      - &28
        DESCRIPTION: ''
        NAME: mem_tab_msix_fid_serr
        WIDTH: 1
      - &29
        DESCRIPTION: ''
        NAME: mem_tab_msix_lmb_serr
        WIDTH: 1
      - &30
        DESCRIPTION: ''
        NAME: mem_tab_msix_ind_serr
        WIDTH: 1
      - &31
        DESCRIPTION: bad_msi_req msivec_mode violation
        NAME: non_fatal_err_01
        WIDTH: 1
      - &32
        DESCRIPTION: 'msi  req dropped due to ~msi_en  | msi_en & msix_en '
        NAME: non_fatal_err_02
        WIDTH: 1
      - &33
        DESCRIPTION: 'msix req dropped due to ~msix_en | msi_en & msix_en '
        NAME: non_fatal_err_03
        WIDTH: 1
    NAME: hsu_pwp_fip_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
    NAME: hsu_pwp_fip_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
    NAME: hsu_pwp_fip_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
    NAME: hsu_pwp_fip_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
    NAME: hsu_pwp_fip_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for HSU_PWP_FIP Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: '{hsu_pwp_fip}{mod_id}'
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: '{hsu_pwp_fip}{mod_id}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_pwp_fip}{version}'
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: '{hsu_pwp_fip}{version}'
        WIDTH: 8
      - ATTR: 1
        DEFAULT: '{hsu_pwp_fip}{features}'
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: '{hsu_pwp_fip}{features}'
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: hsu_pwp_fip_features
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: hsu_pwp_fip_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: hsu_pwp_fip_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: general control reg 1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: '0:x16, 1:x8x8, 2:x4x4x4x4, 3:x8x4x4'
        NAME: bif_mode
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: 'k_variables ready, per core; [0]=core0, ...'
        NAME: k_var_rdy
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: ''
        NAME: pl_ltssm_enable
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: 'unused: was: wu enable for flr req, per core; [0]=core0, ...'
        NAME: wuen_flr_req
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: 'unused: was: wu enable for pin state, per core; [0]=core0, ...'
        NAME: wuen_evt0
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: 'unused: was: wu enable for report evt, core0'
        NAME: wuen_evt1_c0
        WIDTH: 6
      - DEFAULT: 63
        DESCRIPTION: 'unused: was: wu enable for report evt, core1'
        NAME: wuen_evt1_c1
        WIDTH: 6
      - DEFAULT: 63
        DESCRIPTION: 'unused: was: wu enable for report evt, core2'
        NAME: wuen_evt1_c2
        WIDTH: 6
      - DEFAULT: 63
        DESCRIPTION: 'unused: was: wu enable for report evt, core3'
        NAME: wuen_evt1_c3
        WIDTH: 6
      - DEFAULT: 15
        DESCRIPTION: 'unused: was: wu enable for tostatus, per core; [0]=core0, ...'
        NAME: wuen_evt3
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: 'unused: was: wu enable for test_out_101, per core; [0]=core0, ...'
        NAME: wuen_evt4
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: 'unused: was: wu enable for fmask chg, per core; [0]=core0, ...'
        NAME: wuen_evt5
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: 'unused: was: wu enable for vf en chg, per core; [0]=core0, ...'
        NAME: wuen_evt6
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: 'unused: was: wu enable for flr, per core; [0]=core0, ...'
        NAME: wuen_evt7
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'num vecs per func, 0=8 (default), 1=16, 2=32, 3=rsvd'
        NAME: msivec_mode
        WIDTH: 2
    NAME: csr_pwp1
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: general control reg 2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for entering HOT_RESET     , per core; [0]=core0, ...'
        NAME: wuen_evt8
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for entering Disable Link  , per core; [0]=core0, ...'
        NAME: wuen_evt9
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for entering Link Recovery , per core; [0]=core0, ...'
        NAME: wuen_evt10
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for entering L1            , per core; [0]=core0, ...'
        NAME: wuen_evt11
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for entering L2            , per core; [0]=core0, ...'
        NAME: wuen_evt12
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for pl_exit from 111       , per core; [0]=core0, ...'
        NAME: wuen_pl_exit
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for power_state change     , per pf  ; [0]=pf0, ...'
        NAME: wuen_pwr_st_c0
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for power_state change     , per pf  ; [0]=pf0, ...'
        NAME: wuen_pwr_st_c1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for power_state change     , per pf  ; [0]=pf0, ...'
        NAME: wuen_pwr_st_c2
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for power_state change     , per pf  ; [0]=pf0, ...'
        NAME: wuen_pwr_st_c3
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for pf_bme change          , per core; [0]=core0, ...'
        NAME: wuen_pf_bme
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: 'unused: was: wu enable for vf_bme change          , per core; [0]=core0, ...'
        NAME: wuen_vf_bme
        WIDTH: 4
    NAME: csr_pwp2
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: WU enables register per core 0-3
    FLDLST: &34
      - DEFAULT: 0
        DESCRIPTION: wu enable for pin state
        NAME: wuen_int_pin
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for report evt
        NAME: wuen_report_event
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: wu enable for tostatus
        NAME: wuen_pm_l2_status
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for test_out_101 link up
        NAME: wuen_link_status
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for fmask chg
        NAME: wuen_msix_fmask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for vf en chg
        NAME: wuen_vf_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for flr request
        NAME: wuen_flr_req
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for entering HOT_RESET
        NAME: wuen_ltssm_hot_rst
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for entering Disable Link
        NAME: wuen_ltssm_dis_link
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for entering Link Recovery
        NAME: wuen_ltssm_link_rcvr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for entering L1
        NAME: wuen_ltssm_enter_l1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for entering L2
        NAME: wuen_ltssm_enter_l2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for pl_exit from 111
        NAME: wuen_pl_exit
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'wu enable for power_state change, per pf; [0]=pf0, ...'
        NAME: wuen_pwr_st
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: wu enable for pf_bme change
        NAME: wuen_pf_bme
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wu enable for vf_bme change
        NAME: wuen_vf_bme
        WIDTH: 1
    NAME: csr_pwp_wuen_0
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: WU enables register per core 0-3
    FLDLST: *34
    NAME: csr_pwp_wuen_1
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: WU enables register per core 0-3
    FLDLST: *34
    NAME: csr_pwp_wuen_2
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: WU enables register per core 0-3
    FLDLST: *34
    NAME: csr_pwp_wuen_3
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: FID to FLR
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: FLR drop enable for UFID
        NAME: flr_fid_vec
        WIDTH: 272
    NAME: csr_flr_fid
  - ATTR: 6
    DESCRIPTION: csr_pwp_err_log
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: pwp_err_log
        WIDTH: 32
    NAME: csr_pwp_err_log
  - ATTR: 6
    DESCRIPTION: csr_pwp_mem_init_cmd
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                     [0]  - init cap_msi_dw0_hi
                                     [1]  - init cap_msi_dw1
                                     [2]  - init cap_msi_dw2
                                     [3]  - init cap_msi_dw3_lo
                                     [4]  - init cap_msix_dw0_hi
                                     [5]  - init cap_msix_dw1
                                     [6]  - init cap_msix_dw2
                                     [7]  - init cap_tph_dw1
                                     [8]  - init tab_msix_dw0
                                     [9]  - init tab_msix_dw1
                                     [10] - init tab_msix_dw2
                                     [11] - init tab_msix_dw3_hi
                                     [12] - init tab_msix_fid
                                     [13] - init tab_msix_lmb
                                     [14] - init tab_msix_ind
                  
        NAME: pwp_mem_init_cmd
        WIDTH: 15
    NAME: csr_pwp_mem_init_cmd
  - ATTR: 10
    DESCRIPTION: csr_pwp_mem_init_status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                     [0]  - done cap_msi_dw0_hi
                                     [1]  - done cap_msi_dw1
                                     [2]  - done cap_msi_dw2
                                     [3]  - done cap_msi_dw3_lo
                                     [4]  - done cap_msix_dw0_hi
                                     [5]  - done cap_msix_dw1
                                     [6]  - done cap_msix_dw2
                                     [7]  - done cap_tph_dw1
                                     [8]  - done tab_msix_dw0
                                     [9]  - done tab_msix_dw1
                                     [10] - done tab_msix_dw2
                                     [11] - done tab_msix_dw3_hi
                                     [12] - done tab_msix_fid
                                     [13] - done tab_msix_lmb
                                     [14] - done tab_msix_ind
                  
        NAME: pwp_mem_init_status
        WIDTH: 15
    NAME: csr_pwp_mem_init_status
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_cap_msi_dw0_lo
    FLDLST:
      - DEFAULT: 88
        DESCRIPTION: next is MSI-X
        NAME: next_ptr
        WIDTH: 8
      - DEFAULT: 5
        DESCRIPTION: ''
        NAME: cap_id
        WIDTH: 8
    NAME: csr_cap_msi_dw0_lo
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_cap_msix_dw0_lo
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'next is NONE in pci cfg spc, others in pcie ext cfg space'
        NAME: next_ptr
        WIDTH: 8
      - DEFAULT: 17
        DESCRIPTION: ''
        NAME: cap_id
        WIDTH: 8
    NAME: csr_cap_msix_dw0_lo
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_cap_tph_dw0
    FLDLST:
      - DEFAULT: 2060
        DESCRIPTION: next is ATS
        NAME: next_ptr
        WIDTH: 12
      - DEFAULT: 1
        DESCRIPTION: ''
        NAME: cap_ver
        WIDTH: 4
      - DEFAULT: 23
        DESCRIPTION: ''
        NAME: cap_id
        WIDTH: 16
    NAME: csr_cap_tph_dw0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: csr_cap_ats_dw0
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: next is NONE
        NAME: next_ptr
        WIDTH: 12
      - DEFAULT: 1
        DESCRIPTION: ''
        NAME: cap_ver
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: ''
        NAME: cap_id
        WIDTH: 16
    NAME: csr_cap_ats_dw0
  - ATTR: 10
    DESCRIPTION: csr_sta_msix_fm
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: sta_msix_fm
        WIDTH: 272
    NAME: csr_sta_msix_fm
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: csr_fid_base
    FLDLST: &35
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: fid_base
        WIDTH: 9
    NAME: csr_fid_base_0
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: csr_fid_base
    FLDLST: *35
    NAME: csr_fid_base_1
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: csr_fid_base
    FLDLST: *35
    NAME: csr_fid_base_2
  - ATTR: 5
    COUNT: 4
    DESCRIPTION: csr_fid_base
    FLDLST: *35
    NAME: csr_fid_base_3
  - ATTR: 5
    DESCRIPTION: PWP FLA Ring Module ID
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: module_id
        WIDTH: 8
    NAME: pwp_fla_ring_module_id_cfg
  - ATTR: 5
    DESCRIPTION: PWP mem error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw0_hi
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw3_lo
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_dw0_hi
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_dw1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_dw2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_tph_dw1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw3_hi
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_fid
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_lmb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_ind
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: '0=UC, 1=Correctable'
        NAME: err_type
        WIDTH: 1
    NAME: pwp_mem_err_inj_cfg
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                    [ 0]  uncorr err cap_msi_dw0_hi
                                                    [ 1]  uncorr err cap_msi_dw1
                                                    [ 2]  uncorr err cap_msi_dw2
                                                    [ 3]  uncorr err cap_msi_dw3_lo
                                                    [ 4]  uncorr err cap_msix_dw0_hi
                                                    [ 5]  uncorr err cap_msix_dw1
                                                    [ 6]  uncorr err cap_msix_dw2
                                                    [ 7]  uncorr err cap_tph_dw1
                                                    [ 8]  uncorr err tab_msix_dw0
                                                    [ 9]  uncorr err tab_msix_dw1
                                                    [10]  uncorr err tab_msix_dw2
                                                    [11]  uncorr err tab_msix_dw3_hi
                                                    [12]  uncorr err tab_msix_fid
                                                    [13]  uncorr err tab_msix_lmb
                                                    [14]  uncorr err tab_msix_ind
                                                  
        NAME: val
        WIDTH: 15
    NAME: pwp_sram_log_err0
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                                   First SRAM ECC error detected (1-hot)
                                                   Set when first error is detected
                                                   Reset when corresponding interrupt status bit is cleared
                                                    [ 0]  correc err cap_msi_dw0_hi
                                                    [ 1]  correc err cap_msi_dw1
                                                    [ 2]  correc err cap_msi_dw2
                                                    [ 3]  correc err cap_msi_dw3_lo
                                                    [ 4]  correc err cap_msix_dw0_hi
                                                    [ 5]  correc err cap_msix_dw1
                                                    [ 6]  correc err cap_msix_dw2
                                                    [ 7]  correc err cap_tph_dw1
                                                    [ 8]  correc err tab_msix_dw0
                                                    [ 9]  correc err tab_msix_dw1
                                                    [10]  correc err tab_msix_dw2
                                                    [11]  correc err tab_msix_dw3_hi
                                                    [12]  correc err tab_msix_fid
                                                    [13]  correc err tab_msix_lmb
                                                    [14]  correc err tab_msix_ind
                                                  
        NAME: val
        WIDTH: 15
    NAME: pwp_sram_log_err1
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 16
    NAME: pwp_sram_log_syndrome0
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Syndrome related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 16
    NAME: pwp_sram_log_syndrome1
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 13
    NAME: pwp_sram_log_addr0
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Address related to ECC error detected while reading data from SRAM
        NAME: val
        WIDTH: 13
    NAME: pwp_sram_log_addr1
  - ATTR: 6
    DESCRIPTION: csr_cap_msi_dw0_hi
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw0_hi
        WIDTH: 8
    NAME: csr_cap_msi_dw0_hi
  - ATTR: 6
    DESCRIPTION: csr_cap_msi_dw1
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw1
        WIDTH: 32
    NAME: csr_cap_msi_dw1
  - ATTR: 6
    DESCRIPTION: csr_cap_msi_dw2
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw2
        WIDTH: 32
    NAME: csr_cap_msi_dw2
  - ATTR: 6
    DESCRIPTION: csr_cap_msi_dw3_lo
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw3_lo
        WIDTH: 16
    NAME: csr_cap_msi_dw3_lo
  - ATTR: 6
    DESCRIPTION: csr_cap_msix_dw0_hi
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_dw0_hi
        WIDTH: 11
    NAME: csr_cap_msix_dw0_hi
  - ATTR: 6
    DESCRIPTION: csr_cap_msix_dw1
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_dw1
        WIDTH: 32
    NAME: csr_cap_msix_dw1
  - ATTR: 6
    DESCRIPTION: csr_cap_msix_dw2
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_dw2
        WIDTH: 32
    NAME: csr_cap_msix_dw2
  - ATTR: 6
    DESCRIPTION: csr_cap_tph_dw1
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_tph_dw1
        WIDTH: 16
    NAME: csr_cap_tph_dw1
  - ATTR: 6
    DESCRIPTION: csr_cap_tph_dw2
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_tph_dw2
        WIDTH: 32
    NAME: csr_cap_tph_dw2
  - ATTR: 6
    DESCRIPTION: csr_cap_ats_dw1
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_ats_dw1
        WIDTH: 32
    NAME: csr_cap_ats_dw1
  - ATTR: 6
    DESCRIPTION: csr_cap_msi_dw4
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_dw4
        WIDTH: 32
    NAME: csr_cap_msi_dw4
  - ATTR: 6
    DESCRIPTION: csr_cap_msi_pvm
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: ''
        NAME: cap_msi_pvm
        WIDTH: 1
    NAME: csr_cap_msi_pvm
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_pvm
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: ''
        NAME: tab_msix_pvm
        WIDTH: 1
    NAME: csr_tab_msix_pvm
  - ATTR: 6
    DESCRIPTION: csr_cap_msi_en
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msi_en
        WIDTH: 1
    NAME: csr_cap_msi_en
  - ATTR: 6
    DESCRIPTION: csr_cap_msix_en
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_en
        WIDTH: 1
    NAME: csr_cap_msix_en
  - ATTR: 6
    DESCRIPTION: csr_cap_msix_fm
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cap_msix_fm
        WIDTH: 1
    NAME: csr_cap_msix_fm
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_dw0
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw0
        WIDTH: 32
    NAME: csr_tab_msix_dw0
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_dw1
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw1
        WIDTH: 32
    NAME: csr_tab_msix_dw1
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_dw2
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw2
        WIDTH: 32
    NAME: csr_tab_msix_dw2
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_dw3_hi
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_dw3_hi
        WIDTH: 16
    NAME: csr_tab_msix_dw3_hi
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_fid
    ENTRIES: 6144
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_fid
        WIDTH: 9
    NAME: csr_tab_msix_fid
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_lmb
    ENTRIES: 272
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_lmb
        WIDTH: 13
    NAME: csr_tab_msix_lmb
  - ATTR: 6
    DESCRIPTION: csr_tab_msix_ind
    ENTRIES: 8192
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tab_msix_ind
        WIDTH: 13
    NAME: csr_tab_msix_ind
  - ATTR: 6
    DESCRIPTION: ''
    ENTRIES: 24
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: write1 to clear
        NAME: clr_msix_pend
        WIDTH: 256
    NAME: csr_clr_msix_pend
  - ATTR: 6
    DESCRIPTION: ''
    ENTRIES: 9
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: write1 to clear
        NAME: clr_msi_pend
        WIDTH: 256
    NAME: csr_clr_msi_pend
XASIZE: 0
