INFO: [VRFC 10-163] Analyzing VHDL file "E:/Ejercicios_PSD/proyecto_final_PSD/proyecto_final_PSD.ip_user_files/bd/design_1/ip/design_1_xfft_0_1/sim/design_1_xfft_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xfft_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Ejercicios_PSD/proyecto_final_PSD/proyecto_final_PSD.ip_user_files/bd/design_1/sim/design_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Ejercicios_PSD/proyecto_final_PSD/proyecto_final_PSD.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Ejercicios_PSD/fft_ip2.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fft_tb
