
Nucleo_Flight_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e670  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000718  0800e840  0800e840  0000f840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef58  0800ef58  000102a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ef58  0800ef58  0000ff58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ef60  0800ef60  000102a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef60  0800ef60  0000ff60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ef64  0800ef64  0000ff64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002a0  20000000  0800ef68  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e38  200002a0  0800f208  000102a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200010d8  0800f208  000110d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000102a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000166aa  00000000  00000000  000102d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003130  00000000  00000000  0002697a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001608  00000000  00000000  00029ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001153  00000000  00000000  0002b0b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022164  00000000  00000000  0002c20b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a311  00000000  00000000  0004e36f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cb704  00000000  00000000  00068680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00133d84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000776c  00000000  00000000  00133dc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0013b534  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002a0 	.word	0x200002a0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e828 	.word	0x0800e828

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002a4 	.word	0x200002a4
 800020c:	0800e828 	.word	0x0800e828

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <USART2_IRQHandler>:
};

HAL_StatusTypeDef result;

//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART2_IRQHandler(void) {
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 8001028:	4802      	ldr	r0, [pc, #8]	@ (8001034 <USART2_IRQHandler+0x10>)
 800102a:	f007 f995 	bl	8008358 <HAL_UART_IRQHandler>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	20000558 	.word	0x20000558

08001038 <calculate_auto_gyro_speed>:

// Auto Gyro Rotation Sensor ------------------------------------------------------------

// Speed calculation function
void calculate_auto_gyro_speed(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
    auto_gyro_rotation_rate = (pulse_count * 360) / PULSES_PER_ROTATION;
 800103c:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <calculate_auto_gyro_speed+0x38>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8001044:	fb02 f303 	mul.w	r3, r2, r3
 8001048:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <calculate_auto_gyro_speed+0x3c>)
 800104a:	fba2 2303 	umull	r2, r3, r2, r3
 800104e:	095b      	lsrs	r3, r3, #5
 8001050:	ee07 3a90 	vmov	s15, r3
 8001054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001058:	4b07      	ldr	r3, [pc, #28]	@ (8001078 <calculate_auto_gyro_speed+0x40>)
 800105a:	edc3 7a00 	vstr	s15, [r3]
    pulse_count = 0;
 800105e:	4b04      	ldr	r3, [pc, #16]	@ (8001070 <calculate_auto_gyro_speed+0x38>)
 8001060:	2200      	movs	r2, #0
 8001062:	601a      	str	r2, [r3, #0]
}
 8001064:	bf00      	nop
 8001066:	46bd      	mov	sp, r7
 8001068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop
 8001070:	20000d28 	.word	0x20000d28
 8001074:	cccccccd 	.word	0xcccccccd
 8001078:	20000b08 	.word	0x20000b08

0800107c <Stepper_SetStep>:

// Stepper Motor Functions ---------------------------------------------------------------------------
void Stepper_SetStep(uint8_t i) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, steps[i][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4a20      	ldr	r2, [pc, #128]	@ (800110c <Stepper_SetStep+0x90>)
 800108a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800108e:	2b00      	cmp	r3, #0
 8001090:	bf14      	ite	ne
 8001092:	2301      	movne	r3, #1
 8001094:	2300      	moveq	r3, #0
 8001096:	b2db      	uxtb	r3, r3
 8001098:	461a      	mov	r2, r3
 800109a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800109e:	481c      	ldr	r0, [pc, #112]	@ (8001110 <Stepper_SetStep+0x94>)
 80010a0:	f003 fbc6 	bl	8004830 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, steps[i][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	4a19      	ldr	r2, [pc, #100]	@ (800110c <Stepper_SetStep+0x90>)
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	4413      	add	r3, r2
 80010ac:	785b      	ldrb	r3, [r3, #1]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bf14      	ite	ne
 80010b2:	2301      	movne	r3, #1
 80010b4:	2300      	moveq	r3, #0
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	461a      	mov	r2, r3
 80010ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010be:	4814      	ldr	r0, [pc, #80]	@ (8001110 <Stepper_SetStep+0x94>)
 80010c0:	f003 fbb6 	bl	8004830 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, steps[i][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	4a11      	ldr	r2, [pc, #68]	@ (800110c <Stepper_SetStep+0x90>)
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	4413      	add	r3, r2
 80010cc:	789b      	ldrb	r3, [r3, #2]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	bf14      	ite	ne
 80010d2:	2301      	movne	r3, #1
 80010d4:	2300      	moveq	r3, #0
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	461a      	mov	r2, r3
 80010da:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010de:	480d      	ldr	r0, [pc, #52]	@ (8001114 <Stepper_SetStep+0x98>)
 80010e0:	f003 fba6 	bl	8004830 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, steps[i][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	4a09      	ldr	r2, [pc, #36]	@ (800110c <Stepper_SetStep+0x90>)
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4413      	add	r3, r2
 80010ec:	78db      	ldrb	r3, [r3, #3]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	bf14      	ite	ne
 80010f2:	2301      	movne	r3, #1
 80010f4:	2300      	moveq	r3, #0
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	461a      	mov	r2, r3
 80010fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010fe:	4804      	ldr	r0, [pc, #16]	@ (8001110 <Stepper_SetStep+0x94>)
 8001100:	f003 fb96 	bl	8004830 <HAL_GPIO_WritePin>
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	200000ac 	.word	0x200000ac
 8001110:	40020400 	.word	0x40020400
 8001114:	40020c00 	.word	0x40020c00

08001118 <Stepper_Rotate>:

// Rotate the motor a specified number of steps
void Stepper_Rotate(int stepsCount, int delayMs) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
    int direction = (stepsCount > 0) ? 1 : -1;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	dd01      	ble.n	800112c <Stepper_Rotate+0x14>
 8001128:	2301      	movs	r3, #1
 800112a:	e001      	b.n	8001130 <Stepper_Rotate+0x18>
 800112c:	f04f 33ff 	mov.w	r3, #4294967295
 8001130:	60bb      	str	r3, [r7, #8]
    stepsCount = abs(stepsCount);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2b00      	cmp	r3, #0
 8001136:	bfb8      	it	lt
 8001138:	425b      	neglt	r3, r3
 800113a:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < stepsCount; i++) {
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	e021      	b.n	8001186 <Stepper_Rotate+0x6e>
        Stepper_SetStep(stepIndex);
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <Stepper_Rotate+0x80>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	b2db      	uxtb	r3, r3
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff97 	bl	800107c <Stepper_SetStep>
        HAL_Delay(delayMs);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	4618      	mov	r0, r3
 8001152:	f002 fe03 	bl	8003d5c <HAL_Delay>

        stepIndex += direction;
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <Stepper_Rotate+0x80>)
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	4413      	add	r3, r2
 800115e:	4a0e      	ldr	r2, [pc, #56]	@ (8001198 <Stepper_Rotate+0x80>)
 8001160:	6013      	str	r3, [r2, #0]
        if (stepIndex >= 8) stepIndex = 0;
 8001162:	4b0d      	ldr	r3, [pc, #52]	@ (8001198 <Stepper_Rotate+0x80>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2b07      	cmp	r3, #7
 8001168:	dd03      	ble.n	8001172 <Stepper_Rotate+0x5a>
 800116a:	4b0b      	ldr	r3, [pc, #44]	@ (8001198 <Stepper_Rotate+0x80>)
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	e006      	b.n	8001180 <Stepper_Rotate+0x68>
        else if (stepIndex < 0) stepIndex = 7;
 8001172:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <Stepper_Rotate+0x80>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	da02      	bge.n	8001180 <Stepper_Rotate+0x68>
 800117a:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <Stepper_Rotate+0x80>)
 800117c:	2207      	movs	r2, #7
 800117e:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < stepsCount; i++) {
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	3301      	adds	r3, #1
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	68fa      	ldr	r2, [r7, #12]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	429a      	cmp	r2, r3
 800118c:	dbd9      	blt.n	8001142 <Stepper_Rotate+0x2a>
    }
}
 800118e:	bf00      	nop
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000009c 	.word	0x2000009c

0800119c <Stepper_Correction>:

// Rotate the motor to correct its direction to all way to the North
void Stepper_Correction(){
 800119c:	b5b0      	push	{r4, r5, r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
	read_MMC5603();
 80011a2:	f000 fbed 	bl	8001980 <read_MMC5603>
	float dir_change = stepper_direction - direction;
 80011a6:	4b54      	ldr	r3, [pc, #336]	@ (80012f8 <Stepper_Correction+0x15c>)
 80011a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011ac:	4b53      	ldr	r3, [pc, #332]	@ (80012fc <Stepper_Correction+0x160>)
 80011ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b2:	f7ff f889 	bl	80002c8 <__aeabi_dsub>
 80011b6:	4602      	mov	r2, r0
 80011b8:	460b      	mov	r3, r1
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	f7ff fd33 	bl	8000c28 <__aeabi_d2f>
 80011c2:	4603      	mov	r3, r0
 80011c4:	607b      	str	r3, [r7, #4]
	if (dir_change > 180) dir_change -= 360;
 80011c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ca:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001300 <Stepper_Correction+0x164>
 80011ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d6:	dd08      	ble.n	80011ea <Stepper_Correction+0x4e>
 80011d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80011dc:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001304 <Stepper_Correction+0x168>
 80011e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80011e4:	edc7 7a01 	vstr	s15, [r7, #4]
 80011e8:	e010      	b.n	800120c <Stepper_Correction+0x70>
	else if (dir_change < -180) dir_change += 360;
 80011ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80011ee:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8001308 <Stepper_Correction+0x16c>
 80011f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	d507      	bpl.n	800120c <Stepper_Correction+0x70>
 80011fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001200:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 8001304 <Stepper_Correction+0x168>
 8001204:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001208:	edc7 7a01 	vstr	s15, [r7, #4]

	int num_steps = round(dir_change * STEPS_PER_REV / 360);
 800120c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001210:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 800130c <Stepper_Correction+0x170>
 8001214:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001218:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001304 <Stepper_Correction+0x168>
 800121c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001220:	ee16 0a90 	vmov	r0, s13
 8001224:	f7ff f9b0 	bl	8000588 <__aeabi_f2d>
 8001228:	4602      	mov	r2, r0
 800122a:	460b      	mov	r3, r1
 800122c:	ec43 2b10 	vmov	d0, r2, r3
 8001230:	f00c fce4 	bl	800dbfc <round>
 8001234:	ec53 2b10 	vmov	r2, r3, d0
 8001238:	4610      	mov	r0, r2
 800123a:	4619      	mov	r1, r3
 800123c:	f7ff fcac 	bl	8000b98 <__aeabi_d2iz>
 8001240:	4603      	mov	r3, r0
 8001242:	603b      	str	r3, [r7, #0]

	stepper_direction -= (double)num_steps * 360 / STEPS_PER_REV;
 8001244:	4b2c      	ldr	r3, [pc, #176]	@ (80012f8 <Stepper_Correction+0x15c>)
 8001246:	e9d3 4500 	ldrd	r4, r5, [r3]
 800124a:	6838      	ldr	r0, [r7, #0]
 800124c:	f7ff f98a 	bl	8000564 <__aeabi_i2d>
 8001250:	f04f 0200 	mov.w	r2, #0
 8001254:	4b2e      	ldr	r3, [pc, #184]	@ (8001310 <Stepper_Correction+0x174>)
 8001256:	f7ff f9ef 	bl	8000638 <__aeabi_dmul>
 800125a:	4602      	mov	r2, r0
 800125c:	460b      	mov	r3, r1
 800125e:	4610      	mov	r0, r2
 8001260:	4619      	mov	r1, r3
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b2b      	ldr	r3, [pc, #172]	@ (8001314 <Stepper_Correction+0x178>)
 8001268:	f7ff fb10 	bl	800088c <__aeabi_ddiv>
 800126c:	4602      	mov	r2, r0
 800126e:	460b      	mov	r3, r1
 8001270:	4620      	mov	r0, r4
 8001272:	4629      	mov	r1, r5
 8001274:	f7ff f828 	bl	80002c8 <__aeabi_dsub>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	491e      	ldr	r1, [pc, #120]	@ (80012f8 <Stepper_Correction+0x15c>)
 800127e:	e9c1 2300 	strd	r2, r3, [r1]
	if (stepper_direction > 360) stepper_direction -= 360;
 8001282:	4b1d      	ldr	r3, [pc, #116]	@ (80012f8 <Stepper_Correction+0x15c>)
 8001284:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	4b20      	ldr	r3, [pc, #128]	@ (8001310 <Stepper_Correction+0x174>)
 800128e:	f7ff fc63 	bl	8000b58 <__aeabi_dcmpgt>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d00d      	beq.n	80012b4 <Stepper_Correction+0x118>
 8001298:	4b17      	ldr	r3, [pc, #92]	@ (80012f8 <Stepper_Correction+0x15c>)
 800129a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800129e:	f04f 0200 	mov.w	r2, #0
 80012a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <Stepper_Correction+0x174>)
 80012a4:	f7ff f810 	bl	80002c8 <__aeabi_dsub>
 80012a8:	4602      	mov	r2, r0
 80012aa:	460b      	mov	r3, r1
 80012ac:	4912      	ldr	r1, [pc, #72]	@ (80012f8 <Stepper_Correction+0x15c>)
 80012ae:	e9c1 2300 	strd	r2, r3, [r1]
 80012b2:	e018      	b.n	80012e6 <Stepper_Correction+0x14a>
	else if (stepper_direction < 0) stepper_direction += 360;
 80012b4:	4b10      	ldr	r3, [pc, #64]	@ (80012f8 <Stepper_Correction+0x15c>)
 80012b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	f7ff fc2b 	bl	8000b1c <__aeabi_dcmplt>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00c      	beq.n	80012e6 <Stepper_Correction+0x14a>
 80012cc:	4b0a      	ldr	r3, [pc, #40]	@ (80012f8 <Stepper_Correction+0x15c>)
 80012ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001310 <Stepper_Correction+0x174>)
 80012d8:	f7fe fff8 	bl	80002cc <__adddf3>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	4905      	ldr	r1, [pc, #20]	@ (80012f8 <Stepper_Correction+0x15c>)
 80012e2:	e9c1 2300 	strd	r2, r3, [r1]

	Stepper_Rotate(num_steps, 0);
 80012e6:	2100      	movs	r1, #0
 80012e8:	6838      	ldr	r0, [r7, #0]
 80012ea:	f7ff ff15 	bl	8001118 <Stepper_Rotate>
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bdb0      	pop	{r4, r5, r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000d38 	.word	0x20000d38
 80012fc:	20000d30 	.word	0x20000d30
 8001300:	43340000 	.word	0x43340000
 8001304:	43b40000 	.word	0x43b40000
 8001308:	c3340000 	.word	0xc3340000
 800130c:	45800000 	.word	0x45800000
 8001310:	40768000 	.word	0x40768000
 8001314:	40b00000 	.word	0x40b00000

08001318 <set_stepper_north>:

void set_stepper_north(){
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
//	direction_offset = direction;
	stepper_direction = direction;
 800131c:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <set_stepper_north+0x1c>)
 800131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001322:	4905      	ldr	r1, [pc, #20]	@ (8001338 <set_stepper_north+0x20>)
 8001324:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001328:	bf00      	nop
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	20000d30 	.word	0x20000d30
 8001338:	20000d38 	.word	0x20000d38

0800133c <Set_Servo_Angle>:

// Servo Motor Functions -------------------------------------------------------------------------------
void Set_Servo_Angle(uint8_t angle) {
 800133c:	b480      	push	{r7}
 800133e:	b087      	sub	sp, #28
 8001340:	af00      	add	r7, sp, #0
 8001342:	4603      	mov	r3, r0
 8001344:	71fb      	strb	r3, [r7, #7]
    // Limit the angle between 0 and 180
    if (angle > 180) {
 8001346:	79fb      	ldrb	r3, [r7, #7]
 8001348:	2bb4      	cmp	r3, #180	@ 0xb4
 800134a:	d901      	bls.n	8001350 <Set_Servo_Angle+0x14>
        angle = 180;
 800134c:	23b4      	movs	r3, #180	@ 0xb4
 800134e:	71fb      	strb	r3, [r7, #7]
    }

    // Map the angle to the pulse width
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
                           ((SERVO_MAX_PULSE_WIDTH - SERVO_MIN_PULSE_WIDTH) * angle) / 180;
 8001350:	79fa      	ldrb	r2, [r7, #7]
 8001352:	4613      	mov	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4413      	add	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
 800135a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800135e:	617b      	str	r3, [r7, #20]

    // Calculate the duty cycle for the given pulse width
    uint32_t tim_period = htim2.Init.Period + 1;   // Get the timer period
 8001360:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <Set_Servo_Angle+0x54>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	3301      	adds	r3, #1
 8001366:	613b      	str	r3, [r7, #16]
    uint32_t pulse = (tim_period * pulse_width) / (1000000 / SERVO_FREQUENCY);
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	697a      	ldr	r2, [r7, #20]
 800136c:	fb02 f303 	mul.w	r3, r2, r3
 8001370:	4a08      	ldr	r2, [pc, #32]	@ (8001394 <Set_Servo_Angle+0x58>)
 8001372:	fba2 2303 	umull	r2, r3, r2, r3
 8001376:	0b9b      	lsrs	r3, r3, #14
 8001378:	60fb      	str	r3, [r7, #12]

    // Set the pulse width to TIM2 Channel 3
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse);
 800137a:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <Set_Servo_Angle+0x54>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001382:	bf00      	nop
 8001384:	371c      	adds	r7, #28
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	20000510 	.word	0x20000510
 8001394:	d1b71759 	.word	0xd1b71759

08001398 <Servo_Init>:

void Servo_Init() {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Start PWM signal on TIM2 Channel 1
 800139c:	2108      	movs	r1, #8
 800139e:	4802      	ldr	r0, [pc, #8]	@ (80013a8 <Servo_Init+0x10>)
 80013a0:	f006 f8b8 	bl	8007514 <HAL_TIM_PWM_Start>
}
 80013a4:	bf00      	nop
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	20000510 	.word	0x20000510

080013ac <time_seconds>:

// Flash Data Functions ---------------------------------------------------------------------------------
uint32_t time_seconds(uint8_t hr, uint8_t min, uint8_t sec){
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
 80013b6:	460b      	mov	r3, r1
 80013b8:	71bb      	strb	r3, [r7, #6]
 80013ba:	4613      	mov	r3, r2
 80013bc:	717b      	strb	r3, [r7, #5]
	return 3600 * hr + 60 * min + sec;
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80013c4:	fb02 f103 	mul.w	r1, r2, r3
 80013c8:	79ba      	ldrb	r2, [r7, #6]
 80013ca:	4613      	mov	r3, r2
 80013cc:	011b      	lsls	r3, r3, #4
 80013ce:	1a9b      	subs	r3, r3, r2
 80013d0:	009b      	lsls	r3, r3, #2
 80013d2:	18ca      	adds	r2, r1, r3
 80013d4:	797b      	ldrb	r3, [r7, #5]
 80013d6:	4413      	add	r3, r2
}
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <get_time_dif>:

int32_t get_time_dif(){
 80013e4:	b598      	push	{r3, r4, r7, lr}
 80013e6:	af00      	add	r7, sp, #0
	return time_seconds(mission_time_hr, mission_time_min, mission_time_sec) - time_seconds(gps_time_hr, gps_time_min, gps_time_sec);
 80013e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001424 <get_time_dif+0x40>)
 80013ea:	f993 3000 	ldrsb.w	r3, [r3]
 80013ee:	b2db      	uxtb	r3, r3
 80013f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001428 <get_time_dif+0x44>)
 80013f2:	f992 2000 	ldrsb.w	r2, [r2]
 80013f6:	b2d1      	uxtb	r1, r2
 80013f8:	4a0c      	ldr	r2, [pc, #48]	@ (800142c <get_time_dif+0x48>)
 80013fa:	f992 2000 	ldrsb.w	r2, [r2]
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff ffd3 	bl	80013ac <time_seconds>
 8001406:	4604      	mov	r4, r0
 8001408:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <get_time_dif+0x4c>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	4a09      	ldr	r2, [pc, #36]	@ (8001434 <get_time_dif+0x50>)
 800140e:	7811      	ldrb	r1, [r2, #0]
 8001410:	4a09      	ldr	r2, [pc, #36]	@ (8001438 <get_time_dif+0x54>)
 8001412:	7812      	ldrb	r2, [r2, #0]
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ffc9 	bl	80013ac <time_seconds>
 800141a:	4603      	mov	r3, r0
 800141c:	1ae3      	subs	r3, r4, r3
}
 800141e:	4618      	mov	r0, r3
 8001420:	bd98      	pop	{r3, r4, r7, pc}
 8001422:	bf00      	nop
 8001424:	20000acc 	.word	0x20000acc
 8001428:	20000acd 	.word	0x20000acd
 800142c:	20000ace 	.word	0x20000ace
 8001430:	20000b0c 	.word	0x20000b0c
 8001434:	20000b0d 	.word	0x20000b0d
 8001438:	20000b0e 	.word	0x20000b0e

0800143c <get_mission_time>:

void get_mission_time(){
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
	int32_t mission_time = (time_seconds(gps_time_hr, gps_time_min, gps_time_sec) + time_dif) % 86400;
 8001442:	4b31      	ldr	r3, [pc, #196]	@ (8001508 <get_mission_time+0xcc>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	4a31      	ldr	r2, [pc, #196]	@ (800150c <get_mission_time+0xd0>)
 8001448:	7811      	ldrb	r1, [r2, #0]
 800144a:	4a31      	ldr	r2, [pc, #196]	@ (8001510 <get_mission_time+0xd4>)
 800144c:	7812      	ldrb	r2, [r2, #0]
 800144e:	4618      	mov	r0, r3
 8001450:	f7ff ffac 	bl	80013ac <time_seconds>
 8001454:	4602      	mov	r2, r0
 8001456:	4b2f      	ldr	r3, [pc, #188]	@ (8001514 <get_mission_time+0xd8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	441a      	add	r2, r3
 800145c:	4b2e      	ldr	r3, [pc, #184]	@ (8001518 <get_mission_time+0xdc>)
 800145e:	fba3 1302 	umull	r1, r3, r3, r2
 8001462:	0c1b      	lsrs	r3, r3, #16
 8001464:	492d      	ldr	r1, [pc, #180]	@ (800151c <get_mission_time+0xe0>)
 8001466:	fb01 f303 	mul.w	r3, r1, r3
 800146a:	1ad3      	subs	r3, r2, r3
 800146c:	607b      	str	r3, [r7, #4]
	if (mission_time < 0) mission_time += 86400;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b00      	cmp	r3, #0
 8001472:	da05      	bge.n	8001480 <get_mission_time+0x44>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 800147a:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800147e:	607b      	str	r3, [r7, #4]
	mission_time_sec = mission_time % 60;
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	4b27      	ldr	r3, [pc, #156]	@ (8001520 <get_mission_time+0xe4>)
 8001484:	fb83 1302 	smull	r1, r3, r3, r2
 8001488:	4413      	add	r3, r2
 800148a:	1159      	asrs	r1, r3, #5
 800148c:	17d3      	asrs	r3, r2, #31
 800148e:	1ac9      	subs	r1, r1, r3
 8001490:	460b      	mov	r3, r1
 8001492:	011b      	lsls	r3, r3, #4
 8001494:	1a5b      	subs	r3, r3, r1
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	1ad1      	subs	r1, r2, r3
 800149a:	b24a      	sxtb	r2, r1
 800149c:	4b21      	ldr	r3, [pc, #132]	@ (8001524 <get_mission_time+0xe8>)
 800149e:	701a      	strb	r2, [r3, #0]
	mission_time -= mission_time_sec;
 80014a0:	4b20      	ldr	r3, [pc, #128]	@ (8001524 <get_mission_time+0xe8>)
 80014a2:	f993 3000 	ldrsb.w	r3, [r3]
 80014a6:	461a      	mov	r2, r3
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	1a9b      	subs	r3, r3, r2
 80014ac:	607b      	str	r3, [r7, #4]
	mission_time_min = (mission_time % 3600) / 60;
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001528 <get_mission_time+0xec>)
 80014b2:	fb83 1302 	smull	r1, r3, r3, r2
 80014b6:	4413      	add	r3, r2
 80014b8:	12d9      	asrs	r1, r3, #11
 80014ba:	17d3      	asrs	r3, r2, #31
 80014bc:	1acb      	subs	r3, r1, r3
 80014be:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80014c2:	fb01 f303 	mul.w	r3, r1, r3
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	4a15      	ldr	r2, [pc, #84]	@ (8001520 <get_mission_time+0xe4>)
 80014ca:	fb82 1203 	smull	r1, r2, r2, r3
 80014ce:	441a      	add	r2, r3
 80014d0:	1152      	asrs	r2, r2, #5
 80014d2:	17db      	asrs	r3, r3, #31
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	b25a      	sxtb	r2, r3
 80014d8:	4b14      	ldr	r3, [pc, #80]	@ (800152c <get_mission_time+0xf0>)
 80014da:	701a      	strb	r2, [r3, #0]
	mission_time -= mission_time_min;
 80014dc:	4b13      	ldr	r3, [pc, #76]	@ (800152c <get_mission_time+0xf0>)
 80014de:	f993 3000 	ldrsb.w	r3, [r3]
 80014e2:	461a      	mov	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	1a9b      	subs	r3, r3, r2
 80014e8:	607b      	str	r3, [r7, #4]
	mission_time_hr = mission_time / 3600;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001528 <get_mission_time+0xec>)
 80014ee:	fb82 1203 	smull	r1, r2, r2, r3
 80014f2:	441a      	add	r2, r3
 80014f4:	12d2      	asrs	r2, r2, #11
 80014f6:	17db      	asrs	r3, r3, #31
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	b25a      	sxtb	r2, r3
 80014fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001530 <get_mission_time+0xf4>)
 80014fe:	701a      	strb	r2, [r3, #0]
}
 8001500:	bf00      	nop
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000b0c 	.word	0x20000b0c
 800150c:	20000b0d 	.word	0x20000b0d
 8001510:	20000b0e 	.word	0x20000b0e
 8001514:	20000d24 	.word	0x20000d24
 8001518:	c22e4507 	.word	0xc22e4507
 800151c:	00015180 	.word	0x00015180
 8001520:	88888889 	.word	0x88888889
 8001524:	20000ace 	.word	0x20000ace
 8001528:	91a2b3c5 	.word	0x91a2b3c5
 800152c:	20000acd 	.word	0x20000acd
 8001530:	20000acc 	.word	0x20000acc

08001534 <store_flash_data>:

void store_flash_data(){
 8001534:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001538:	b088      	sub	sp, #32
 800153a:	af00      	add	r7, sp, #0
	// Store altitude offset, magnetic offsets, mission time
	HAL_FLASH_Unlock();
 800153c:	f002 fe2a 	bl	8004194 <HAL_FLASH_Unlock>

	FLASH_Erase_Sector(SECTOR, FLASH_VOLTAGE_RANGE_2);
 8001540:	2101      	movs	r1, #1
 8001542:	200b      	movs	r0, #11
 8001544:	f002 ff98 	bl	8004478 <FLASH_Erase_Sector>
	HAL_Delay(100);
 8001548:	2064      	movs	r0, #100	@ 0x64
 800154a:	f002 fc07 	bl	8003d5c <HAL_Delay>

	uint32_t altitude_offset_bits, mag_x_offset_bits, mag_y_offset_bits, mag_z_offset_bits;

	// Copy the float data into the 32-bit unsigned integer variables
	memcpy(&altitude_offset_bits, &altitude_offset, sizeof(altitude_offset));
 800154e:	4b25      	ldr	r3, [pc, #148]	@ (80015e4 <store_flash_data+0xb0>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	61fb      	str	r3, [r7, #28]
	memcpy(&mag_x_offset_bits, &mag_x_offset, sizeof(mag_x_offset));
 8001554:	4b24      	ldr	r3, [pc, #144]	@ (80015e8 <store_flash_data+0xb4>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	61bb      	str	r3, [r7, #24]
	memcpy(&mag_y_offset_bits, &mag_y_offset, sizeof(mag_y_offset));
 800155a:	4b24      	ldr	r3, [pc, #144]	@ (80015ec <store_flash_data+0xb8>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	617b      	str	r3, [r7, #20]
	memcpy(&mag_z_offset_bits, &mag_z_offset, sizeof(mag_z_offset));
 8001560:	4b23      	ldr	r3, [pc, #140]	@ (80015f0 <store_flash_data+0xbc>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ALTITUDE_OFFSET_ADDRESS, altitude_offset_bits);
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	2200      	movs	r2, #0
 800156a:	461c      	mov	r4, r3
 800156c:	4615      	mov	r5, r2
 800156e:	4622      	mov	r2, r4
 8001570:	462b      	mov	r3, r5
 8001572:	4920      	ldr	r1, [pc, #128]	@ (80015f4 <store_flash_data+0xc0>)
 8001574:	2002      	movs	r0, #2
 8001576:	f002 fdb9 	bl	80040ec <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_X_OFFSET_ADDRESS, mag_x_offset_bits);
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	2200      	movs	r2, #0
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	60fa      	str	r2, [r7, #12]
 8001582:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001586:	491c      	ldr	r1, [pc, #112]	@ (80015f8 <store_flash_data+0xc4>)
 8001588:	2002      	movs	r0, #2
 800158a:	f002 fdaf 	bl	80040ec <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Y_OFFSET_ADDRESS, mag_y_offset_bits);
 800158e:	697b      	ldr	r3, [r7, #20]
 8001590:	2200      	movs	r2, #0
 8001592:	603b      	str	r3, [r7, #0]
 8001594:	607a      	str	r2, [r7, #4]
 8001596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800159a:	4918      	ldr	r1, [pc, #96]	@ (80015fc <store_flash_data+0xc8>)
 800159c:	2002      	movs	r0, #2
 800159e:	f002 fda5 	bl	80040ec <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Z_OFFSET_ADDRESS, mag_z_offset_bits);
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	2200      	movs	r2, #0
 80015a6:	469a      	mov	sl, r3
 80015a8:	4693      	mov	fp, r2
 80015aa:	4652      	mov	r2, sl
 80015ac:	465b      	mov	r3, fp
 80015ae:	4914      	ldr	r1, [pc, #80]	@ (8001600 <store_flash_data+0xcc>)
 80015b0:	2002      	movs	r0, #2
 80015b2:	f002 fd9b 	bl	80040ec <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_TIME_DIF_ADDRESS, get_time_dif());
 80015b6:	f7ff ff15 	bl	80013e4 <get_time_dif>
 80015ba:	4603      	mov	r3, r0
 80015bc:	17da      	asrs	r2, r3, #31
 80015be:	4698      	mov	r8, r3
 80015c0:	4691      	mov	r9, r2
 80015c2:	4642      	mov	r2, r8
 80015c4:	464b      	mov	r3, r9
 80015c6:	490f      	ldr	r1, [pc, #60]	@ (8001604 <store_flash_data+0xd0>)
 80015c8:	2002      	movs	r0, #2
 80015ca:	f002 fd8f 	bl	80040ec <HAL_FLASH_Program>
	HAL_Delay(100);
 80015ce:	2064      	movs	r0, #100	@ 0x64
 80015d0:	f002 fbc4 	bl	8003d5c <HAL_Delay>

	HAL_FLASH_Lock();
 80015d4:	f002 fe00 	bl	80041d8 <HAL_FLASH_Lock>
}
 80015d8:	bf00      	nop
 80015da:	3720      	adds	r7, #32
 80015dc:	46bd      	mov	sp, r7
 80015de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80015e2:	bf00      	nop
 80015e4:	20000e4c 	.word	0x20000e4c
 80015e8:	20000e30 	.word	0x20000e30
 80015ec:	20000e34 	.word	0x20000e34
 80015f0:	20000e38 	.word	0x20000e38
 80015f4:	080e0000 	.word	0x080e0000
 80015f8:	080e0004 	.word	0x080e0004
 80015fc:	080e0008 	.word	0x080e0008
 8001600:	080e000c 	.word	0x080e000c
 8001604:	080e0010 	.word	0x080e0010

08001608 <load_flash_data>:

void load_flash_data(){
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 800160c:	f002 fdc2 	bl	8004194 <HAL_FLASH_Unlock>

//	altitude_offset = * (float*) FLASH_ALTITUDE_OFFSET_ADDRESS;
//	mag_x_offset = *(float*)FLASH_MAG_X_OFFSET_ADDRESS;
//	mag_y_offset = * (float*) FLASH_MAG_Y_OFFSET_ADDRESS;
//	mag_z_offset = * (float*) FLASH_MAG_Z_OFFSET_ADDRESS;
	memcpy(&altitude_offset, (float*)FLASH_ALTITUDE_OFFSET_ADDRESS, sizeof(float));
 8001610:	4b0b      	ldr	r3, [pc, #44]	@ (8001640 <load_flash_data+0x38>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a0b      	ldr	r2, [pc, #44]	@ (8001644 <load_flash_data+0x3c>)
 8001616:	6013      	str	r3, [r2, #0]
	memcpy(&mag_x_offset, (float*)FLASH_MAG_X_OFFSET_ADDRESS, sizeof(float));
 8001618:	4b0b      	ldr	r3, [pc, #44]	@ (8001648 <load_flash_data+0x40>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a0b      	ldr	r2, [pc, #44]	@ (800164c <load_flash_data+0x44>)
 800161e:	6013      	str	r3, [r2, #0]
	memcpy(&mag_y_offset, (float*)FLASH_MAG_Y_OFFSET_ADDRESS, sizeof(float));
 8001620:	4b0b      	ldr	r3, [pc, #44]	@ (8001650 <load_flash_data+0x48>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a0b      	ldr	r2, [pc, #44]	@ (8001654 <load_flash_data+0x4c>)
 8001626:	6013      	str	r3, [r2, #0]
	memcpy(&mag_z_offset, (float*)FLASH_MAG_Z_OFFSET_ADDRESS, sizeof(float));
 8001628:	4b0b      	ldr	r3, [pc, #44]	@ (8001658 <load_flash_data+0x50>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a0b      	ldr	r2, [pc, #44]	@ (800165c <load_flash_data+0x54>)
 800162e:	6013      	str	r3, [r2, #0]
	memcpy(&time_dif, (int32_t*)FLASH_TIME_DIF_ADDRESS, sizeof(int32_t));
 8001630:	4b0b      	ldr	r3, [pc, #44]	@ (8001660 <load_flash_data+0x58>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0b      	ldr	r2, [pc, #44]	@ (8001664 <load_flash_data+0x5c>)
 8001636:	6013      	str	r3, [r2, #0]

	HAL_FLASH_Lock();
 8001638:	f002 fdce 	bl	80041d8 <HAL_FLASH_Lock>
}
 800163c:	bf00      	nop
 800163e:	bd80      	pop	{r7, pc}
 8001640:	080e0000 	.word	0x080e0000
 8001644:	20000e4c 	.word	0x20000e4c
 8001648:	080e0004 	.word	0x080e0004
 800164c:	20000e30 	.word	0x20000e30
 8001650:	080e0008 	.word	0x080e0008
 8001654:	20000e34 	.word	0x20000e34
 8001658:	080e000c 	.word	0x080e000c
 800165c:	20000e38 	.word	0x20000e38
 8001660:	080e0010 	.word	0x080e0010
 8001664:	20000d24 	.word	0x20000d24

08001668 <set_gps>:

// Sensor Read Functions -----------------------------------------------------------------------------
uint8_t set_gps(char* buf, uint8_t order){
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	460b      	mov	r3, r1
 8001672:	70fb      	strb	r3, [r7, #3]
	char tmp[2];

	if(strlen(buf)==0)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d101      	bne.n	8001680 <set_gps+0x18>
		return 0;
 800167c:	2300      	movs	r3, #0
 800167e:	e0c8      	b.n	8001812 <set_gps+0x1aa>

	switch(order) {
 8001680:	78fb      	ldrb	r3, [r7, #3]
 8001682:	2b09      	cmp	r3, #9
 8001684:	f200 80bd 	bhi.w	8001802 <set_gps+0x19a>
 8001688:	a201      	add	r2, pc, #4	@ (adr r2, 8001690 <set_gps+0x28>)
 800168a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168e:	bf00      	nop
 8001690:	080016b9 	.word	0x080016b9
 8001694:	080016f1 	.word	0x080016f1
 8001698:	08001745 	.word	0x08001745
 800169c:	0800176d 	.word	0x0800176d
 80016a0:	0800178f 	.word	0x0800178f
 80016a4:	080017b7 	.word	0x080017b7
 80016a8:	08001803 	.word	0x08001803
 80016ac:	080017d9 	.word	0x080017d9
 80016b0:	08001803 	.word	0x08001803
 80016b4:	080017e9 	.word	0x080017e9
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f7fe fdf9 	bl	80002b0 <strlen>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b04      	cmp	r3, #4
 80016c2:	d913      	bls.n	80016ec <set_gps+0x84>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b47      	cmp	r3, #71	@ 0x47
 80016ca:	d10f      	bne.n	80016ec <set_gps+0x84>
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3302      	adds	r3, #2
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b47      	cmp	r3, #71	@ 0x47
 80016d4:	d10a      	bne.n	80016ec <set_gps+0x84>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3303      	adds	r3, #3
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	2b47      	cmp	r3, #71	@ 0x47
 80016de:	d105      	bne.n	80016ec <set_gps+0x84>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3304      	adds	r3, #4
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b41      	cmp	r3, #65	@ 0x41
 80016e8:	f000 808d 	beq.w	8001806 <set_gps+0x19e>
			return 1;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e090      	b.n	8001812 <set_gps+0x1aa>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	81bb      	strh	r3, [r7, #12]
		gps_time_hr = atoi(tmp);
 80016f8:	f107 030c 	add.w	r3, r7, #12
 80016fc:	4618      	mov	r0, r3
 80016fe:	f008 f87b 	bl	80097f8 <atoi>
 8001702:	4603      	mov	r3, r0
 8001704:	b2da      	uxtb	r2, r3
 8001706:	4b45      	ldr	r3, [pc, #276]	@ (800181c <set_gps+0x1b4>)
 8001708:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[2], 2);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3302      	adds	r3, #2
 800170e:	881b      	ldrh	r3, [r3, #0]
 8001710:	b29b      	uxth	r3, r3
 8001712:	81bb      	strh	r3, [r7, #12]
		gps_time_min = atoi(tmp);
 8001714:	f107 030c 	add.w	r3, r7, #12
 8001718:	4618      	mov	r0, r3
 800171a:	f008 f86d 	bl	80097f8 <atoi>
 800171e:	4603      	mov	r3, r0
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4b3f      	ldr	r3, [pc, #252]	@ (8001820 <set_gps+0x1b8>)
 8001724:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[4], 2);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3304      	adds	r3, #4
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	b29b      	uxth	r3, r3
 800172e:	81bb      	strh	r3, [r7, #12]
		gps_time_sec = atoi(tmp);
 8001730:	f107 030c 	add.w	r3, r7, #12
 8001734:	4618      	mov	r0, r3
 8001736:	f008 f85f 	bl	80097f8 <atoi>
 800173a:	4603      	mov	r3, r0
 800173c:	b2da      	uxtb	r2, r3
 800173e:	4b39      	ldr	r3, [pc, #228]	@ (8001824 <set_gps+0x1bc>)
 8001740:	701a      	strb	r2, [r3, #0]

		break;
 8001742:	e065      	b.n	8001810 <set_gps+0x1a8>
	case 2: //LATITUDE
		gps_latitude = atof(buf) / 100;
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f008 f854 	bl	80097f2 <atof>
 800174a:	ec51 0b10 	vmov	r0, r1, d0
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	4b35      	ldr	r3, [pc, #212]	@ (8001828 <set_gps+0x1c0>)
 8001754:	f7ff f89a 	bl	800088c <__aeabi_ddiv>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f7ff fa62 	bl	8000c28 <__aeabi_d2f>
 8001764:	4603      	mov	r3, r0
 8001766:	4a31      	ldr	r2, [pc, #196]	@ (800182c <set_gps+0x1c4>)
 8001768:	6013      	str	r3, [r2, #0]
		break;
 800176a:	e051      	b.n	8001810 <set_gps+0x1a8>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	781a      	ldrb	r2, [r3, #0]
 8001770:	4b2f      	ldr	r3, [pc, #188]	@ (8001830 <set_gps+0x1c8>)
 8001772:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 8001774:	4b2e      	ldr	r3, [pc, #184]	@ (8001830 <set_gps+0x1c8>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b53      	cmp	r3, #83	@ 0x53
 800177a:	d146      	bne.n	800180a <set_gps+0x1a2>
			gps_latitude*= -1;
 800177c:	4b2b      	ldr	r3, [pc, #172]	@ (800182c <set_gps+0x1c4>)
 800177e:	edd3 7a00 	vldr	s15, [r3]
 8001782:	eef1 7a67 	vneg.f32	s15, s15
 8001786:	4b29      	ldr	r3, [pc, #164]	@ (800182c <set_gps+0x1c4>)
 8001788:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 800178c:	e03d      	b.n	800180a <set_gps+0x1a2>
	case 4: //LONGITUDE
		gps_longitude = atof(buf) / 100;
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f008 f82f 	bl	80097f2 <atof>
 8001794:	ec51 0b10 	vmov	r0, r1, d0
 8001798:	f04f 0200 	mov.w	r2, #0
 800179c:	4b22      	ldr	r3, [pc, #136]	@ (8001828 <set_gps+0x1c0>)
 800179e:	f7ff f875 	bl	800088c <__aeabi_ddiv>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff fa3d 	bl	8000c28 <__aeabi_d2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4a20      	ldr	r2, [pc, #128]	@ (8001834 <set_gps+0x1cc>)
 80017b2:	6013      	str	r3, [r2, #0]
		break;
 80017b4:	e02c      	b.n	8001810 <set_gps+0x1a8>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	781a      	ldrb	r2, [r3, #0]
 80017ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001838 <set_gps+0x1d0>)
 80017bc:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 80017be:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <set_gps+0x1d0>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b57      	cmp	r3, #87	@ 0x57
 80017c4:	d123      	bne.n	800180e <set_gps+0x1a6>
			gps_longitude*= -1;
 80017c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001834 <set_gps+0x1cc>)
 80017c8:	edd3 7a00 	vldr	s15, [r3]
 80017cc:	eef1 7a67 	vneg.f32	s15, s15
 80017d0:	4b18      	ldr	r3, [pc, #96]	@ (8001834 <set_gps+0x1cc>)
 80017d2:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 80017d6:	e01a      	b.n	800180e <set_gps+0x1a6>
	case 7: //SATS
		gps_sats = atoi(buf);
 80017d8:	6878      	ldr	r0, [r7, #4]
 80017da:	f008 f80d 	bl	80097f8 <atoi>
 80017de:	4603      	mov	r3, r0
 80017e0:	b2da      	uxtb	r2, r3
 80017e2:	4b16      	ldr	r3, [pc, #88]	@ (800183c <set_gps+0x1d4>)
 80017e4:	701a      	strb	r2, [r3, #0]
		break;
 80017e6:	e013      	b.n	8001810 <set_gps+0x1a8>
	case 9: //ALTITUDE
		gps_altitude = atof(buf);
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f008 f802 	bl	80097f2 <atof>
 80017ee:	ec53 2b10 	vmov	r2, r3, d0
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f7ff fa17 	bl	8000c28 <__aeabi_d2f>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4a10      	ldr	r2, [pc, #64]	@ (8001840 <set_gps+0x1d8>)
 80017fe:	6013      	str	r3, [r2, #0]
		break;
 8001800:	e006      	b.n	8001810 <set_gps+0x1a8>
	default:
		break;
 8001802:	bf00      	nop
 8001804:	e004      	b.n	8001810 <set_gps+0x1a8>
		break;
 8001806:	bf00      	nop
 8001808:	e002      	b.n	8001810 <set_gps+0x1a8>
		break;
 800180a:	bf00      	nop
 800180c:	e000      	b.n	8001810 <set_gps+0x1a8>
		break;
 800180e:	bf00      	nop
	}

	return 0;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	3710      	adds	r7, #16
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000b0c 	.word	0x20000b0c
 8001820:	20000b0d 	.word	0x20000b0d
 8001824:	20000b0e 	.word	0x20000b0e
 8001828:	40590000 	.word	0x40590000
 800182c:	20000b14 	.word	0x20000b14
 8001830:	20000d1f 	.word	0x20000d1f
 8001834:	20000b18 	.word	0x20000b18
 8001838:	20000d20 	.word	0x20000d20
 800183c:	20000b1c 	.word	0x20000b1c
 8001840:	20000b10 	.word	0x20000b10

08001844 <parse_nmea>:

bool parse_nmea(char *buf){
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t last = 0;
 800184c:	2300      	movs	r3, #0
 800184e:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 8001850:	2300      	movs	r3, #0
 8001852:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 8001854:	2300      	movs	r3, #0
 8001856:	73fb      	strb	r3, [r7, #15]
 8001858:	e032      	b.n	80018c0 <parse_nmea+0x7c>
		if ( buf[i] == 44 ){
 800185a:	7bfb      	ldrb	r3, [r7, #15]
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	4413      	add	r3, r2
 8001860:	781b      	ldrb	r3, [r3, #0]
 8001862:	2b2c      	cmp	r3, #44	@ 0x2c
 8001864:	d123      	bne.n	80018ae <parse_nmea+0x6a>
			if (last != i){
 8001866:	7bba      	ldrb	r2, [r7, #14]
 8001868:	7bfb      	ldrb	r3, [r7, #15]
 800186a:	429a      	cmp	r2, r3
 800186c:	d018      	beq.n	80018a0 <parse_nmea+0x5c>
				memset(parse_buf, '\000', sizeof parse_buf);
 800186e:	22ff      	movs	r2, #255	@ 0xff
 8001870:	2100      	movs	r1, #0
 8001872:	4818      	ldr	r0, [pc, #96]	@ (80018d4 <parse_nmea+0x90>)
 8001874:	f009 fbe9 	bl	800b04a <memset>
				memcpy(parse_buf, &buf[last], i-last);
 8001878:	7bbb      	ldrb	r3, [r7, #14]
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	18d1      	adds	r1, r2, r3
 800187e:	7bfa      	ldrb	r2, [r7, #15]
 8001880:	7bbb      	ldrb	r3, [r7, #14]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	461a      	mov	r2, r3
 8001886:	4813      	ldr	r0, [pc, #76]	@ (80018d4 <parse_nmea+0x90>)
 8001888:	f009 fc9b 	bl	800b1c2 <memcpy>
				if(set_gps(parse_buf, order)){
 800188c:	7b7b      	ldrb	r3, [r7, #13]
 800188e:	4619      	mov	r1, r3
 8001890:	4810      	ldr	r0, [pc, #64]	@ (80018d4 <parse_nmea+0x90>)
 8001892:	f7ff fee9 	bl	8001668 <set_gps>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <parse_nmea+0x5c>
					return false;
 800189c:	2300      	movs	r3, #0
 800189e:	e015      	b.n	80018cc <parse_nmea+0x88>
				}
			}
			last = i + 1;
 80018a0:	7bfb      	ldrb	r3, [r7, #15]
 80018a2:	3301      	adds	r3, #1
 80018a4:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 80018a6:	7b7b      	ldrb	r3, [r7, #13]
 80018a8:	3301      	adds	r3, #1
 80018aa:	737b      	strb	r3, [r7, #13]
 80018ac:	e005      	b.n	80018ba <parse_nmea+0x76>
		} else if (buf[i] == 42) {
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80018b8:	d006      	beq.n	80018c8 <parse_nmea+0x84>
	for(i=0; i<255;i++){
 80018ba:	7bfb      	ldrb	r3, [r7, #15]
 80018bc:	3301      	adds	r3, #1
 80018be:	73fb      	strb	r3, [r7, #15]
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	2bff      	cmp	r3, #255	@ 0xff
 80018c4:	d1c9      	bne.n	800185a <parse_nmea+0x16>
 80018c6:	e000      	b.n	80018ca <parse_nmea+0x86>
			break;
 80018c8:	bf00      	nop
		}
	}

	return true;
 80018ca:	2301      	movs	r3, #1
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000c20 	.word	0x20000c20

080018d8 <calculate_altitude>:

float calculate_altitude(float pressure) {
 80018d8:	b5b0      	push	{r4, r5, r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
 80018de:	ed87 0a01 	vstr	s0, [r7, #4]
	return 44330.77 * (1 - powf(pressure / 101.326, 0.1902632)) + altitude_offset;
 80018e2:	6878      	ldr	r0, [r7, #4]
 80018e4:	f7fe fe50 	bl	8000588 <__aeabi_f2d>
 80018e8:	a323      	add	r3, pc, #140	@ (adr r3, 8001978 <calculate_altitude+0xa0>)
 80018ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ee:	f7fe ffcd 	bl	800088c <__aeabi_ddiv>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	f7ff f995 	bl	8000c28 <__aeabi_d2f>
 80018fe:	4603      	mov	r3, r0
 8001900:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8001970 <calculate_altitude+0x98>
 8001904:	ee00 3a10 	vmov	s0, r3
 8001908:	f00c f916 	bl	800db38 <powf>
 800190c:	eef0 7a40 	vmov.f32	s15, s0
 8001910:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001914:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001918:	ee17 0a90 	vmov	r0, s15
 800191c:	f7fe fe34 	bl	8000588 <__aeabi_f2d>
 8001920:	a311      	add	r3, pc, #68	@ (adr r3, 8001968 <calculate_altitude+0x90>)
 8001922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001926:	f7fe fe87 	bl	8000638 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4614      	mov	r4, r2
 8001930:	461d      	mov	r5, r3
 8001932:	4b10      	ldr	r3, [pc, #64]	@ (8001974 <calculate_altitude+0x9c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fe26 	bl	8000588 <__aeabi_f2d>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	4620      	mov	r0, r4
 8001942:	4629      	mov	r1, r5
 8001944:	f7fe fcc2 	bl	80002cc <__adddf3>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	f7ff f96a 	bl	8000c28 <__aeabi_d2f>
 8001954:	4603      	mov	r3, r0
 8001956:	ee07 3a90 	vmov	s15, r3
}
 800195a:	eeb0 0a67 	vmov.f32	s0, s15
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bdb0      	pop	{r4, r5, r7, pc}
 8001964:	f3af 8000 	nop.w
 8001968:	a3d70a3d 	.word	0xa3d70a3d
 800196c:	40e5a558 	.word	0x40e5a558
 8001970:	3e42d45b 	.word	0x3e42d45b
 8001974:	20000e4c 	.word	0x20000e4c
 8001978:	2f1a9fbe 	.word	0x2f1a9fbe
 800197c:	405954dd 	.word	0x405954dd

08001980 <read_MMC5603>:

void read_MMC5603(void) {
 8001980:	b5b0      	push	{r4, r5, r7, lr}
 8001982:	b08a      	sub	sp, #40	@ 0x28
 8001984:	af02      	add	r7, sp, #8
    uint8_t mmc5603_buf[9];
    uint8_t first_reg = 0x00;
 8001986:	2300      	movs	r3, #0
 8001988:	71fb      	strb	r3, [r7, #7]
	int32_t raw_x, raw_y, raw_z;

	// Perform the I2C write (send the register address) then read 9 bytes of data
	result = HAL_I2C_Master_Transmit(&hi2c2, MMC5603_ADDRESS, &first_reg, 1, HAL_MAX_DELAY);
 800198a:	1dfa      	adds	r2, r7, #7
 800198c:	f04f 33ff 	mov.w	r3, #4294967295
 8001990:	9300      	str	r3, [sp, #0]
 8001992:	2301      	movs	r3, #1
 8001994:	2160      	movs	r1, #96	@ 0x60
 8001996:	4884      	ldr	r0, [pc, #528]	@ (8001ba8 <read_MMC5603+0x228>)
 8001998:	f003 f8cc 	bl	8004b34 <HAL_I2C_Master_Transmit>
 800199c:	4603      	mov	r3, r0
 800199e:	461a      	mov	r2, r3
 80019a0:	4b82      	ldr	r3, [pc, #520]	@ (8001bac <read_MMC5603+0x22c>)
 80019a2:	701a      	strb	r2, [r3, #0]
	if (result != HAL_OK) {
 80019a4:	4b81      	ldr	r3, [pc, #516]	@ (8001bac <read_MMC5603+0x22c>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	f040 80ed 	bne.w	8001b88 <read_MMC5603+0x208>
	}

//	HAL_Delay(10);

	// Read 9 bytes of data from the sensor
	if (HAL_I2C_Master_Receive(&hi2c2, MMC5603_ADDRESS, mmc5603_buf, 9, HAL_MAX_DELAY) != HAL_OK) {
 80019ae:	f107 0208 	add.w	r2, r7, #8
 80019b2:	f04f 33ff 	mov.w	r3, #4294967295
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	2309      	movs	r3, #9
 80019ba:	2160      	movs	r1, #96	@ 0x60
 80019bc:	487a      	ldr	r0, [pc, #488]	@ (8001ba8 <read_MMC5603+0x228>)
 80019be:	f003 f9b7 	bl	8004d30 <HAL_I2C_Master_Receive>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	f040 80e1 	bne.w	8001b8c <read_MMC5603+0x20c>
		// Handle reception error
		return;
	}

	// Extract X, Y, Z values from the buffer
	raw_x = ((uint32_t)mmc5603_buf[0] << 12) | ((uint32_t)mmc5603_buf[1] << 4) | ((uint32_t)mmc5603_buf[6] >> 4);
 80019ca:	7a3b      	ldrb	r3, [r7, #8]
 80019cc:	031a      	lsls	r2, r3, #12
 80019ce:	7a7b      	ldrb	r3, [r7, #9]
 80019d0:	011b      	lsls	r3, r3, #4
 80019d2:	4313      	orrs	r3, r2
 80019d4:	7bba      	ldrb	r2, [r7, #14]
 80019d6:	0912      	lsrs	r2, r2, #4
 80019d8:	b2d2      	uxtb	r2, r2
 80019da:	4313      	orrs	r3, r2
 80019dc:	61fb      	str	r3, [r7, #28]
	raw_y = ((uint32_t)mmc5603_buf[2] << 12) | ((uint32_t)mmc5603_buf[3] << 4) | ((uint32_t)mmc5603_buf[7] >> 4);
 80019de:	7abb      	ldrb	r3, [r7, #10]
 80019e0:	031a      	lsls	r2, r3, #12
 80019e2:	7afb      	ldrb	r3, [r7, #11]
 80019e4:	011b      	lsls	r3, r3, #4
 80019e6:	4313      	orrs	r3, r2
 80019e8:	7bfa      	ldrb	r2, [r7, #15]
 80019ea:	0912      	lsrs	r2, r2, #4
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	4313      	orrs	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
	raw_z = ((uint32_t)mmc5603_buf[4] << 12) | ((uint32_t)mmc5603_buf[5] << 4) | ((uint32_t)mmc5603_buf[8] >> 4);
 80019f2:	7b3b      	ldrb	r3, [r7, #12]
 80019f4:	031a      	lsls	r2, r3, #12
 80019f6:	7b7b      	ldrb	r3, [r7, #13]
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	4313      	orrs	r3, r2
 80019fc:	7c3a      	ldrb	r2, [r7, #16]
 80019fe:	0912      	lsrs	r2, r2, #4
 8001a00:	b2d2      	uxtb	r2, r2
 8001a02:	4313      	orrs	r3, r2
 8001a04:	617b      	str	r3, [r7, #20]

	// Fix center offsets

	raw_x -= (1 << 19);
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001a0c:	61fb      	str	r3, [r7, #28]
	raw_y -= (1 << 19);
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001a14:	61bb      	str	r3, [r7, #24]
	raw_z -= (1 << 19);
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8001a1c:	617b      	str	r3, [r7, #20]

	// Scale to Gauss
	mag_x = (float)raw_x * 0.0000625 - mag_x_offset;
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a28:	ee17 0a90 	vmov	r0, s15
 8001a2c:	f7fe fdac 	bl	8000588 <__aeabi_f2d>
 8001a30:	a359      	add	r3, pc, #356	@ (adr r3, 8001b98 <read_MMC5603+0x218>)
 8001a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a36:	f7fe fdff 	bl	8000638 <__aeabi_dmul>
 8001a3a:	4602      	mov	r2, r0
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	4614      	mov	r4, r2
 8001a40:	461d      	mov	r5, r3
 8001a42:	4b5b      	ldr	r3, [pc, #364]	@ (8001bb0 <read_MMC5603+0x230>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7fe fd9e 	bl	8000588 <__aeabi_f2d>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4620      	mov	r0, r4
 8001a52:	4629      	mov	r1, r5
 8001a54:	f7fe fc38 	bl	80002c8 <__aeabi_dsub>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4610      	mov	r0, r2
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f7ff f8e2 	bl	8000c28 <__aeabi_d2f>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a53      	ldr	r2, [pc, #332]	@ (8001bb4 <read_MMC5603+0x234>)
 8001a68:	6013      	str	r3, [r2, #0]
	mag_y = (float)raw_y * 0.0000625 - mag_y_offset;
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	ee07 3a90 	vmov	s15, r3
 8001a70:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a74:	ee17 0a90 	vmov	r0, s15
 8001a78:	f7fe fd86 	bl	8000588 <__aeabi_f2d>
 8001a7c:	a346      	add	r3, pc, #280	@ (adr r3, 8001b98 <read_MMC5603+0x218>)
 8001a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a82:	f7fe fdd9 	bl	8000638 <__aeabi_dmul>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4614      	mov	r4, r2
 8001a8c:	461d      	mov	r5, r3
 8001a8e:	4b4a      	ldr	r3, [pc, #296]	@ (8001bb8 <read_MMC5603+0x238>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7fe fd78 	bl	8000588 <__aeabi_f2d>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	4629      	mov	r1, r5
 8001aa0:	f7fe fc12 	bl	80002c8 <__aeabi_dsub>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7ff f8bc 	bl	8000c28 <__aeabi_d2f>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	4a42      	ldr	r2, [pc, #264]	@ (8001bbc <read_MMC5603+0x23c>)
 8001ab4:	6013      	str	r3, [r2, #0]
	mag_z = (float)raw_z * 0.0000625 - mag_z_offset;
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	ee07 3a90 	vmov	s15, r3
 8001abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ac0:	ee17 0a90 	vmov	r0, s15
 8001ac4:	f7fe fd60 	bl	8000588 <__aeabi_f2d>
 8001ac8:	a333      	add	r3, pc, #204	@ (adr r3, 8001b98 <read_MMC5603+0x218>)
 8001aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ace:	f7fe fdb3 	bl	8000638 <__aeabi_dmul>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	460b      	mov	r3, r1
 8001ad6:	4614      	mov	r4, r2
 8001ad8:	461d      	mov	r5, r3
 8001ada:	4b39      	ldr	r3, [pc, #228]	@ (8001bc0 <read_MMC5603+0x240>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7fe fd52 	bl	8000588 <__aeabi_f2d>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	460b      	mov	r3, r1
 8001ae8:	4620      	mov	r0, r4
 8001aea:	4629      	mov	r1, r5
 8001aec:	f7fe fbec 	bl	80002c8 <__aeabi_dsub>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
 8001af8:	f7ff f896 	bl	8000c28 <__aeabi_d2f>
 8001afc:	4603      	mov	r3, r0
 8001afe:	4a31      	ldr	r2, [pc, #196]	@ (8001bc4 <read_MMC5603+0x244>)
 8001b00:	6013      	str	r3, [r2, #0]

	direction = atan2(mag_y, mag_x) * 180 / PI;
 8001b02:	4b2e      	ldr	r3, [pc, #184]	@ (8001bbc <read_MMC5603+0x23c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7fe fd3e 	bl	8000588 <__aeabi_f2d>
 8001b0c:	4604      	mov	r4, r0
 8001b0e:	460d      	mov	r5, r1
 8001b10:	4b28      	ldr	r3, [pc, #160]	@ (8001bb4 <read_MMC5603+0x234>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fd37 	bl	8000588 <__aeabi_f2d>
 8001b1a:	4602      	mov	r2, r0
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	ec43 2b11 	vmov	d1, r2, r3
 8001b22:	ec45 4b10 	vmov	d0, r4, r5
 8001b26:	f00c f805 	bl	800db34 <atan2>
 8001b2a:	ec51 0b10 	vmov	r0, r1, d0
 8001b2e:	f04f 0200 	mov.w	r2, #0
 8001b32:	4b25      	ldr	r3, [pc, #148]	@ (8001bc8 <read_MMC5603+0x248>)
 8001b34:	f7fe fd80 	bl	8000638 <__aeabi_dmul>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4610      	mov	r0, r2
 8001b3e:	4619      	mov	r1, r3
 8001b40:	a317      	add	r3, pc, #92	@ (adr r3, 8001ba0 <read_MMC5603+0x220>)
 8001b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b46:	f7fe fea1 	bl	800088c <__aeabi_ddiv>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	491f      	ldr	r1, [pc, #124]	@ (8001bcc <read_MMC5603+0x24c>)
 8001b50:	e9c1 2300 	strd	r2, r3, [r1]
	if (direction < 0){
 8001b54:	4b1d      	ldr	r3, [pc, #116]	@ (8001bcc <read_MMC5603+0x24c>)
 8001b56:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	f7fe ffdb 	bl	8000b1c <__aeabi_dcmplt>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d010      	beq.n	8001b8e <read_MMC5603+0x20e>
		direction += 360;
 8001b6c:	4b17      	ldr	r3, [pc, #92]	@ (8001bcc <read_MMC5603+0x24c>)
 8001b6e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b72:	f04f 0200 	mov.w	r2, #0
 8001b76:	4b16      	ldr	r3, [pc, #88]	@ (8001bd0 <read_MMC5603+0x250>)
 8001b78:	f7fe fba8 	bl	80002cc <__adddf3>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4912      	ldr	r1, [pc, #72]	@ (8001bcc <read_MMC5603+0x24c>)
 8001b82:	e9c1 2300 	strd	r2, r3, [r1]
 8001b86:	e002      	b.n	8001b8e <read_MMC5603+0x20e>
		return;
 8001b88:	bf00      	nop
 8001b8a:	e000      	b.n	8001b8e <read_MMC5603+0x20e>
		return;
 8001b8c:	bf00      	nop
	}
}
 8001b8e:	3720      	adds	r7, #32
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bdb0      	pop	{r4, r5, r7, pc}
 8001b94:	f3af 8000 	nop.w
 8001b98:	d2f1a9fc 	.word	0xd2f1a9fc
 8001b9c:	3f10624d 	.word	0x3f10624d
 8001ba0:	fc8b007a 	.word	0xfc8b007a
 8001ba4:	400921fa 	.word	0x400921fa
 8001ba8:	200004bc 	.word	0x200004bc
 8001bac:	20000f5c 	.word	0x20000f5c
 8001bb0:	20000e30 	.word	0x20000e30
 8001bb4:	20000afc 	.word	0x20000afc
 8001bb8:	20000e34 	.word	0x20000e34
 8001bbc:	20000b00 	.word	0x20000b00
 8001bc0:	20000e38 	.word	0x20000e38
 8001bc4:	20000b04 	.word	0x20000b04
 8001bc8:	40668000 	.word	0x40668000
 8001bcc:	20000d30 	.word	0x20000d30
 8001bd0:	40768000 	.word	0x40768000

08001bd4 <read_MPL3115A2>:

void read_MPL3115A2(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b088      	sub	sp, #32
 8001bd8:	af04      	add	r7, sp, #16
    uint8_t mpl_data[5]; // Buffer to hold pressure and temperature data

    // Read 5 bytes from OUT_P_MSB (3 for pressure, 2 for temperature)
    HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_OUT_P_MSB, I2C_MEMADD_SIZE_8BIT, mpl_data, 9, HAL_MAX_DELAY);
 8001bda:	f04f 33ff 	mov.w	r3, #4294967295
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	2309      	movs	r3, #9
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	2301      	movs	r3, #1
 8001bea:	2201      	movs	r2, #1
 8001bec:	21c0      	movs	r1, #192	@ 0xc0
 8001bee:	482b      	ldr	r0, [pc, #172]	@ (8001c9c <read_MPL3115A2+0xc8>)
 8001bf0:	f003 fbca 	bl	8005388 <HAL_I2C_Mem_Read>

    // Combine pressure bytes into a 20-bit integer
    uint32_t p_raw = ((uint32_t)mpl_data[0] << 16) | ((uint32_t)mpl_data[1] << 8) | (mpl_data[2]);
 8001bf4:	793b      	ldrb	r3, [r7, #4]
 8001bf6:	041a      	lsls	r2, r3, #16
 8001bf8:	797b      	ldrb	r3, [r7, #5]
 8001bfa:	021b      	lsls	r3, r3, #8
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	79ba      	ldrb	r2, [r7, #6]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60fb      	str	r3, [r7, #12]
    p_raw >>= 4; // Pressure is stored in the upper 20 bits
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	091b      	lsrs	r3, r3, #4
 8001c08:	60fb      	str	r3, [r7, #12]

    // Convert raw pressure to Pascals
    pressure = p_raw / 4.0 / 1000; // Pressure in KiloPascals
 8001c0a:	68f8      	ldr	r0, [r7, #12]
 8001c0c:	f7fe fc9a 	bl	8000544 <__aeabi_ui2d>
 8001c10:	f04f 0200 	mov.w	r2, #0
 8001c14:	4b22      	ldr	r3, [pc, #136]	@ (8001ca0 <read_MPL3115A2+0xcc>)
 8001c16:	f7fe fe39 	bl	800088c <__aeabi_ddiv>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca4 <read_MPL3115A2+0xd0>)
 8001c28:	f7fe fe30 	bl	800088c <__aeabi_ddiv>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4610      	mov	r0, r2
 8001c32:	4619      	mov	r1, r3
 8001c34:	f7fe fff8 	bl	8000c28 <__aeabi_d2f>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca8 <read_MPL3115A2+0xd4>)
 8001c3c:	6013      	str	r3, [r2, #0]

    // Combine temperature bytes into a 12-bit integer
    int16_t t_raw = ((int16_t)mpl_data[3] << 8) | (mpl_data[4]);
 8001c3e:	79fb      	ldrb	r3, [r7, #7]
 8001c40:	021b      	lsls	r3, r3, #8
 8001c42:	b21a      	sxth	r2, r3
 8001c44:	7a3b      	ldrb	r3, [r7, #8]
 8001c46:	b21b      	sxth	r3, r3
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	817b      	strh	r3, [r7, #10]
    t_raw >>= 4; // Temperature is stored in the upper 12 bits
 8001c4c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001c50:	111b      	asrs	r3, r3, #4
 8001c52:	817b      	strh	r3, [r7, #10]

    // Convert raw temperature to degrees Celsius
    temperature = t_raw / 16.0; // Temperature in Celsius
 8001c54:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7fe fc83 	bl	8000564 <__aeabi_i2d>
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	4b12      	ldr	r3, [pc, #72]	@ (8001cac <read_MPL3115A2+0xd8>)
 8001c64:	f7fe fe12 	bl	800088c <__aeabi_ddiv>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4610      	mov	r0, r2
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f7fe ffda 	bl	8000c28 <__aeabi_d2f>
 8001c74:	4603      	mov	r3, r0
 8001c76:	4a0e      	ldr	r2, [pc, #56]	@ (8001cb0 <read_MPL3115A2+0xdc>)
 8001c78:	6013      	str	r3, [r2, #0]

    altitude = calculate_altitude(pressure);
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca8 <read_MPL3115A2+0xd4>)
 8001c7c:	edd3 7a00 	vldr	s15, [r3]
 8001c80:	eeb0 0a67 	vmov.f32	s0, s15
 8001c84:	f7ff fe28 	bl	80018d8 <calculate_altitude>
 8001c88:	eef0 7a40 	vmov.f32	s15, s0
 8001c8c:	4b09      	ldr	r3, [pc, #36]	@ (8001cb4 <read_MPL3115A2+0xe0>)
 8001c8e:	edc3 7a00 	vstr	s15, [r3]
}
 8001c92:	bf00      	nop
 8001c94:	3710      	adds	r7, #16
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200004bc 	.word	0x200004bc
 8001ca0:	40100000 	.word	0x40100000
 8001ca4:	408f4000 	.word	0x408f4000
 8001ca8:	20000adc 	.word	0x20000adc
 8001cac:	40300000 	.word	0x40300000
 8001cb0:	20000ad8 	.word	0x20000ad8
 8001cb4:	20000ad4 	.word	0x20000ad4

08001cb8 <read_MPU6050>:

void read_MPU6050(void) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b088      	sub	sp, #32
 8001cbc:	af02      	add	r7, sp, #8
	uint8_t imu_addr = 0x3B;
 8001cbe:	233b      	movs	r3, #59	@ 0x3b
 8001cc0:	727b      	strb	r3, [r7, #9]
	uint8_t gyro_addr = 0x43;
 8001cc2:	2343      	movs	r3, #67	@ 0x43
 8001cc4:	723b      	strb	r3, [r7, #8]
	HAL_StatusTypeDef mpu_ret;
	uint8_t mpu_buf[6];
	int16_t raw_accel_x;
	int16_t raw_accel_y;
	int16_t raw_accel_z;
	int16_t raw_gyro_x = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	82fb      	strh	r3, [r7, #22]
	int16_t raw_gyro_y = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	82bb      	strh	r3, [r7, #20]
	int16_t raw_gyro_z = 0;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	827b      	strh	r3, [r7, #18]

	mpu_ret = HAL_I2C_IsDeviceReady(&hi2c2, MPU6050_ADDRESS, 3, 5);
 8001cd2:	2305      	movs	r3, #5
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	21d0      	movs	r1, #208	@ 0xd0
 8001cd8:	4871      	ldr	r0, [pc, #452]	@ (8001ea0 <read_MPU6050+0x1e8>)
 8001cda:	f003 fd87 	bl	80057ec <HAL_I2C_IsDeviceReady>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	747b      	strb	r3, [r7, #17]
    if (mpu_ret == HAL_OK){
 8001ce2:	7c7b      	ldrb	r3, [r7, #17]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f040 80d2 	bne.w	8001e8e <read_MPU6050+0x1d6>
		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &imu_addr, 1, 100);
 8001cea:	f107 0209 	add.w	r2, r7, #9
 8001cee:	2364      	movs	r3, #100	@ 0x64
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	21d0      	movs	r1, #208	@ 0xd0
 8001cf6:	486a      	ldr	r0, [pc, #424]	@ (8001ea0 <read_MPU6050+0x1e8>)
 8001cf8:	f002 ff1c 	bl	8004b34 <HAL_I2C_Master_Transmit>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 8001d00:	7c7b      	ldrb	r3, [r7, #17]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d15a      	bne.n	8001dbc <read_MPU6050+0x104>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 8001d06:	463a      	mov	r2, r7
 8001d08:	2364      	movs	r3, #100	@ 0x64
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	2306      	movs	r3, #6
 8001d0e:	21d0      	movs	r1, #208	@ 0xd0
 8001d10:	4863      	ldr	r0, [pc, #396]	@ (8001ea0 <read_MPU6050+0x1e8>)
 8001d12:	f003 f80d 	bl	8004d30 <HAL_I2C_Master_Receive>
 8001d16:	4603      	mov	r3, r0
 8001d18:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 8001d1a:	7c7b      	ldrb	r3, [r7, #17]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d14d      	bne.n	8001dbc <read_MPU6050+0x104>
				// shift first byte left, add second byte
				raw_accel_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf[1]);
 8001d20:	783b      	ldrb	r3, [r7, #0]
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	b21a      	sxth	r2, r3
 8001d26:	787b      	ldrb	r3, [r7, #1]
 8001d28:	b21b      	sxth	r3, r3
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	81fb      	strh	r3, [r7, #14]
				raw_accel_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf[3]);
 8001d2e:	78bb      	ldrb	r3, [r7, #2]
 8001d30:	021b      	lsls	r3, r3, #8
 8001d32:	b21a      	sxth	r2, r3
 8001d34:	78fb      	ldrb	r3, [r7, #3]
 8001d36:	b21b      	sxth	r3, r3
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	81bb      	strh	r3, [r7, #12]
				raw_accel_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf[5]);
 8001d3c:	793b      	ldrb	r3, [r7, #4]
 8001d3e:	021b      	lsls	r3, r3, #8
 8001d40:	b21a      	sxth	r2, r3
 8001d42:	797b      	ldrb	r3, [r7, #5]
 8001d44:	b21b      	sxth	r3, r3
 8001d46:	4313      	orrs	r3, r2
 8001d48:	817b      	strh	r3, [r7, #10]

				// get float values in g
				accel_x = raw_accel_x/16384.0;
 8001d4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fc08 	bl	8000564 <__aeabi_i2d>
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	4b52      	ldr	r3, [pc, #328]	@ (8001ea4 <read_MPU6050+0x1ec>)
 8001d5a:	f7fe fd97 	bl	800088c <__aeabi_ddiv>
 8001d5e:	4602      	mov	r2, r0
 8001d60:	460b      	mov	r3, r1
 8001d62:	4610      	mov	r0, r2
 8001d64:	4619      	mov	r1, r3
 8001d66:	f7fe ff5f 	bl	8000c28 <__aeabi_d2f>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	4a4e      	ldr	r2, [pc, #312]	@ (8001ea8 <read_MPU6050+0x1f0>)
 8001d6e:	6013      	str	r3, [r2, #0]
				accel_y = raw_accel_y/16384.0;
 8001d70:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f7fe fbf5 	bl	8000564 <__aeabi_i2d>
 8001d7a:	f04f 0200 	mov.w	r2, #0
 8001d7e:	4b49      	ldr	r3, [pc, #292]	@ (8001ea4 <read_MPU6050+0x1ec>)
 8001d80:	f7fe fd84 	bl	800088c <__aeabi_ddiv>
 8001d84:	4602      	mov	r2, r0
 8001d86:	460b      	mov	r3, r1
 8001d88:	4610      	mov	r0, r2
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	f7fe ff4c 	bl	8000c28 <__aeabi_d2f>
 8001d90:	4603      	mov	r3, r0
 8001d92:	4a46      	ldr	r2, [pc, #280]	@ (8001eac <read_MPU6050+0x1f4>)
 8001d94:	6013      	str	r3, [r2, #0]
				accel_z = raw_accel_z/16384.0;
 8001d96:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7fe fbe2 	bl	8000564 <__aeabi_i2d>
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea4 <read_MPU6050+0x1ec>)
 8001da6:	f7fe fd71 	bl	800088c <__aeabi_ddiv>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe ff39 	bl	8000c28 <__aeabi_d2f>
 8001db6:	4603      	mov	r3, r0
 8001db8:	4a3d      	ldr	r2, [pc, #244]	@ (8001eb0 <read_MPU6050+0x1f8>)
 8001dba:	6013      	str	r3, [r2, #0]
			}
		}

		mpu_ret = HAL_I2C_Master_Transmit(&hi2c2, MPU6050_ADDRESS, &gyro_addr, 1, 100);
 8001dbc:	f107 0208 	add.w	r2, r7, #8
 8001dc0:	2364      	movs	r3, #100	@ 0x64
 8001dc2:	9300      	str	r3, [sp, #0]
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	21d0      	movs	r1, #208	@ 0xd0
 8001dc8:	4835      	ldr	r0, [pc, #212]	@ (8001ea0 <read_MPU6050+0x1e8>)
 8001dca:	f002 feb3 	bl	8004b34 <HAL_I2C_Master_Transmit>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 8001dd2:	7c7b      	ldrb	r3, [r7, #17]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d15a      	bne.n	8001e8e <read_MPU6050+0x1d6>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c2, MPU6050_ADDRESS, mpu_buf, 6, 100);
 8001dd8:	463a      	mov	r2, r7
 8001dda:	2364      	movs	r3, #100	@ 0x64
 8001ddc:	9300      	str	r3, [sp, #0]
 8001dde:	2306      	movs	r3, #6
 8001de0:	21d0      	movs	r1, #208	@ 0xd0
 8001de2:	482f      	ldr	r0, [pc, #188]	@ (8001ea0 <read_MPU6050+0x1e8>)
 8001de4:	f002 ffa4 	bl	8004d30 <HAL_I2C_Master_Receive>
 8001de8:	4603      	mov	r3, r0
 8001dea:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 8001dec:	7c7b      	ldrb	r3, [r7, #17]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d14d      	bne.n	8001e8e <read_MPU6050+0x1d6>
				// shift first byte left, add second byte
				raw_gyro_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf [1]);
 8001df2:	783b      	ldrb	r3, [r7, #0]
 8001df4:	021b      	lsls	r3, r3, #8
 8001df6:	b21a      	sxth	r2, r3
 8001df8:	787b      	ldrb	r3, [r7, #1]
 8001dfa:	b21b      	sxth	r3, r3
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	82fb      	strh	r3, [r7, #22]
				raw_gyro_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf [3]);
 8001e00:	78bb      	ldrb	r3, [r7, #2]
 8001e02:	021b      	lsls	r3, r3, #8
 8001e04:	b21a      	sxth	r2, r3
 8001e06:	78fb      	ldrb	r3, [r7, #3]
 8001e08:	b21b      	sxth	r3, r3
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	82bb      	strh	r3, [r7, #20]
				raw_gyro_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf [5]);
 8001e0e:	793b      	ldrb	r3, [r7, #4]
 8001e10:	021b      	lsls	r3, r3, #8
 8001e12:	b21a      	sxth	r2, r3
 8001e14:	797b      	ldrb	r3, [r7, #5]
 8001e16:	b21b      	sxth	r3, r3
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	827b      	strh	r3, [r7, #18]

				// convert to deg/sec
				gyro_x = raw_gyro_x/131.0;
 8001e1c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7fe fb9f 	bl	8000564 <__aeabi_i2d>
 8001e26:	a31c      	add	r3, pc, #112	@ (adr r3, 8001e98 <read_MPU6050+0x1e0>)
 8001e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e2c:	f7fe fd2e 	bl	800088c <__aeabi_ddiv>
 8001e30:	4602      	mov	r2, r0
 8001e32:	460b      	mov	r3, r1
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f7fe fef6 	bl	8000c28 <__aeabi_d2f>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	4a1d      	ldr	r2, [pc, #116]	@ (8001eb4 <read_MPU6050+0x1fc>)
 8001e40:	6013      	str	r3, [r2, #0]
				gyro_y = raw_gyro_y/131.0;
 8001e42:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe fb8c 	bl	8000564 <__aeabi_i2d>
 8001e4c:	a312      	add	r3, pc, #72	@ (adr r3, 8001e98 <read_MPU6050+0x1e0>)
 8001e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e52:	f7fe fd1b 	bl	800088c <__aeabi_ddiv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f7fe fee3 	bl	8000c28 <__aeabi_d2f>
 8001e62:	4603      	mov	r3, r0
 8001e64:	4a14      	ldr	r2, [pc, #80]	@ (8001eb8 <read_MPU6050+0x200>)
 8001e66:	6013      	str	r3, [r2, #0]
				gyro_z = raw_gyro_z/131.0;
 8001e68:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f7fe fb79 	bl	8000564 <__aeabi_i2d>
 8001e72:	a309      	add	r3, pc, #36	@ (adr r3, 8001e98 <read_MPU6050+0x1e0>)
 8001e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e78:	f7fe fd08 	bl	800088c <__aeabi_ddiv>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4610      	mov	r0, r2
 8001e82:	4619      	mov	r1, r3
 8001e84:	f7fe fed0 	bl	8000c28 <__aeabi_d2f>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	4a0c      	ldr	r2, [pc, #48]	@ (8001ebc <read_MPU6050+0x204>)
 8001e8c:	6013      	str	r3, [r2, #0]
			}
		}
    }
}
 8001e8e:	bf00      	nop
 8001e90:	3718      	adds	r7, #24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	00000000 	.word	0x00000000
 8001e9c:	40606000 	.word	0x40606000
 8001ea0:	200004bc 	.word	0x200004bc
 8001ea4:	40d00000 	.word	0x40d00000
 8001ea8:	20000af0 	.word	0x20000af0
 8001eac:	20000af4 	.word	0x20000af4
 8001eb0:	20000af8 	.word	0x20000af8
 8001eb4:	20000ae4 	.word	0x20000ae4
 8001eb8:	20000ae8 	.word	0x20000ae8
 8001ebc:	20000aec 	.word	0x20000aec

08001ec0 <read_PA1010D>:

bool read_PA1010D()
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af02      	add	r7, sp, #8
	uint8_t pa_buf_index = 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	71fb      	strb	r3, [r7, #7]
	uint8_t pa_bytebuf = 0;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	717b      	strb	r3, [r7, #5]
    bool ret = false;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	71bb      	strb	r3, [r7, #6]

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(&hi2c2, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed6:	2203      	movs	r2, #3
 8001ed8:	2120      	movs	r1, #32
 8001eda:	4815      	ldr	r0, [pc, #84]	@ (8001f30 <read_PA1010D+0x70>)
 8001edc:	f003 fc86 	bl	80057ec <HAL_I2C_IsDeviceReady>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d11e      	bne.n	8001f24 <read_PA1010D+0x64>
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	71fb      	strb	r3, [r7, #7]
 8001eea:	e015      	b.n	8001f18 <read_PA1010D+0x58>
			HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa_bytebuf, 1, HAL_MAX_DELAY);
 8001eec:	1d7a      	adds	r2, r7, #5
 8001eee:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef2:	9300      	str	r3, [sp, #0]
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	2120      	movs	r1, #32
 8001ef8:	480d      	ldr	r0, [pc, #52]	@ (8001f30 <read_PA1010D+0x70>)
 8001efa:	f002 ff19 	bl	8004d30 <HAL_I2C_Master_Receive>
			if (pa_bytebuf == '$'){
 8001efe:	797b      	ldrb	r3, [r7, #5]
 8001f00:	2b24      	cmp	r3, #36	@ 0x24
 8001f02:	d102      	bne.n	8001f0a <read_PA1010D+0x4a>
				ret = true;
 8001f04:	2301      	movs	r3, #1
 8001f06:	71bb      	strb	r3, [r7, #6]
				break; // Idea: take away break statement and see what the whole sentence looks like
 8001f08:	e009      	b.n	8001f1e <read_PA1010D+0x5e>
			}
			pa_buf[pa_buf_index] = pa_bytebuf;
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	7979      	ldrb	r1, [r7, #5]
 8001f0e:	4a09      	ldr	r2, [pc, #36]	@ (8001f34 <read_PA1010D+0x74>)
 8001f10:	54d1      	strb	r1, [r2, r3]
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	3301      	adds	r3, #1
 8001f16:	71fb      	strb	r3, [r7, #7]
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	2bff      	cmp	r3, #255	@ 0xff
 8001f1c:	d1e6      	bne.n	8001eec <read_PA1010D+0x2c>
		}
		parse_nmea(pa_buf);
 8001f1e:	4805      	ldr	r0, [pc, #20]	@ (8001f34 <read_PA1010D+0x74>)
 8001f20:	f7ff fc90 	bl	8001844 <parse_nmea>
	}
	return ret;
 8001f24:	79bb      	ldrb	r3, [r7, #6]
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	200004bc 	.word	0x200004bc
 8001f34:	20000b20 	.word	0x20000b20

08001f38 <flush_PA1010D>:

void flush_PA1010D(){
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
	while(read_PA1010D());
 8001f3c:	bf00      	nop
 8001f3e:	f7ff ffbf 	bl	8001ec0 <read_PA1010D>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d1fa      	bne.n	8001f3e <flush_PA1010D+0x6>
}
 8001f48:	bf00      	nop
 8001f4a:	bf00      	nop
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <calibrate_mmc>:

	}

}

void calibrate_mmc(){
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
	read_MMC5603();
 8001f54:	f7ff fd14 	bl	8001980 <read_MMC5603>
	if (mag_x < mag_x_min){
 8001f58:	4b44      	ldr	r3, [pc, #272]	@ (800206c <calibrate_mmc+0x11c>)
 8001f5a:	ed93 7a00 	vldr	s14, [r3]
 8001f5e:	4b44      	ldr	r3, [pc, #272]	@ (8002070 <calibrate_mmc+0x120>)
 8001f60:	edd3 7a00 	vldr	s15, [r3]
 8001f64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f6c:	d503      	bpl.n	8001f76 <calibrate_mmc+0x26>
		mag_x_min = mag_x;
 8001f6e:	4b3f      	ldr	r3, [pc, #252]	@ (800206c <calibrate_mmc+0x11c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a3f      	ldr	r2, [pc, #252]	@ (8002070 <calibrate_mmc+0x120>)
 8001f74:	6013      	str	r3, [r2, #0]
	}
	if (mag_x > mag_x_max){
 8001f76:	4b3d      	ldr	r3, [pc, #244]	@ (800206c <calibrate_mmc+0x11c>)
 8001f78:	ed93 7a00 	vldr	s14, [r3]
 8001f7c:	4b3d      	ldr	r3, [pc, #244]	@ (8002074 <calibrate_mmc+0x124>)
 8001f7e:	edd3 7a00 	vldr	s15, [r3]
 8001f82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8a:	dd03      	ble.n	8001f94 <calibrate_mmc+0x44>
		mag_x_max = mag_x;
 8001f8c:	4b37      	ldr	r3, [pc, #220]	@ (800206c <calibrate_mmc+0x11c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a38      	ldr	r2, [pc, #224]	@ (8002074 <calibrate_mmc+0x124>)
 8001f92:	6013      	str	r3, [r2, #0]
	}
	if (mag_y < mag_y_min){
 8001f94:	4b38      	ldr	r3, [pc, #224]	@ (8002078 <calibrate_mmc+0x128>)
 8001f96:	ed93 7a00 	vldr	s14, [r3]
 8001f9a:	4b38      	ldr	r3, [pc, #224]	@ (800207c <calibrate_mmc+0x12c>)
 8001f9c:	edd3 7a00 	vldr	s15, [r3]
 8001fa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fa8:	d503      	bpl.n	8001fb2 <calibrate_mmc+0x62>
		mag_y_min = mag_y;
 8001faa:	4b33      	ldr	r3, [pc, #204]	@ (8002078 <calibrate_mmc+0x128>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a33      	ldr	r2, [pc, #204]	@ (800207c <calibrate_mmc+0x12c>)
 8001fb0:	6013      	str	r3, [r2, #0]
	}
	if (mag_y > mag_y_max){
 8001fb2:	4b31      	ldr	r3, [pc, #196]	@ (8002078 <calibrate_mmc+0x128>)
 8001fb4:	ed93 7a00 	vldr	s14, [r3]
 8001fb8:	4b31      	ldr	r3, [pc, #196]	@ (8002080 <calibrate_mmc+0x130>)
 8001fba:	edd3 7a00 	vldr	s15, [r3]
 8001fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc6:	dd03      	ble.n	8001fd0 <calibrate_mmc+0x80>
		mag_y_max = mag_y;
 8001fc8:	4b2b      	ldr	r3, [pc, #172]	@ (8002078 <calibrate_mmc+0x128>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a2c      	ldr	r2, [pc, #176]	@ (8002080 <calibrate_mmc+0x130>)
 8001fce:	6013      	str	r3, [r2, #0]
	}
	if (mag_z < mag_z_min){
 8001fd0:	4b2c      	ldr	r3, [pc, #176]	@ (8002084 <calibrate_mmc+0x134>)
 8001fd2:	ed93 7a00 	vldr	s14, [r3]
 8001fd6:	4b2c      	ldr	r3, [pc, #176]	@ (8002088 <calibrate_mmc+0x138>)
 8001fd8:	edd3 7a00 	vldr	s15, [r3]
 8001fdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe4:	d503      	bpl.n	8001fee <calibrate_mmc+0x9e>
		mag_z_min = mag_z;
 8001fe6:	4b27      	ldr	r3, [pc, #156]	@ (8002084 <calibrate_mmc+0x134>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a27      	ldr	r2, [pc, #156]	@ (8002088 <calibrate_mmc+0x138>)
 8001fec:	6013      	str	r3, [r2, #0]
	}
	if (mag_z > mag_z_max){
 8001fee:	4b25      	ldr	r3, [pc, #148]	@ (8002084 <calibrate_mmc+0x134>)
 8001ff0:	ed93 7a00 	vldr	s14, [r3]
 8001ff4:	4b25      	ldr	r3, [pc, #148]	@ (800208c <calibrate_mmc+0x13c>)
 8001ff6:	edd3 7a00 	vldr	s15, [r3]
 8001ffa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002002:	dd03      	ble.n	800200c <calibrate_mmc+0xbc>
		mag_z_max = mag_z;
 8002004:	4b1f      	ldr	r3, [pc, #124]	@ (8002084 <calibrate_mmc+0x134>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a20      	ldr	r2, [pc, #128]	@ (800208c <calibrate_mmc+0x13c>)
 800200a:	6013      	str	r3, [r2, #0]
	}

	mag_x_offset = (mag_x_min + mag_x_max) / 2;
 800200c:	4b18      	ldr	r3, [pc, #96]	@ (8002070 <calibrate_mmc+0x120>)
 800200e:	ed93 7a00 	vldr	s14, [r3]
 8002012:	4b18      	ldr	r3, [pc, #96]	@ (8002074 <calibrate_mmc+0x124>)
 8002014:	edd3 7a00 	vldr	s15, [r3]
 8002018:	ee37 7a27 	vadd.f32	s14, s14, s15
 800201c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002020:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002024:	4b1a      	ldr	r3, [pc, #104]	@ (8002090 <calibrate_mmc+0x140>)
 8002026:	edc3 7a00 	vstr	s15, [r3]
	mag_y_offset = (mag_y_min + mag_y_max) / 2;
 800202a:	4b14      	ldr	r3, [pc, #80]	@ (800207c <calibrate_mmc+0x12c>)
 800202c:	ed93 7a00 	vldr	s14, [r3]
 8002030:	4b13      	ldr	r3, [pc, #76]	@ (8002080 <calibrate_mmc+0x130>)
 8002032:	edd3 7a00 	vldr	s15, [r3]
 8002036:	ee37 7a27 	vadd.f32	s14, s14, s15
 800203a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800203e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002042:	4b14      	ldr	r3, [pc, #80]	@ (8002094 <calibrate_mmc+0x144>)
 8002044:	edc3 7a00 	vstr	s15, [r3]
	mag_z_offset = (mag_z_min + mag_z_max) / 2;
 8002048:	4b0f      	ldr	r3, [pc, #60]	@ (8002088 <calibrate_mmc+0x138>)
 800204a:	ed93 7a00 	vldr	s14, [r3]
 800204e:	4b0f      	ldr	r3, [pc, #60]	@ (800208c <calibrate_mmc+0x13c>)
 8002050:	edd3 7a00 	vldr	s15, [r3]
 8002054:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002058:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800205c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002060:	4b0d      	ldr	r3, [pc, #52]	@ (8002098 <calibrate_mmc+0x148>)
 8002062:	edc3 7a00 	vstr	s15, [r3]
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	20000afc 	.word	0x20000afc
 8002070:	20000e3c 	.word	0x20000e3c
 8002074:	20000e48 	.word	0x20000e48
 8002078:	20000b00 	.word	0x20000b00
 800207c:	20000e40 	.word	0x20000e40
 8002080:	200000a0 	.word	0x200000a0
 8002084:	20000b04 	.word	0x20000b04
 8002088:	20000e44 	.word	0x20000e44
 800208c:	200000a4 	.word	0x200000a4
 8002090:	20000e30 	.word	0x20000e30
 8002094:	20000e34 	.word	0x20000e34
 8002098:	20000e38 	.word	0x20000e38

0800209c <init_MMC5603>:

// Sensor Init Functions -------------------------------------------------------------------
void init_MMC5603(void) {
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af04      	add	r7, sp, #16
	uint8_t odr_value = 100;  // Example: Set ODR to 1000 Hz by writing 255
 80020a2:	2364      	movs	r3, #100	@ 0x64
 80020a4:	71fb      	strb	r3, [r7, #7]
	uint8_t control_reg0 = 0b10000000;  // Set Cmm_freq_en and Take_meas_M
 80020a6:	2380      	movs	r3, #128	@ 0x80
 80020a8:	71bb      	strb	r3, [r7, #6]
	uint8_t control_reg1 = 0b10000000;  // BW0=0, BW1=0 (6.6 ms)
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	717b      	strb	r3, [r7, #5]
	uint8_t control_reg2 = 0b00010000;  // Set Cmm_en to enable continuous mode
 80020ae:	2310      	movs	r3, #16
 80020b0:	713b      	strb	r3, [r7, #4]

	// Configure Control Register 1
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1C, I2C_MEMADD_SIZE_8BIT, &control_reg1, 1, HAL_MAX_DELAY);
 80020b2:	f04f 33ff 	mov.w	r3, #4294967295
 80020b6:	9302      	str	r3, [sp, #8]
 80020b8:	2301      	movs	r3, #1
 80020ba:	9301      	str	r3, [sp, #4]
 80020bc:	1d7b      	adds	r3, r7, #5
 80020be:	9300      	str	r3, [sp, #0]
 80020c0:	2301      	movs	r3, #1
 80020c2:	221c      	movs	r2, #28
 80020c4:	2160      	movs	r1, #96	@ 0x60
 80020c6:	482f      	ldr	r0, [pc, #188]	@ (8002184 <init_MMC5603+0xe8>)
 80020c8:	f003 f864 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_Delay(20);
 80020cc:	2014      	movs	r0, #20
 80020ce:	f001 fe45 	bl	8003d5c <HAL_Delay>
	uint8_t set_bit = 0b00001000;
 80020d2:	2308      	movs	r3, #8
 80020d4:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &set_bit, 1, HAL_MAX_DELAY);
 80020d6:	f04f 33ff 	mov.w	r3, #4294967295
 80020da:	9302      	str	r3, [sp, #8]
 80020dc:	2301      	movs	r3, #1
 80020de:	9301      	str	r3, [sp, #4]
 80020e0:	1cfb      	adds	r3, r7, #3
 80020e2:	9300      	str	r3, [sp, #0]
 80020e4:	2301      	movs	r3, #1
 80020e6:	221b      	movs	r2, #27
 80020e8:	2160      	movs	r1, #96	@ 0x60
 80020ea:	4826      	ldr	r0, [pc, #152]	@ (8002184 <init_MMC5603+0xe8>)
 80020ec:	f003 f852 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80020f0:	2001      	movs	r0, #1
 80020f2:	f001 fe33 	bl	8003d5c <HAL_Delay>
	uint8_t reset_bit = 0b00010000;
 80020f6:	2310      	movs	r3, #16
 80020f8:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &reset_bit, 1, HAL_MAX_DELAY);
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	9302      	str	r3, [sp, #8]
 8002100:	2301      	movs	r3, #1
 8002102:	9301      	str	r3, [sp, #4]
 8002104:	1cbb      	adds	r3, r7, #2
 8002106:	9300      	str	r3, [sp, #0]
 8002108:	2301      	movs	r3, #1
 800210a:	221b      	movs	r2, #27
 800210c:	2160      	movs	r1, #96	@ 0x60
 800210e:	481d      	ldr	r0, [pc, #116]	@ (8002184 <init_MMC5603+0xe8>)
 8002110:	f003 f840 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 8002114:	2001      	movs	r0, #1
 8002116:	f001 fe21 	bl	8003d5c <HAL_Delay>

	// Set Output Data Rate
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1A, I2C_MEMADD_SIZE_8BIT, &odr_value, 1, HAL_MAX_DELAY);
 800211a:	f04f 33ff 	mov.w	r3, #4294967295
 800211e:	9302      	str	r3, [sp, #8]
 8002120:	2301      	movs	r3, #1
 8002122:	9301      	str	r3, [sp, #4]
 8002124:	1dfb      	adds	r3, r7, #7
 8002126:	9300      	str	r3, [sp, #0]
 8002128:	2301      	movs	r3, #1
 800212a:	221a      	movs	r2, #26
 800212c:	2160      	movs	r1, #96	@ 0x60
 800212e:	4815      	ldr	r0, [pc, #84]	@ (8002184 <init_MMC5603+0xe8>)
 8002130:	f003 f830 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8002134:	200a      	movs	r0, #10
 8002136:	f001 fe11 	bl	8003d5c <HAL_Delay>

	// Configure Control Register 0
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &control_reg0, 1, HAL_MAX_DELAY);
 800213a:	f04f 33ff 	mov.w	r3, #4294967295
 800213e:	9302      	str	r3, [sp, #8]
 8002140:	2301      	movs	r3, #1
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	1dbb      	adds	r3, r7, #6
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	2301      	movs	r3, #1
 800214a:	221b      	movs	r2, #27
 800214c:	2160      	movs	r1, #96	@ 0x60
 800214e:	480d      	ldr	r0, [pc, #52]	@ (8002184 <init_MMC5603+0xe8>)
 8002150:	f003 f820 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8002154:	200a      	movs	r0, #10
 8002156:	f001 fe01 	bl	8003d5c <HAL_Delay>

	// Configure Control Register 2
	HAL_I2C_Mem_Write(&hi2c2, MMC5603_ADDRESS, 0x1D, I2C_MEMADD_SIZE_8BIT, &control_reg2, 1, HAL_MAX_DELAY);
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
 800215e:	9302      	str	r3, [sp, #8]
 8002160:	2301      	movs	r3, #1
 8002162:	9301      	str	r3, [sp, #4]
 8002164:	1d3b      	adds	r3, r7, #4
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	2301      	movs	r3, #1
 800216a:	221d      	movs	r2, #29
 800216c:	2160      	movs	r1, #96	@ 0x60
 800216e:	4805      	ldr	r0, [pc, #20]	@ (8002184 <init_MMC5603+0xe8>)
 8002170:	f003 f810 	bl	8005194 <HAL_I2C_Mem_Write>

	// Optionally: Add a delay to allow the sensor to stabilize
	HAL_Delay(10);
 8002174:	200a      	movs	r0, #10
 8002176:	f001 fdf1 	bl	8003d5c <HAL_Delay>
}
 800217a:	bf00      	nop
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	200004bc 	.word	0x200004bc

08002188 <init_MPL3115A2>:

void init_MPL3115A2(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b086      	sub	sp, #24
 800218c:	af04      	add	r7, sp, #16
	// Check the WHO_AM_I register to verify sensor is connected
	uint8_t who_am_i = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &who_am_i, 1, HAL_MAX_DELAY);
 8002192:	f04f 33ff 	mov.w	r3, #4294967295
 8002196:	9302      	str	r3, [sp, #8]
 8002198:	2301      	movs	r3, #1
 800219a:	9301      	str	r3, [sp, #4]
 800219c:	1dfb      	adds	r3, r7, #7
 800219e:	9300      	str	r3, [sp, #0]
 80021a0:	2301      	movs	r3, #1
 80021a2:	220c      	movs	r2, #12
 80021a4:	21c0      	movs	r1, #192	@ 0xc0
 80021a6:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <init_MPL3115A2+0x50>)
 80021a8:	f003 f8ee 	bl	8005388 <HAL_I2C_Mem_Read>
	if (who_am_i == 0xC4)
 80021ac:	79fb      	ldrb	r3, [r7, #7]
 80021ae:	2bc4      	cmp	r3, #196	@ 0xc4
 80021b0:	d10e      	bne.n	80021d0 <init_MPL3115A2+0x48>
	{
		// WHO_AM_I is correct, now configure the sensor
//		uint8_t data = 0xB9; // Altimeter mode
		uint8_t data = 0x39; // Barometer mode
 80021b2:	2339      	movs	r3, #57	@ 0x39
 80021b4:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPL3115A2_ADDRESS, MPL3115A2_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 80021b6:	f04f 33ff 	mov.w	r3, #4294967295
 80021ba:	9302      	str	r3, [sp, #8]
 80021bc:	2301      	movs	r3, #1
 80021be:	9301      	str	r3, [sp, #4]
 80021c0:	1dbb      	adds	r3, r7, #6
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	2301      	movs	r3, #1
 80021c6:	2226      	movs	r2, #38	@ 0x26
 80021c8:	21c0      	movs	r1, #192	@ 0xc0
 80021ca:	4803      	ldr	r0, [pc, #12]	@ (80021d8 <init_MPL3115A2+0x50>)
 80021cc:	f002 ffe2 	bl	8005194 <HAL_I2C_Mem_Write>
	}
	else
	{
		// Handle error
	}
}
 80021d0:	bf00      	nop
 80021d2:	3708      	adds	r7, #8
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	200004bc 	.word	0x200004bc

080021dc <init_MPU6050>:

void init_MPU6050(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af04      	add	r7, sp, #16
	uint8_t mpu_config = 0x00;
 80021e2:	2300      	movs	r3, #0
 80021e4:	71fb      	strb	r3, [r7, #7]
	uint8_t mpu_set_sample_rate = 0x07;
 80021e6:	2307      	movs	r3, #7
 80021e8:	71bb      	strb	r3, [r7, #6]
	uint8_t mpu_set_fs_range = 0x00;
 80021ea:	2300      	movs	r3, #0
 80021ec:	717b      	strb	r3, [r7, #5]
	uint8_t clockSource = 0x01;
 80021ee:	2301      	movs	r3, #1
 80021f0:	713b      	strb	r3, [r7, #4]

	// wake up sensor
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, 1,&mpu_config, 1, 1000);
 80021f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021f6:	9302      	str	r3, [sp, #8]
 80021f8:	2301      	movs	r3, #1
 80021fa:	9301      	str	r3, [sp, #4]
 80021fc:	1dfb      	adds	r3, r7, #7
 80021fe:	9300      	str	r3, [sp, #0]
 8002200:	2301      	movs	r3, #1
 8002202:	226b      	movs	r2, #107	@ 0x6b
 8002204:	21d0      	movs	r1, #208	@ 0xd0
 8002206:	481d      	ldr	r0, [pc, #116]	@ (800227c <init_MPU6050+0xa0>)
 8002208:	f002 ffc4 	bl	8005194 <HAL_I2C_Mem_Write>

	// set sample rate to 1kHz, config ranges
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x19, 1, &mpu_set_sample_rate, 1, 1000);
 800220c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002210:	9302      	str	r3, [sp, #8]
 8002212:	2301      	movs	r3, #1
 8002214:	9301      	str	r3, [sp, #4]
 8002216:	1dbb      	adds	r3, r7, #6
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	2301      	movs	r3, #1
 800221c:	2219      	movs	r2, #25
 800221e:	21d0      	movs	r1, #208	@ 0xd0
 8002220:	4816      	ldr	r0, [pc, #88]	@ (800227c <init_MPU6050+0xa0>)
 8002222:	f002 ffb7 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1B, 1, &mpu_set_fs_range, 1, 1000);
 8002226:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800222a:	9302      	str	r3, [sp, #8]
 800222c:	2301      	movs	r3, #1
 800222e:	9301      	str	r3, [sp, #4]
 8002230:	1d7b      	adds	r3, r7, #5
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	2301      	movs	r3, #1
 8002236:	221b      	movs	r2, #27
 8002238:	21d0      	movs	r1, #208	@ 0xd0
 800223a:	4810      	ldr	r0, [pc, #64]	@ (800227c <init_MPU6050+0xa0>)
 800223c:	f002 ffaa 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x1c, 1, &mpu_set_fs_range, 1, 1000);
 8002240:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002244:	9302      	str	r3, [sp, #8]
 8002246:	2301      	movs	r3, #1
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	1d7b      	adds	r3, r7, #5
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2301      	movs	r3, #1
 8002250:	221c      	movs	r2, #28
 8002252:	21d0      	movs	r1, #208	@ 0xd0
 8002254:	4809      	ldr	r0, [pc, #36]	@ (800227c <init_MPU6050+0xa0>)
 8002256:	f002 ff9d 	bl	8005194 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, I2C_MEMADD_SIZE_8BIT, &clockSource, 1, HAL_MAX_DELAY);
 800225a:	f04f 33ff 	mov.w	r3, #4294967295
 800225e:	9302      	str	r3, [sp, #8]
 8002260:	2301      	movs	r3, #1
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	2301      	movs	r3, #1
 800226a:	226b      	movs	r2, #107	@ 0x6b
 800226c:	21d0      	movs	r1, #208	@ 0xd0
 800226e:	4803      	ldr	r0, [pc, #12]	@ (800227c <init_MPU6050+0xa0>)
 8002270:	f002 ff90 	bl	8005194 <HAL_I2C_Mem_Write>
}
 8002274:	bf00      	nop
 8002276:	3708      	adds	r7, #8
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	200004bc 	.word	0x200004bc

08002280 <init_PA1010D>:

void init_PA1010D(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af02      	add	r7, sp, #8
	uint8_t pa1010d_bytebuf;

	HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);
 8002286:	4827      	ldr	r0, [pc, #156]	@ (8002324 <init_PA1010D+0xa4>)
 8002288:	f7fe f812 	bl	80002b0 <strlen>
 800228c:	4603      	mov	r3, r0
 800228e:	b29b      	uxth	r3, r3
 8002290:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002294:	9200      	str	r2, [sp, #0]
 8002296:	4a23      	ldr	r2, [pc, #140]	@ (8002324 <init_PA1010D+0xa4>)
 8002298:	2120      	movs	r1, #32
 800229a:	4823      	ldr	r0, [pc, #140]	@ (8002328 <init_PA1010D+0xa8>)
 800229c:	f002 fc4a 	bl	8004b34 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
 80022a0:	4822      	ldr	r0, [pc, #136]	@ (800232c <init_PA1010D+0xac>)
 80022a2:	f7fe f805 	bl	80002b0 <strlen>
 80022a6:	4603      	mov	r3, r0
 80022a8:	b29b      	uxth	r3, r3
 80022aa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80022ae:	9200      	str	r2, [sp, #0]
 80022b0:	4a1e      	ldr	r2, [pc, #120]	@ (800232c <init_PA1010D+0xac>)
 80022b2:	2120      	movs	r1, #32
 80022b4:	481c      	ldr	r0, [pc, #112]	@ (8002328 <init_PA1010D+0xa8>)
 80022b6:	f002 fc3d 	bl	8004b34 <HAL_I2C_Master_Transmit>
//	pa_init_ret[2] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(&hi2c2, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);

//	HAL_Delay(10000);
	//Wait for stabilization
	for(int j=0; j<10; j++){
 80022ba:	2300      	movs	r3, #0
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	e029      	b.n	8002314 <init_PA1010D+0x94>
		for(int i=0; i<255; i++){
 80022c0:	2300      	movs	r3, #0
 80022c2:	60bb      	str	r3, [r7, #8]
 80022c4:	e014      	b.n	80022f0 <init_PA1010D+0x70>
			HAL_I2C_Master_Receive(&hi2c2, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 80022c6:	1dfa      	adds	r2, r7, #7
 80022c8:	f04f 33ff 	mov.w	r3, #4294967295
 80022cc:	9300      	str	r3, [sp, #0]
 80022ce:	2301      	movs	r3, #1
 80022d0:	2120      	movs	r1, #32
 80022d2:	4815      	ldr	r0, [pc, #84]	@ (8002328 <init_PA1010D+0xa8>)
 80022d4:	f002 fd2c 	bl	8004d30 <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 80022d8:	79fb      	ldrb	r3, [r7, #7]
 80022da:	2b24      	cmp	r3, #36	@ 0x24
 80022dc:	d00c      	beq.n	80022f8 <init_PA1010D+0x78>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 80022de:	79f9      	ldrb	r1, [r7, #7]
 80022e0:	4a13      	ldr	r2, [pc, #76]	@ (8002330 <init_PA1010D+0xb0>)
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	4413      	add	r3, r2
 80022e6:	460a      	mov	r2, r1
 80022e8:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	3301      	adds	r3, #1
 80022ee:	60bb      	str	r3, [r7, #8]
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	2bfe      	cmp	r3, #254	@ 0xfe
 80022f4:	dde7      	ble.n	80022c6 <init_PA1010D+0x46>
 80022f6:	e000      	b.n	80022fa <init_PA1010D+0x7a>
				break;
 80022f8:	bf00      	nop
		}
		if (j>5){
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b05      	cmp	r3, #5
 80022fe:	dd02      	ble.n	8002306 <init_PA1010D+0x86>
			parse_nmea(pa_buf);
 8002300:	480b      	ldr	r0, [pc, #44]	@ (8002330 <init_PA1010D+0xb0>)
 8002302:	f7ff fa9f 	bl	8001844 <parse_nmea>
		}
		HAL_Delay(500);
 8002306:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800230a:	f001 fd27 	bl	8003d5c <HAL_Delay>
	for(int j=0; j<10; j++){
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	3301      	adds	r3, #1
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2b09      	cmp	r3, #9
 8002318:	ddd2      	ble.n	80022c0 <init_PA1010D+0x40>
	}
}
 800231a:	bf00      	nop
 800231c:	bf00      	nop
 800231e:	3710      	adds	r7, #16
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	20000068 	.word	0x20000068
 8002328:	200004bc 	.word	0x200004bc
 800232c:	20000054 	.word	0x20000054
 8002330:	20000b20 	.word	0x20000b20

08002334 <read_sensors>:
	uint8_t ina_config[2] = {0b00000001, 0b00011101};
	HAL_I2C_Mem_Write(&hi2c2, (uint16_t) INA219_ADDRESS, 0x05, 1, ina_config, 2, 1000);
}

void read_sensors(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
	read_MPU6050(); // Accel/ tilt
 800233a:	f7ff fcbd 	bl	8001cb8 <read_MPU6050>
	read_MPL3115A2(); // Temperature/ Pressure
 800233e:	f7ff fc49 	bl	8001bd4 <read_MPL3115A2>
	if (setting_cam_north) read_MMC5603(); // Magnetic Field
 8002342:	4b0b      	ldr	r3, [pc, #44]	@ (8002370 <read_sensors+0x3c>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <read_sensors+0x1a>
 800234a:	f7ff fb19 	bl	8001980 <read_MMC5603>
	for (int i = 0; i < 10; ++i){
 800234e:	2300      	movs	r3, #0
 8002350:	607b      	str	r3, [r7, #4]
 8002352:	e004      	b.n	800235e <read_sensors+0x2a>
		read_PA1010D(); // GPS
 8002354:	f7ff fdb4 	bl	8001ec0 <read_PA1010D>
	for (int i = 0; i < 10; ++i){
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	3301      	adds	r3, #1
 800235c:	607b      	str	r3, [r7, #4]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2b09      	cmp	r3, #9
 8002362:	ddf7      	ble.n	8002354 <read_sensors+0x20>
	}
	calculate_auto_gyro_speed();
 8002364:	f7fe fe68 	bl	8001038 <calculate_auto_gyro_speed>
//	read_INA219(); // Voltage
}
 8002368:	bf00      	nop
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20000d40 	.word	0x20000d40

08002374 <reset_MPU6050>:

void reset_MPU6050(void) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b086      	sub	sp, #24
 8002378:	af04      	add	r7, sp, #16
    uint8_t reset_command = 0x80;  // Set the reset bit in PWR_MGMT_1
 800237a:	2380      	movs	r3, #128	@ 0x80
 800237c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDRESS, 0x6B, 1, &reset_command, 1, HAL_MAX_DELAY);
 800237e:	f04f 33ff 	mov.w	r3, #4294967295
 8002382:	9302      	str	r3, [sp, #8]
 8002384:	2301      	movs	r3, #1
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	1dfb      	adds	r3, r7, #7
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2301      	movs	r3, #1
 800238e:	226b      	movs	r2, #107	@ 0x6b
 8002390:	21d0      	movs	r1, #208	@ 0xd0
 8002392:	4805      	ldr	r0, [pc, #20]	@ (80023a8 <reset_MPU6050+0x34>)
 8002394:	f002 fefe 	bl	8005194 <HAL_I2C_Mem_Write>
    HAL_Delay(100); // Wait for reset to complete
 8002398:	2064      	movs	r0, #100	@ 0x64
 800239a:	f001 fcdf 	bl	8003d5c <HAL_Delay>
}
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}
 80023a6:	bf00      	nop
 80023a8:	200004bc 	.word	0x200004bc

080023ac <init_sensors>:

void init_sensors(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
	if (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY) {
 80023b0:	480b      	ldr	r0, [pc, #44]	@ (80023e0 <init_sensors+0x34>)
 80023b2:	f003 fb49 	bl	8005a48 <HAL_I2C_GetState>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b20      	cmp	r3, #32
 80023ba:	d001      	beq.n	80023c0 <init_sensors+0x14>
		reset_MPU6050();
 80023bc:	f7ff ffda 	bl	8002374 <reset_MPU6050>
	}

	init_MPU6050(); // Must be first
 80023c0:	f7ff ff0c 	bl	80021dc <init_MPU6050>
	init_MPL3115A2();
 80023c4:	f7ff fee0 	bl	8002188 <init_MPL3115A2>
	init_MMC5603();
 80023c8:	f7ff fe68 	bl	800209c <init_MMC5603>
	init_PA1010D();
 80023cc:	f7ff ff58 	bl	8002280 <init_PA1010D>
//	init_INA219();

	read_PA1010D();
 80023d0:	f7ff fd76 	bl	8001ec0 <read_PA1010D>
	get_mission_time();
 80023d4:	f7ff f832 	bl	800143c <get_mission_time>

	flush_PA1010D();
 80023d8:	f7ff fdae 	bl	8001f38 <flush_PA1010D>
}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	200004bc 	.word	0x200004bc

080023e4 <init_commands>:

void init_commands(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 80023e8:	4b27      	ldr	r3, [pc, #156]	@ (8002488 <init_commands+0xa4>)
 80023ea:	4a28      	ldr	r2, [pc, #160]	@ (800248c <init_commands+0xa8>)
 80023ec:	210e      	movs	r1, #14
 80023ee:	4828      	ldr	r0, [pc, #160]	@ (8002490 <init_commands+0xac>)
 80023f0:	f008 fdb4 	bl	800af5c <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 80023f4:	4b24      	ldr	r3, [pc, #144]	@ (8002488 <init_commands+0xa4>)
 80023f6:	4a27      	ldr	r2, [pc, #156]	@ (8002494 <init_commands+0xb0>)
 80023f8:	210f      	movs	r1, #15
 80023fa:	4827      	ldr	r0, [pc, #156]	@ (8002498 <init_commands+0xb4>)
 80023fc:	f008 fdae 	bl	800af5c <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 8002400:	4b21      	ldr	r3, [pc, #132]	@ (8002488 <init_commands+0xa4>)
 8002402:	4a26      	ldr	r2, [pc, #152]	@ (800249c <init_commands+0xb8>)
 8002404:	210d      	movs	r1, #13
 8002406:	4826      	ldr	r0, [pc, #152]	@ (80024a0 <init_commands+0xbc>)
 8002408:	f008 fda8 	bl	800af5c <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL", TEAM_ID);
 800240c:	4b1e      	ldr	r3, [pc, #120]	@ (8002488 <init_commands+0xa4>)
 800240e:	4a25      	ldr	r2, [pc, #148]	@ (80024a4 <init_commands+0xc0>)
 8002410:	210e      	movs	r1, #14
 8002412:	4825      	ldr	r0, [pc, #148]	@ (80024a8 <init_commands+0xc4>)
 8002414:	f008 fda2 	bl	800af5c <sniprintf>
	snprintf(bcn_on_command, sizeof(bcn_on_command), "CMD,%s,BCN,ON", TEAM_ID);
 8002418:	4b1b      	ldr	r3, [pc, #108]	@ (8002488 <init_commands+0xa4>)
 800241a:	4a24      	ldr	r2, [pc, #144]	@ (80024ac <init_commands+0xc8>)
 800241c:	2110      	movs	r1, #16
 800241e:	4824      	ldr	r0, [pc, #144]	@ (80024b0 <init_commands+0xcc>)
 8002420:	f008 fd9c 	bl	800af5c <sniprintf>
	snprintf(bcn_off_command, sizeof(bcn_off_command), "CMD,%s,BCN,OFF", TEAM_ID);
 8002424:	4b18      	ldr	r3, [pc, #96]	@ (8002488 <init_commands+0xa4>)
 8002426:	4a23      	ldr	r2, [pc, #140]	@ (80024b4 <init_commands+0xd0>)
 8002428:	2111      	movs	r1, #17
 800242a:	4823      	ldr	r0, [pc, #140]	@ (80024b8 <init_commands+0xd4>)
 800242c:	f008 fd96 	bl	800af5c <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 8002430:	4b15      	ldr	r3, [pc, #84]	@ (8002488 <init_commands+0xa4>)
 8002432:	4a22      	ldr	r2, [pc, #136]	@ (80024bc <init_commands+0xd8>)
 8002434:	210f      	movs	r1, #15
 8002436:	4822      	ldr	r0, [pc, #136]	@ (80024c0 <init_commands+0xdc>)
 8002438:	f008 fd90 	bl	800af5c <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 800243c:	4b12      	ldr	r3, [pc, #72]	@ (8002488 <init_commands+0xa4>)
 800243e:	4a21      	ldr	r2, [pc, #132]	@ (80024c4 <init_commands+0xe0>)
 8002440:	2110      	movs	r1, #16
 8002442:	4821      	ldr	r0, [pc, #132]	@ (80024c8 <init_commands+0xe4>)
 8002444:	f008 fd8a 	bl	800af5c <sniprintf>
	snprintf(cal_comp_on_command, sizeof(cal_comp_on_command), "CMD,%s,CC,ON", TEAM_ID);
 8002448:	4b0f      	ldr	r3, [pc, #60]	@ (8002488 <init_commands+0xa4>)
 800244a:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <init_commands+0xe8>)
 800244c:	210f      	movs	r1, #15
 800244e:	4820      	ldr	r0, [pc, #128]	@ (80024d0 <init_commands+0xec>)
 8002450:	f008 fd84 	bl	800af5c <sniprintf>
	snprintf(cal_comp_off_command, sizeof(cal_comp_off_command), "CMD,%s,CC,OFF", TEAM_ID);
 8002454:	4b0c      	ldr	r3, [pc, #48]	@ (8002488 <init_commands+0xa4>)
 8002456:	4a1f      	ldr	r2, [pc, #124]	@ (80024d4 <init_commands+0xf0>)
 8002458:	2110      	movs	r1, #16
 800245a:	481f      	ldr	r0, [pc, #124]	@ (80024d8 <init_commands+0xf4>)
 800245c:	f008 fd7e 	bl	800af5c <sniprintf>
	snprintf(set_camera_north_on_command, sizeof(set_camera_north_on_command), "CMD,%s,SCN,ON", TEAM_ID);
 8002460:	4b09      	ldr	r3, [pc, #36]	@ (8002488 <init_commands+0xa4>)
 8002462:	4a1e      	ldr	r2, [pc, #120]	@ (80024dc <init_commands+0xf8>)
 8002464:	2111      	movs	r1, #17
 8002466:	481e      	ldr	r0, [pc, #120]	@ (80024e0 <init_commands+0xfc>)
 8002468:	f008 fd78 	bl	800af5c <sniprintf>
	snprintf(set_camera_north_off_command, sizeof(set_camera_north_off_command), "CMD,%s,SCN,OFF", TEAM_ID);
 800246c:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <init_commands+0xa4>)
 800246e:	4a1d      	ldr	r2, [pc, #116]	@ (80024e4 <init_commands+0x100>)
 8002470:	2112      	movs	r1, #18
 8002472:	481d      	ldr	r0, [pc, #116]	@ (80024e8 <init_commands+0x104>)
 8002474:	f008 fd72 	bl	800af5c <sniprintf>
	snprintf(release_payload_command, sizeof(release_payload_command), "CMD,%s,MEC,PAYLOAD,ON", TEAM_ID);
 8002478:	4b03      	ldr	r3, [pc, #12]	@ (8002488 <init_commands+0xa4>)
 800247a:	4a1c      	ldr	r2, [pc, #112]	@ (80024ec <init_commands+0x108>)
 800247c:	2119      	movs	r1, #25
 800247e:	481c      	ldr	r0, [pc, #112]	@ (80024f0 <init_commands+0x10c>)
 8002480:	f008 fd6c 	bl	800af5c <sniprintf>
}
 8002484:	bf00      	nop
 8002486:	bd80      	pop	{r7, pc}
 8002488:	0800e840 	.word	0x0800e840
 800248c:	0800e848 	.word	0x0800e848
 8002490:	20000d44 	.word	0x20000d44
 8002494:	0800e854 	.word	0x0800e854
 8002498:	20000d54 	.word	0x20000d54
 800249c:	0800e864 	.word	0x0800e864
 80024a0:	20000d64 	.word	0x20000d64
 80024a4:	0800e870 	.word	0x0800e870
 80024a8:	20000d74 	.word	0x20000d74
 80024ac:	0800e87c 	.word	0x0800e87c
 80024b0:	20000dac 	.word	0x20000dac
 80024b4:	0800e88c 	.word	0x0800e88c
 80024b8:	20000dbc 	.word	0x20000dbc
 80024bc:	0800e89c 	.word	0x0800e89c
 80024c0:	20000dd0 	.word	0x20000dd0
 80024c4:	0800e8ac 	.word	0x0800e8ac
 80024c8:	20000de0 	.word	0x20000de0
 80024cc:	0800e8bc 	.word	0x0800e8bc
 80024d0:	20000df0 	.word	0x20000df0
 80024d4:	0800e8cc 	.word	0x0800e8cc
 80024d8:	20000e00 	.word	0x20000e00
 80024dc:	0800e8dc 	.word	0x0800e8dc
 80024e0:	20000d84 	.word	0x20000d84
 80024e4:	0800e8ec 	.word	0x0800e8ec
 80024e8:	20000d98 	.word	0x20000d98
 80024ec:	0800e8fc 	.word	0x0800e8fc
 80024f0:	20000e10 	.word	0x20000e10

080024f4 <calculate_checksum>:

// Xbee and Command Functions ----------------------------------------------------------------
uint8_t calculate_checksum(const char *data) {
 80024f4:	b480      	push	{r7}
 80024f6:	b085      	sub	sp, #20
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
	uint8_t checksum = 0;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8002500:	e006      	b.n	8002510 <calculate_checksum+0x1c>
		checksum += *data++;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	1c5a      	adds	r2, r3, #1
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	7bfb      	ldrb	r3, [r7, #15]
 800250c:	4413      	add	r3, r2
 800250e:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d1f4      	bne.n	8002502 <calculate_checksum+0xe>
	}
	return checksum % 256;
 8002518:	7bfb      	ldrb	r3, [r7, #15]
}
 800251a:	4618      	mov	r0, r3
 800251c:	3714      	adds	r7, #20
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
	...

08002528 <send_packet>:

void send_packet(){
 8002528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800252c:	f2ad 5d2c 	subw	sp, sp, #1324	@ 0x52c
 8002530:	af2e      	add	r7, sp, #184	@ 0xb8

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	packet_count += 1;
 8002532:	4b92      	ldr	r3, [pc, #584]	@ (800277c <send_packet+0x254>)
 8002534:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002538:	b29b      	uxth	r3, r3
 800253a:	3301      	adds	r3, #1
 800253c:	b29b      	uxth	r3, r3
 800253e:	b21a      	sxth	r2, r3
 8002540:	4b8e      	ldr	r3, [pc, #568]	@ (800277c <send_packet+0x254>)
 8002542:	801a      	strh	r2, [r3, #0]

	snprintf(data, sizeof(data),
 8002544:	4b8e      	ldr	r3, [pc, #568]	@ (8002780 <send_packet+0x258>)
 8002546:	f993 3000 	ldrsb.w	r3, [r3]
 800254a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800254e:	4b8d      	ldr	r3, [pc, #564]	@ (8002784 <send_packet+0x25c>)
 8002550:	f993 3000 	ldrsb.w	r3, [r3]
 8002554:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002558:	4b8b      	ldr	r3, [pc, #556]	@ (8002788 <send_packet+0x260>)
 800255a:	f993 3000 	ldrsb.w	r3, [r3]
 800255e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002560:	4b86      	ldr	r3, [pc, #536]	@ (800277c <send_packet+0x254>)
 8002562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002566:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002568:	4b88      	ldr	r3, [pc, #544]	@ (800278c <send_packet+0x264>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	677b      	str	r3, [r7, #116]	@ 0x74
 800256e:	4b88      	ldr	r3, [pc, #544]	@ (8002790 <send_packet+0x268>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7fe f808 	bl	8000588 <__aeabi_f2d>
 8002578:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 800257c:	4b85      	ldr	r3, [pc, #532]	@ (8002794 <send_packet+0x26c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4618      	mov	r0, r3
 8002582:	f7fe f801 	bl	8000588 <__aeabi_f2d>
 8002586:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
 800258a:	4b83      	ldr	r3, [pc, #524]	@ (8002798 <send_packet+0x270>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4618      	mov	r0, r3
 8002590:	f7fd fffa 	bl	8000588 <__aeabi_f2d>
 8002594:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8002598:	4b80      	ldr	r3, [pc, #512]	@ (800279c <send_packet+0x274>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd fff3 	bl	8000588 <__aeabi_f2d>
 80025a2:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
 80025a6:	4b7e      	ldr	r3, [pc, #504]	@ (80027a0 <send_packet+0x278>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7fd ffec 	bl	8000588 <__aeabi_f2d>
 80025b0:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
 80025b4:	4b7b      	ldr	r3, [pc, #492]	@ (80027a4 <send_packet+0x27c>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fd ffe5 	bl	8000588 <__aeabi_f2d>
 80025be:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 80025c2:	4b79      	ldr	r3, [pc, #484]	@ (80027a8 <send_packet+0x280>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7fd ffde 	bl	8000588 <__aeabi_f2d>
 80025cc:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 80025d0:	4b76      	ldr	r3, [pc, #472]	@ (80027ac <send_packet+0x284>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f7fd ffd7 	bl	8000588 <__aeabi_f2d>
 80025da:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 80025de:	4b74      	ldr	r3, [pc, #464]	@ (80027b0 <send_packet+0x288>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fd ffd0 	bl	8000588 <__aeabi_f2d>
 80025e8:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 80025ec:	4b71      	ldr	r3, [pc, #452]	@ (80027b4 <send_packet+0x28c>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fd ffc9 	bl	8000588 <__aeabi_f2d>
 80025f6:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80025fa:	4b6f      	ldr	r3, [pc, #444]	@ (80027b8 <send_packet+0x290>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fd ffc2 	bl	8000588 <__aeabi_f2d>
 8002604:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002608:	4b6c      	ldr	r3, [pc, #432]	@ (80027bc <send_packet+0x294>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4618      	mov	r0, r3
 800260e:	f7fd ffbb 	bl	8000588 <__aeabi_f2d>
 8002612:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8002616:	4b6a      	ldr	r3, [pc, #424]	@ (80027c0 <send_packet+0x298>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4618      	mov	r0, r3
 800261c:	f7fd ffb4 	bl	8000588 <__aeabi_f2d>
 8002620:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002624:	4b67      	ldr	r3, [pc, #412]	@ (80027c4 <send_packet+0x29c>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4618      	mov	r0, r3
 800262a:	f7fd ffad 	bl	8000588 <__aeabi_f2d>
 800262e:	4682      	mov	sl, r0
 8002630:	468b      	mov	fp, r1
 8002632:	4b65      	ldr	r3, [pc, #404]	@ (80027c8 <send_packet+0x2a0>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	673b      	str	r3, [r7, #112]	@ 0x70
 8002638:	4b64      	ldr	r3, [pc, #400]	@ (80027cc <send_packet+0x2a4>)
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	607b      	str	r3, [r7, #4]
 800263e:	4b64      	ldr	r3, [pc, #400]	@ (80027d0 <send_packet+0x2a8>)
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	603b      	str	r3, [r7, #0]
 8002644:	4b63      	ldr	r3, [pc, #396]	@ (80027d4 <send_packet+0x2ac>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f7fd ff9d 	bl	8000588 <__aeabi_f2d>
 800264e:	4680      	mov	r8, r0
 8002650:	4689      	mov	r9, r1
 8002652:	4b61      	ldr	r3, [pc, #388]	@ (80027d8 <send_packet+0x2b0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f7fd ff96 	bl	8000588 <__aeabi_f2d>
 800265c:	4604      	mov	r4, r0
 800265e:	460d      	mov	r5, r1
 8002660:	4b5e      	ldr	r3, [pc, #376]	@ (80027dc <send_packet+0x2b4>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7fd ff8f 	bl	8000588 <__aeabi_f2d>
 800266a:	4b5d      	ldr	r3, [pc, #372]	@ (80027e0 <send_packet+0x2b8>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	f107 068c 	add.w	r6, r7, #140	@ 0x8c
 8002674:	4b5b      	ldr	r3, [pc, #364]	@ (80027e4 <send_packet+0x2bc>)
 8002676:	932d      	str	r3, [sp, #180]	@ 0xb4
 8002678:	922c      	str	r2, [sp, #176]	@ 0xb0
 800267a:	e9cd 012a 	strd	r0, r1, [sp, #168]	@ 0xa8
 800267e:	e9cd 4528 	strd	r4, r5, [sp, #160]	@ 0xa0
 8002682:	e9cd 8926 	strd	r8, r9, [sp, #152]	@ 0x98
 8002686:	683a      	ldr	r2, [r7, #0]
 8002688:	9224      	str	r2, [sp, #144]	@ 0x90
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	9223      	str	r2, [sp, #140]	@ 0x8c
 800268e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8002690:	9222      	str	r2, [sp, #136]	@ 0x88
 8002692:	e9cd ab20 	strd	sl, fp, [sp, #128]	@ 0x80
 8002696:	ed97 7b02 	vldr	d7, [r7, #8]
 800269a:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 800269e:	ed97 7b04 	vldr	d7, [r7, #16]
 80026a2:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 80026a6:	ed97 7b06 	vldr	d7, [r7, #24]
 80026aa:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 80026ae:	ed97 7b08 	vldr	d7, [r7, #32]
 80026b2:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 80026b6:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80026ba:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 80026be:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80026c2:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 80026c6:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80026ca:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 80026ce:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 80026d2:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 80026d6:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 80026da:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80026de:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 80026e2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80026e6:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 80026ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80026ee:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80026f2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80026f6:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 80026fa:	ed8d 7b06 	vstr	d7, [sp, #24]
 80026fe:	4b3a      	ldr	r3, [pc, #232]	@ (80027e8 <send_packet+0x2c0>)
 8002700:	9305      	str	r3, [sp, #20]
 8002702:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002704:	9204      	str	r2, [sp, #16]
 8002706:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8002708:	9203      	str	r2, [sp, #12]
 800270a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800270c:	9202      	str	r2, [sp, #8]
 800270e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002712:	9201      	str	r2, [sp, #4]
 8002714:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	4b34      	ldr	r3, [pc, #208]	@ (80027ec <send_packet+0x2c4>)
 800271c:	4a34      	ldr	r2, [pc, #208]	@ (80027f0 <send_packet+0x2c8>)
 800271e:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8002722:	4630      	mov	r0, r6
 8002724:	f008 fc1a 	bl	800af5c <sniprintf>
		 mode, state, altitude, temperature, pressure, voltage,
		 gyro_x, gyro_y, gyro_z, accel_x, accel_y, accel_z, mag_x, mag_y, mag_z,
		 auto_gyro_rotation_rate, gps_time_hr, gps_time_min, gps_time_sec,
		 gps_altitude, gps_latitude, gps_longitude, gps_sats, cmd_echo);

	uint8_t checksum = calculate_checksum(data);
 8002728:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff fee1 	bl	80024f4 <calculate_checksum>
 8002732:	4603      	mov	r3, r0
 8002734:	f887 346f 	strb.w	r3, [r7, #1135]	@ 0x46f
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 8002738:	f897 346f 	ldrb.w	r3, [r7, #1135]	@ 0x46f
 800273c:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8002740:	f507 701b 	add.w	r0, r7, #620	@ 0x26c
 8002744:	9300      	str	r3, [sp, #0]
 8002746:	4613      	mov	r3, r2
 8002748:	4a2a      	ldr	r2, [pc, #168]	@ (80027f4 <send_packet+0x2cc>)
 800274a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800274e:	f008 fc05 	bl	800af5c <sniprintf>

	// Send the packet using HAL_UART_Transmit
	HAL_UART_Transmit(&huart2, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);
 8002752:	f507 731b 	add.w	r3, r7, #620	@ 0x26c
 8002756:	4618      	mov	r0, r3
 8002758:	f7fd fdaa 	bl	80002b0 <strlen>
 800275c:	4603      	mov	r3, r0
 800275e:	b29a      	uxth	r2, r3
 8002760:	f507 711b 	add.w	r1, r7, #620	@ 0x26c
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
 8002768:	4823      	ldr	r0, [pc, #140]	@ (80027f8 <send_packet+0x2d0>)
 800276a:	f005 fd0d 	bl	8008188 <HAL_UART_Transmit>
}
 800276e:	bf00      	nop
 8002770:	f207 4774 	addw	r7, r7, #1140	@ 0x474
 8002774:	46bd      	mov	sp, r7
 8002776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800277a:	bf00      	nop
 800277c:	20000ad0 	.word	0x20000ad0
 8002780:	20000acc 	.word	0x20000acc
 8002784:	20000acd 	.word	0x20000acd
 8002788:	20000ace 	.word	0x20000ace
 800278c:	20000000 	.word	0x20000000
 8002790:	20000ad4 	.word	0x20000ad4
 8002794:	20000ad8 	.word	0x20000ad8
 8002798:	20000adc 	.word	0x20000adc
 800279c:	20000ae0 	.word	0x20000ae0
 80027a0:	20000ae4 	.word	0x20000ae4
 80027a4:	20000ae8 	.word	0x20000ae8
 80027a8:	20000aec 	.word	0x20000aec
 80027ac:	20000af0 	.word	0x20000af0
 80027b0:	20000af4 	.word	0x20000af4
 80027b4:	20000af8 	.word	0x20000af8
 80027b8:	20000afc 	.word	0x20000afc
 80027bc:	20000b00 	.word	0x20000b00
 80027c0:	20000b04 	.word	0x20000b04
 80027c4:	20000b08 	.word	0x20000b08
 80027c8:	20000b0c 	.word	0x20000b0c
 80027cc:	20000b0d 	.word	0x20000b0d
 80027d0:	20000b0e 	.word	0x20000b0e
 80027d4:	20000b10 	.word	0x20000b10
 80027d8:	20000b14 	.word	0x20000b14
 80027dc:	20000b18 	.word	0x20000b18
 80027e0:	20000b1c 	.word	0x20000b1c
 80027e4:	20000014 	.word	0x20000014
 80027e8:	20000004 	.word	0x20000004
 80027ec:	0800e840 	.word	0x0800e840
 80027f0:	0800e914 	.word	0x0800e914
 80027f4:	0800e99c 	.word	0x0800e99c
 80027f8:	20000558 	.word	0x20000558

080027fc <handle_state>:

void handle_state(){
 80027fc:	b5b0      	push	{r4, r5, r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
	// States: LAUNCH_PAD,ASCENT, APOGEE, DESCENT, PROBE_RELEASE, LANDED
	int8_t current_movement;

	// Determine ascending, descending, or stationary
	if (altitude < (prev_alt + 0.5) && altitude > (prev_alt - 0.5)){
 8002802:	4b5d      	ldr	r3, [pc, #372]	@ (8002978 <handle_state+0x17c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fd febe 	bl	8000588 <__aeabi_f2d>
 800280c:	4604      	mov	r4, r0
 800280e:	460d      	mov	r5, r1
 8002810:	4b5a      	ldr	r3, [pc, #360]	@ (800297c <handle_state+0x180>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7fd feb7 	bl	8000588 <__aeabi_f2d>
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	4b58      	ldr	r3, [pc, #352]	@ (8002980 <handle_state+0x184>)
 8002820:	f7fd fd54 	bl	80002cc <__adddf3>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	4620      	mov	r0, r4
 800282a:	4629      	mov	r1, r5
 800282c:	f7fe f976 	bl	8000b1c <__aeabi_dcmplt>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d01c      	beq.n	8002870 <handle_state+0x74>
 8002836:	4b50      	ldr	r3, [pc, #320]	@ (8002978 <handle_state+0x17c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7fd fea4 	bl	8000588 <__aeabi_f2d>
 8002840:	4604      	mov	r4, r0
 8002842:	460d      	mov	r5, r1
 8002844:	4b4d      	ldr	r3, [pc, #308]	@ (800297c <handle_state+0x180>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4618      	mov	r0, r3
 800284a:	f7fd fe9d 	bl	8000588 <__aeabi_f2d>
 800284e:	f04f 0200 	mov.w	r2, #0
 8002852:	4b4b      	ldr	r3, [pc, #300]	@ (8002980 <handle_state+0x184>)
 8002854:	f7fd fd38 	bl	80002c8 <__aeabi_dsub>
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4620      	mov	r0, r4
 800285e:	4629      	mov	r1, r5
 8002860:	f7fe f97a 	bl	8000b58 <__aeabi_dcmpgt>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d002      	beq.n	8002870 <handle_state+0x74>
		current_movement = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	71fb      	strb	r3, [r7, #7]
 800286e:	e00f      	b.n	8002890 <handle_state+0x94>
	}
	else if (altitude < prev_alt) {
 8002870:	4b41      	ldr	r3, [pc, #260]	@ (8002978 <handle_state+0x17c>)
 8002872:	ed93 7a00 	vldr	s14, [r3]
 8002876:	4b41      	ldr	r3, [pc, #260]	@ (800297c <handle_state+0x180>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002884:	d502      	bpl.n	800288c <handle_state+0x90>
		current_movement = -1;
 8002886:	23ff      	movs	r3, #255	@ 0xff
 8002888:	71fb      	strb	r3, [r7, #7]
 800288a:	e001      	b.n	8002890 <handle_state+0x94>
	}
	else {
		current_movement = 1;
 800288c:	2301      	movs	r3, #1
 800288e:	71fb      	strb	r3, [r7, #7]
		strncpy(state, "PROBE_RELEASE", strlen("PROBE_RELEASE"));
		// Deploy Auto Gyro
	}

	// Ascent if ascending and probe not released
	else if (current_movement == 1){
 8002890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d10a      	bne.n	80028ae <handle_state+0xb2>
		memset(state, 0, sizeof(state));
 8002898:	220e      	movs	r2, #14
 800289a:	2100      	movs	r1, #0
 800289c:	4839      	ldr	r0, [pc, #228]	@ (8002984 <handle_state+0x188>)
 800289e:	f008 fbd4 	bl	800b04a <memset>
		strncpy(state, "ASCENDING", strlen("ASCENDING"));
 80028a2:	4b38      	ldr	r3, [pc, #224]	@ (8002984 <handle_state+0x188>)
 80028a4:	4a38      	ldr	r2, [pc, #224]	@ (8002988 <handle_state+0x18c>)
 80028a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80028a8:	c303      	stmia	r3!, {r0, r1}
 80028aa:	701a      	strb	r2, [r3, #0]
 80028ac:	e05b      	b.n	8002966 <handle_state+0x16a>
	}

	// Apogee if current state is ascent and now stationary or descending
	else if ((strncmp(state, "ASCENDING", strlen("ASCENDING")) == 0 || strncmp(state, "PROBE_RELEASE", strlen("PROBE_RELEASE")) == 0) && current_movement != 1){
 80028ae:	2209      	movs	r2, #9
 80028b0:	4935      	ldr	r1, [pc, #212]	@ (8002988 <handle_state+0x18c>)
 80028b2:	4834      	ldr	r0, [pc, #208]	@ (8002984 <handle_state+0x188>)
 80028b4:	f008 fbe0 	bl	800b078 <strncmp>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d007      	beq.n	80028ce <handle_state+0xd2>
 80028be:	220d      	movs	r2, #13
 80028c0:	4932      	ldr	r1, [pc, #200]	@ (800298c <handle_state+0x190>)
 80028c2:	4830      	ldr	r0, [pc, #192]	@ (8002984 <handle_state+0x188>)
 80028c4:	f008 fbd8 	bl	800b078 <strncmp>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d110      	bne.n	80028f0 <handle_state+0xf4>
 80028ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d00c      	beq.n	80028f0 <handle_state+0xf4>
		memset(state, 0, sizeof(state));
 80028d6:	220e      	movs	r2, #14
 80028d8:	2100      	movs	r1, #0
 80028da:	482a      	ldr	r0, [pc, #168]	@ (8002984 <handle_state+0x188>)
 80028dc:	f008 fbb5 	bl	800b04a <memset>
		strncpy(state, "APOGEE", strlen("APOGEE"));
 80028e0:	4b28      	ldr	r3, [pc, #160]	@ (8002984 <handle_state+0x188>)
 80028e2:	4a2b      	ldr	r2, [pc, #172]	@ (8002990 <handle_state+0x194>)
 80028e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028e8:	6018      	str	r0, [r3, #0]
 80028ea:	3304      	adds	r3, #4
 80028ec:	8019      	strh	r1, [r3, #0]
 80028ee:	e03a      	b.n	8002966 <handle_state+0x16a>
	}

	// Descent if not apogee and descending
	else if (current_movement == -1){
 80028f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f8:	d10a      	bne.n	8002910 <handle_state+0x114>
		memset(state, 0, sizeof(state));
 80028fa:	220e      	movs	r2, #14
 80028fc:	2100      	movs	r1, #0
 80028fe:	4821      	ldr	r0, [pc, #132]	@ (8002984 <handle_state+0x188>)
 8002900:	f008 fba3 	bl	800b04a <memset>
		strncpy(state, "DESCENDING", strlen("DESCENDING"));
 8002904:	4b1f      	ldr	r3, [pc, #124]	@ (8002984 <handle_state+0x188>)
 8002906:	4a23      	ldr	r2, [pc, #140]	@ (8002994 <handle_state+0x198>)
 8002908:	ca07      	ldmia	r2, {r0, r1, r2}
 800290a:	c303      	stmia	r3!, {r0, r1}
 800290c:	801a      	strh	r2, [r3, #0]
 800290e:	e02a      	b.n	8002966 <handle_state+0x16a>
	}

	// Landed if not moving and was previously descending or landed
	else if (current_movement == 0 && (strncmp(state, "DESCENDING", strlen("DESCENDING")) == 0 || strncmp(state, "LANDED", strlen("LANDED")) == 0)){
 8002910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d11c      	bne.n	8002952 <handle_state+0x156>
 8002918:	220a      	movs	r2, #10
 800291a:	491e      	ldr	r1, [pc, #120]	@ (8002994 <handle_state+0x198>)
 800291c:	4819      	ldr	r0, [pc, #100]	@ (8002984 <handle_state+0x188>)
 800291e:	f008 fbab 	bl	800b078 <strncmp>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d007      	beq.n	8002938 <handle_state+0x13c>
 8002928:	2206      	movs	r2, #6
 800292a:	491b      	ldr	r1, [pc, #108]	@ (8002998 <handle_state+0x19c>)
 800292c:	4815      	ldr	r0, [pc, #84]	@ (8002984 <handle_state+0x188>)
 800292e:	f008 fba3 	bl	800b078 <strncmp>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d10c      	bne.n	8002952 <handle_state+0x156>
		memset(state, 0, sizeof(state));
 8002938:	220e      	movs	r2, #14
 800293a:	2100      	movs	r1, #0
 800293c:	4811      	ldr	r0, [pc, #68]	@ (8002984 <handle_state+0x188>)
 800293e:	f008 fb84 	bl	800b04a <memset>
		strncpy(state, "LANDED", strlen("LANDED"));
 8002942:	4b10      	ldr	r3, [pc, #64]	@ (8002984 <handle_state+0x188>)
 8002944:	4a14      	ldr	r2, [pc, #80]	@ (8002998 <handle_state+0x19c>)
 8002946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800294a:	6018      	str	r0, [r3, #0]
 800294c:	3304      	adds	r3, #4
 800294e:	8019      	strh	r1, [r3, #0]
 8002950:	e009      	b.n	8002966 <handle_state+0x16a>
		// stop telemetry transmission
	}

	else{
		memset(state, 0, sizeof(state));
 8002952:	220e      	movs	r2, #14
 8002954:	2100      	movs	r1, #0
 8002956:	480b      	ldr	r0, [pc, #44]	@ (8002984 <handle_state+0x188>)
 8002958:	f008 fb77 	bl	800b04a <memset>
		strncpy(state, "LAUNCH_PAD", strlen("LAUNCH_PAD"));
 800295c:	4b09      	ldr	r3, [pc, #36]	@ (8002984 <handle_state+0x188>)
 800295e:	4a0f      	ldr	r2, [pc, #60]	@ (800299c <handle_state+0x1a0>)
 8002960:	ca07      	ldmia	r2, {r0, r1, r2}
 8002962:	c303      	stmia	r3!, {r0, r1}
 8002964:	801a      	strh	r2, [r3, #0]
	}

	prev_alt = altitude;
 8002966:	4b04      	ldr	r3, [pc, #16]	@ (8002978 <handle_state+0x17c>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a04      	ldr	r2, [pc, #16]	@ (800297c <handle_state+0x180>)
 800296c:	6013      	str	r3, [r2, #0]
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bdb0      	pop	{r4, r5, r7, pc}
 8002976:	bf00      	nop
 8002978:	20000ad4 	.word	0x20000ad4
 800297c:	20000e2c 	.word	0x20000e2c
 8002980:	3fe00000 	.word	0x3fe00000
 8002984:	20000004 	.word	0x20000004
 8002988:	0800e9a4 	.word	0x0800e9a4
 800298c:	0800e9b0 	.word	0x0800e9b0
 8002990:	0800e9c0 	.word	0x0800e9c0
 8002994:	0800e9c8 	.word	0x0800e9c8
 8002998:	0800e9d4 	.word	0x0800e9d4
 800299c:	0800e9dc 	.word	0x0800e9dc

080029a0 <read_transmit_telemetry>:

void read_transmit_telemetry (){
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	if (mode == 'F') {
 80029a4:	4b04      	ldr	r3, [pc, #16]	@ (80029b8 <read_transmit_telemetry+0x18>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b46      	cmp	r3, #70	@ 0x46
 80029aa:	d101      	bne.n	80029b0 <read_transmit_telemetry+0x10>
		read_sensors();
 80029ac:	f7ff fcc2 	bl	8002334 <read_sensors>
	}

	send_packet();
 80029b0:	f7ff fdba 	bl	8002528 <send_packet>
}
 80029b4:	bf00      	nop
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20000000 	.word	0x20000000

080029bc <set_cmd_echo>:

void set_cmd_echo(const char *cmd)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
	memset(cmd_echo, '\0', sizeof(cmd_echo));
 80029c4:	2240      	movs	r2, #64	@ 0x40
 80029c6:	2100      	movs	r1, #0
 80029c8:	4807      	ldr	r0, [pc, #28]	@ (80029e8 <set_cmd_echo+0x2c>)
 80029ca:	f008 fb3e 	bl	800b04a <memset>
	strncpy(cmd_echo, cmd, strlen(cmd));
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f7fd fc6e 	bl	80002b0 <strlen>
 80029d4:	4603      	mov	r3, r0
 80029d6:	461a      	mov	r2, r3
 80029d8:	6879      	ldr	r1, [r7, #4]
 80029da:	4803      	ldr	r0, [pc, #12]	@ (80029e8 <set_cmd_echo+0x2c>)
 80029dc:	f008 fb5e 	bl	800b09c <strncpy>
}
 80029e0:	bf00      	nop
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}
 80029e8:	20000014 	.word	0x20000014

080029ec <handle_command>:

void handle_command(const char *cmd) {
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b08a      	sub	sp, #40	@ 0x28
 80029f0:	af02      	add	r7, sp, #8
 80029f2:	6078      	str	r0, [r7, #4]

	// SIM command
	if (strncmp(cmd, sim_command, strlen(sim_command)) == 0) {
 80029f4:	48b5      	ldr	r0, [pc, #724]	@ (8002ccc <handle_command+0x2e0>)
 80029f6:	f7fd fc5b 	bl	80002b0 <strlen>
 80029fa:	4603      	mov	r3, r0
 80029fc:	461a      	mov	r2, r3
 80029fe:	49b3      	ldr	r1, [pc, #716]	@ (8002ccc <handle_command+0x2e0>)
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f008 fb39 	bl	800b078 <strncmp>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d12a      	bne.n	8002a62 <handle_command+0x76>

		// disable
		if (cmd[13] == 'D'){
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	330d      	adds	r3, #13
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	2b44      	cmp	r3, #68	@ 0x44
 8002a14:	d108      	bne.n	8002a28 <handle_command+0x3c>
			set_cmd_echo("SIMDISABLE");
 8002a16:	48ae      	ldr	r0, [pc, #696]	@ (8002cd0 <handle_command+0x2e4>)
 8002a18:	f7ff ffd0 	bl	80029bc <set_cmd_echo>
			mode = 'F';
 8002a1c:	4bad      	ldr	r3, [pc, #692]	@ (8002cd4 <handle_command+0x2e8>)
 8002a1e:	2246      	movs	r2, #70	@ 0x46
 8002a20:	701a      	strb	r2, [r3, #0]
			sim_enabled = false;
 8002a22:	4bad      	ldr	r3, [pc, #692]	@ (8002cd8 <handle_command+0x2ec>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	701a      	strb	r2, [r3, #0]
		}

		// enable
		if (cmd[13] == 'E'){
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	330d      	adds	r3, #13
 8002a2c:	781b      	ldrb	r3, [r3, #0]
 8002a2e:	2b45      	cmp	r3, #69	@ 0x45
 8002a30:	d105      	bne.n	8002a3e <handle_command+0x52>
			set_cmd_echo("SIMENABLE");
 8002a32:	48aa      	ldr	r0, [pc, #680]	@ (8002cdc <handle_command+0x2f0>)
 8002a34:	f7ff ffc2 	bl	80029bc <set_cmd_echo>
			sim_enabled = true;
 8002a38:	4ba7      	ldr	r3, [pc, #668]	@ (8002cd8 <handle_command+0x2ec>)
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	701a      	strb	r2, [r3, #0]
		}

		// activate
		if (cmd[13] == 'A' && sim_enabled == true){
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	330d      	adds	r3, #13
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	2b41      	cmp	r3, #65	@ 0x41
 8002a46:	f040 821c 	bne.w	8002e82 <handle_command+0x496>
 8002a4a:	4ba3      	ldr	r3, [pc, #652]	@ (8002cd8 <handle_command+0x2ec>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	f040 8217 	bne.w	8002e82 <handle_command+0x496>
			mode = 'S';
 8002a54:	4b9f      	ldr	r3, [pc, #636]	@ (8002cd4 <handle_command+0x2e8>)
 8002a56:	2253      	movs	r2, #83	@ 0x53
 8002a58:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("SIMACTIVATE");
 8002a5a:	48a1      	ldr	r0, [pc, #644]	@ (8002ce0 <handle_command+0x2f4>)
 8002a5c:	f7ff ffae 	bl	80029bc <set_cmd_echo>
		set_cmd_echo("MECPAYLOAD");
		Set_Servo_Angle(90);
		sim_enabled = false;
	}

}
 8002a60:	e20f      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, simp_command, strlen(simp_command)) == 0) {
 8002a62:	48a0      	ldr	r0, [pc, #640]	@ (8002ce4 <handle_command+0x2f8>)
 8002a64:	f7fd fc24 	bl	80002b0 <strlen>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	499d      	ldr	r1, [pc, #628]	@ (8002ce4 <handle_command+0x2f8>)
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f008 fb02 	bl	800b078 <strncmp>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d157      	bne.n	8002b2a <handle_command+0x13e>
		if (mode == 'S') {
 8002a7a:	4b96      	ldr	r3, [pc, #600]	@ (8002cd4 <handle_command+0x2e8>)
 8002a7c:	781b      	ldrb	r3, [r3, #0]
 8002a7e:	2b53      	cmp	r3, #83	@ 0x53
 8002a80:	d14f      	bne.n	8002b22 <handle_command+0x136>
			strncpy(pressure_str, &cmd[14], 6);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	f103 010e 	add.w	r1, r3, #14
 8002a88:	f107 0318 	add.w	r3, r7, #24
 8002a8c:	2206      	movs	r2, #6
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f008 fb04 	bl	800b09c <strncpy>
			pressure_str[6] = '\0';
 8002a94:	2300      	movs	r3, #0
 8002a96:	77bb      	strb	r3, [r7, #30]
			read_sensors();
 8002a98:	f7ff fc4c 	bl	8002334 <read_sensors>
			pressure = atof(pressure_str)/1000;
 8002a9c:	f107 0318 	add.w	r3, r7, #24
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f006 fea6 	bl	80097f2 <atof>
 8002aa6:	ec51 0b10 	vmov	r0, r1, d0
 8002aaa:	f04f 0200 	mov.w	r2, #0
 8002aae:	4b8e      	ldr	r3, [pc, #568]	@ (8002ce8 <handle_command+0x2fc>)
 8002ab0:	f7fd feec 	bl	800088c <__aeabi_ddiv>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4610      	mov	r0, r2
 8002aba:	4619      	mov	r1, r3
 8002abc:	f7fe f8b4 	bl	8000c28 <__aeabi_d2f>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	4a8a      	ldr	r2, [pc, #552]	@ (8002cec <handle_command+0x300>)
 8002ac4:	6013      	str	r3, [r2, #0]
			altitude = calculate_altitude(pressure);
 8002ac6:	4b89      	ldr	r3, [pc, #548]	@ (8002cec <handle_command+0x300>)
 8002ac8:	edd3 7a00 	vldr	s15, [r3]
 8002acc:	eeb0 0a67 	vmov.f32	s0, s15
 8002ad0:	f7fe ff02 	bl	80018d8 <calculate_altitude>
 8002ad4:	eef0 7a40 	vmov.f32	s15, s0
 8002ad8:	4b85      	ldr	r3, [pc, #532]	@ (8002cf0 <handle_command+0x304>)
 8002ada:	edc3 7a00 	vstr	s15, [r3]
			char temp[12] = "SIMP";
 8002ade:	4a85      	ldr	r2, [pc, #532]	@ (8002cf4 <handle_command+0x308>)
 8002ae0:	f107 030c 	add.w	r3, r7, #12
 8002ae4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ae8:	6018      	str	r0, [r3, #0]
 8002aea:	3304      	adds	r3, #4
 8002aec:	7019      	strb	r1, [r3, #0]
 8002aee:	f107 0311 	add.w	r3, r7, #17
 8002af2:	2200      	movs	r2, #0
 8002af4:	601a      	str	r2, [r3, #0]
 8002af6:	f8c3 2003 	str.w	r2, [r3, #3]
			strcat(temp, pressure_str);
 8002afa:	f107 0218 	add.w	r2, r7, #24
 8002afe:	f107 030c 	add.w	r3, r7, #12
 8002b02:	4611      	mov	r1, r2
 8002b04:	4618      	mov	r0, r3
 8002b06:	f008 faa8 	bl	800b05a <strcat>
			set_cmd_echo(temp);
 8002b0a:	f107 030c 	add.w	r3, r7, #12
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7ff ff54 	bl	80029bc <set_cmd_echo>
			memset(pressure_str, '\0', sizeof(pressure_str));
 8002b14:	f107 0318 	add.w	r3, r7, #24
 8002b18:	2207      	movs	r2, #7
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f008 fa94 	bl	800b04a <memset>
		sim_enabled = false;
 8002b22:	4b6d      	ldr	r3, [pc, #436]	@ (8002cd8 <handle_command+0x2ec>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	701a      	strb	r2, [r3, #0]
}
 8002b28:	e1ab      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, set_time_command, strlen(set_time_command)) == 0) {
 8002b2a:	4873      	ldr	r0, [pc, #460]	@ (8002cf8 <handle_command+0x30c>)
 8002b2c:	f7fd fbc0 	bl	80002b0 <strlen>
 8002b30:	4603      	mov	r3, r0
 8002b32:	461a      	mov	r2, r3
 8002b34:	4970      	ldr	r1, [pc, #448]	@ (8002cf8 <handle_command+0x30c>)
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f008 fa9e 	bl	800b078 <strncmp>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d17a      	bne.n	8002c38 <handle_command+0x24c>
		if (cmd[12]=='G') {
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	330c      	adds	r3, #12
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	2b47      	cmp	r3, #71	@ 0x47
 8002b4a:	d112      	bne.n	8002b72 <handle_command+0x186>
			mission_time_hr = (int16_t)gps_time_hr;
 8002b4c:	4b6b      	ldr	r3, [pc, #428]	@ (8002cfc <handle_command+0x310>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	b25a      	sxtb	r2, r3
 8002b52:	4b6b      	ldr	r3, [pc, #428]	@ (8002d00 <handle_command+0x314>)
 8002b54:	701a      	strb	r2, [r3, #0]
			mission_time_min = (int16_t)gps_time_min;
 8002b56:	4b6b      	ldr	r3, [pc, #428]	@ (8002d04 <handle_command+0x318>)
 8002b58:	781b      	ldrb	r3, [r3, #0]
 8002b5a:	b25a      	sxtb	r2, r3
 8002b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8002d08 <handle_command+0x31c>)
 8002b5e:	701a      	strb	r2, [r3, #0]
			mission_time_sec = (int16_t)gps_time_sec;
 8002b60:	4b6a      	ldr	r3, [pc, #424]	@ (8002d0c <handle_command+0x320>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	b25a      	sxtb	r2, r3
 8002b66:	4b6a      	ldr	r3, [pc, #424]	@ (8002d10 <handle_command+0x324>)
 8002b68:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("STGPS");
 8002b6a:	486a      	ldr	r0, [pc, #424]	@ (8002d14 <handle_command+0x328>)
 8002b6c:	f7ff ff26 	bl	80029bc <set_cmd_echo>
 8002b70:	e05f      	b.n	8002c32 <handle_command+0x246>
			memset(temp, 0, sizeof(temp));
 8002b72:	f107 0308 	add.w	r3, r7, #8
 8002b76:	2203      	movs	r2, #3
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f008 fa65 	bl	800b04a <memset>
			temp[0] = cmd[12];
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	330c      	adds	r3, #12
 8002b84:	781b      	ldrb	r3, [r3, #0]
 8002b86:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[13];
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	330d      	adds	r3, #13
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	727b      	strb	r3, [r7, #9]
			mission_time_hr = atoi(temp);
 8002b90:	f107 0308 	add.w	r3, r7, #8
 8002b94:	4618      	mov	r0, r3
 8002b96:	f006 fe2f 	bl	80097f8 <atoi>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	b25a      	sxtb	r2, r3
 8002b9e:	4b58      	ldr	r3, [pc, #352]	@ (8002d00 <handle_command+0x314>)
 8002ba0:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8002ba2:	f107 0308 	add.w	r3, r7, #8
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	2100      	movs	r1, #0
 8002baa:	4618      	mov	r0, r3
 8002bac:	f008 fa4d 	bl	800b04a <memset>
			temp[0] = cmd[15];
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	330f      	adds	r3, #15
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[16];
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	3310      	adds	r3, #16
 8002bbc:	781b      	ldrb	r3, [r3, #0]
 8002bbe:	727b      	strb	r3, [r7, #9]
			mission_time_min = atoi(temp);
 8002bc0:	f107 0308 	add.w	r3, r7, #8
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f006 fe17 	bl	80097f8 <atoi>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	b25a      	sxtb	r2, r3
 8002bce:	4b4e      	ldr	r3, [pc, #312]	@ (8002d08 <handle_command+0x31c>)
 8002bd0:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8002bd2:	f107 0308 	add.w	r3, r7, #8
 8002bd6:	2203      	movs	r2, #3
 8002bd8:	2100      	movs	r1, #0
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f008 fa35 	bl	800b04a <memset>
			temp[0] = cmd[18];
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	3312      	adds	r3, #18
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[19];
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3313      	adds	r3, #19
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	727b      	strb	r3, [r7, #9]
			mission_time_sec = atoi(temp);
 8002bf0:	f107 0308 	add.w	r3, r7, #8
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f006 fdff 	bl	80097f8 <atoi>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	b25a      	sxtb	r2, r3
 8002bfe:	4b44      	ldr	r3, [pc, #272]	@ (8002d10 <handle_command+0x324>)
 8002c00:	701a      	strb	r2, [r3, #0]
			memset(cmd_echo, '\0', sizeof(cmd_echo));
 8002c02:	2240      	movs	r2, #64	@ 0x40
 8002c04:	2100      	movs	r1, #0
 8002c06:	4844      	ldr	r0, [pc, #272]	@ (8002d18 <handle_command+0x32c>)
 8002c08:	f008 fa1f 	bl	800b04a <memset>
			snprintf(cmd_echo, 11, "ST%02d:%02d:%02d", mission_time_hr, mission_time_min, mission_time_sec);
 8002c0c:	4b3c      	ldr	r3, [pc, #240]	@ (8002d00 <handle_command+0x314>)
 8002c0e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c12:	4619      	mov	r1, r3
 8002c14:	4b3c      	ldr	r3, [pc, #240]	@ (8002d08 <handle_command+0x31c>)
 8002c16:	f993 3000 	ldrsb.w	r3, [r3]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	4b3c      	ldr	r3, [pc, #240]	@ (8002d10 <handle_command+0x324>)
 8002c1e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c22:	9301      	str	r3, [sp, #4]
 8002c24:	9200      	str	r2, [sp, #0]
 8002c26:	460b      	mov	r3, r1
 8002c28:	4a3c      	ldr	r2, [pc, #240]	@ (8002d1c <handle_command+0x330>)
 8002c2a:	210b      	movs	r1, #11
 8002c2c:	483a      	ldr	r0, [pc, #232]	@ (8002d18 <handle_command+0x32c>)
 8002c2e:	f008 f995 	bl	800af5c <sniprintf>
		store_flash_data();
 8002c32:	f7fe fc7f 	bl	8001534 <store_flash_data>
}
 8002c36:	e124      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, cal_alt_command, strlen(cal_alt_command)) == 0) {
 8002c38:	4839      	ldr	r0, [pc, #228]	@ (8002d20 <handle_command+0x334>)
 8002c3a:	f7fd fb39 	bl	80002b0 <strlen>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	461a      	mov	r2, r3
 8002c42:	4937      	ldr	r1, [pc, #220]	@ (8002d20 <handle_command+0x334>)
 8002c44:	6878      	ldr	r0, [r7, #4]
 8002c46:	f008 fa17 	bl	800b078 <strncmp>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d125      	bne.n	8002c9c <handle_command+0x2b0>
		altitude_offset -= altitude;
 8002c50:	4b34      	ldr	r3, [pc, #208]	@ (8002d24 <handle_command+0x338>)
 8002c52:	ed93 7a00 	vldr	s14, [r3]
 8002c56:	4b26      	ldr	r3, [pc, #152]	@ (8002cf0 <handle_command+0x304>)
 8002c58:	edd3 7a00 	vldr	s15, [r3]
 8002c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c60:	4b30      	ldr	r3, [pc, #192]	@ (8002d24 <handle_command+0x338>)
 8002c62:	edc3 7a00 	vstr	s15, [r3]
		store_flash_data();
 8002c66:	f7fe fc65 	bl	8001534 <store_flash_data>
		set_cmd_echo("CAL");
 8002c6a:	482f      	ldr	r0, [pc, #188]	@ (8002d28 <handle_command+0x33c>)
 8002c6c:	f7ff fea6 	bl	80029bc <set_cmd_echo>
		if (strncmp(state, "PRE-LAUNCH", strlen("PRE-LAUNCH")) == 0) {
 8002c70:	220a      	movs	r2, #10
 8002c72:	492e      	ldr	r1, [pc, #184]	@ (8002d2c <handle_command+0x340>)
 8002c74:	482e      	ldr	r0, [pc, #184]	@ (8002d30 <handle_command+0x344>)
 8002c76:	f008 f9ff 	bl	800b078 <strncmp>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d109      	bne.n	8002c94 <handle_command+0x2a8>
			memset(state, 0, sizeof(state));
 8002c80:	220e      	movs	r2, #14
 8002c82:	2100      	movs	r1, #0
 8002c84:	482a      	ldr	r0, [pc, #168]	@ (8002d30 <handle_command+0x344>)
 8002c86:	f008 f9e0 	bl	800b04a <memset>
			strncpy(state, "LAUNCH-READY", strlen("LAUNCH-READY"));
 8002c8a:	4b29      	ldr	r3, [pc, #164]	@ (8002d30 <handle_command+0x344>)
 8002c8c:	4a29      	ldr	r2, [pc, #164]	@ (8002d34 <handle_command+0x348>)
 8002c8e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c90:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		sim_enabled = false;
 8002c94:	4b10      	ldr	r3, [pc, #64]	@ (8002cd8 <handle_command+0x2ec>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	701a      	strb	r2, [r3, #0]
}
 8002c9a:	e0f2      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, tel_on_command, strlen(tel_on_command)) == 0) {
 8002c9c:	4826      	ldr	r0, [pc, #152]	@ (8002d38 <handle_command+0x34c>)
 8002c9e:	f7fd fb07 	bl	80002b0 <strlen>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	4924      	ldr	r1, [pc, #144]	@ (8002d38 <handle_command+0x34c>)
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f008 f9e5 	bl	800b078 <strncmp>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d147      	bne.n	8002d44 <handle_command+0x358>
		telemetry_status = 1;
 8002cb4:	4b21      	ldr	r3, [pc, #132]	@ (8002d3c <handle_command+0x350>)
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXON");
 8002cba:	4821      	ldr	r0, [pc, #132]	@ (8002d40 <handle_command+0x354>)
 8002cbc:	f7ff fe7e 	bl	80029bc <set_cmd_echo>
		sim_enabled = false;
 8002cc0:	4b05      	ldr	r3, [pc, #20]	@ (8002cd8 <handle_command+0x2ec>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
		flush_PA1010D();
 8002cc6:	f7ff f937 	bl	8001f38 <flush_PA1010D>
}
 8002cca:	e0da      	b.n	8002e82 <handle_command+0x496>
 8002ccc:	20000d44 	.word	0x20000d44
 8002cd0:	0800e9e8 	.word	0x0800e9e8
 8002cd4:	20000000 	.word	0x20000000
 8002cd8:	20000e50 	.word	0x20000e50
 8002cdc:	0800e9f4 	.word	0x0800e9f4
 8002ce0:	0800ea00 	.word	0x0800ea00
 8002ce4:	20000d54 	.word	0x20000d54
 8002ce8:	408f4000 	.word	0x408f4000
 8002cec:	20000adc 	.word	0x20000adc
 8002cf0:	20000ad4 	.word	0x20000ad4
 8002cf4:	0800ea84 	.word	0x0800ea84
 8002cf8:	20000d64 	.word	0x20000d64
 8002cfc:	20000b0c 	.word	0x20000b0c
 8002d00:	20000acc 	.word	0x20000acc
 8002d04:	20000b0d 	.word	0x20000b0d
 8002d08:	20000acd 	.word	0x20000acd
 8002d0c:	20000b0e 	.word	0x20000b0e
 8002d10:	20000ace 	.word	0x20000ace
 8002d14:	0800ea0c 	.word	0x0800ea0c
 8002d18:	20000014 	.word	0x20000014
 8002d1c:	0800ea14 	.word	0x0800ea14
 8002d20:	20000d74 	.word	0x20000d74
 8002d24:	20000e4c 	.word	0x20000e4c
 8002d28:	0800ea28 	.word	0x0800ea28
 8002d2c:	0800ea2c 	.word	0x0800ea2c
 8002d30:	20000004 	.word	0x20000004
 8002d34:	0800ea38 	.word	0x0800ea38
 8002d38:	20000dd0 	.word	0x20000dd0
 8002d3c:	200000a8 	.word	0x200000a8
 8002d40:	0800ea48 	.word	0x0800ea48
	else if (strncmp(cmd, tel_off_command, strlen(tel_off_command)) == 0) {
 8002d44:	4851      	ldr	r0, [pc, #324]	@ (8002e8c <handle_command+0x4a0>)
 8002d46:	f7fd fab3 	bl	80002b0 <strlen>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	461a      	mov	r2, r3
 8002d4e:	494f      	ldr	r1, [pc, #316]	@ (8002e8c <handle_command+0x4a0>)
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f008 f991 	bl	800b078 <strncmp>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <handle_command+0x384>
		telemetry_status = 0;
 8002d5c:	4b4c      	ldr	r3, [pc, #304]	@ (8002e90 <handle_command+0x4a4>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXOFF");
 8002d62:	484c      	ldr	r0, [pc, #304]	@ (8002e94 <handle_command+0x4a8>)
 8002d64:	f7ff fe2a 	bl	80029bc <set_cmd_echo>
		sim_enabled = false;
 8002d68:	4b4b      	ldr	r3, [pc, #300]	@ (8002e98 <handle_command+0x4ac>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	701a      	strb	r2, [r3, #0]
}
 8002d6e:	e088      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, cal_comp_on_command, strlen(cal_comp_on_command)) == 0) {
 8002d70:	484a      	ldr	r0, [pc, #296]	@ (8002e9c <handle_command+0x4b0>)
 8002d72:	f7fd fa9d 	bl	80002b0 <strlen>
 8002d76:	4603      	mov	r3, r0
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4948      	ldr	r1, [pc, #288]	@ (8002e9c <handle_command+0x4b0>)
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f008 f97b 	bl	800b078 <strncmp>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d121      	bne.n	8002dcc <handle_command+0x3e0>
		mag_x_min = mag_x;
 8002d88:	4b45      	ldr	r3, [pc, #276]	@ (8002ea0 <handle_command+0x4b4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a45      	ldr	r2, [pc, #276]	@ (8002ea4 <handle_command+0x4b8>)
 8002d8e:	6013      	str	r3, [r2, #0]
		mag_x_max = mag_x;
 8002d90:	4b43      	ldr	r3, [pc, #268]	@ (8002ea0 <handle_command+0x4b4>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a44      	ldr	r2, [pc, #272]	@ (8002ea8 <handle_command+0x4bc>)
 8002d96:	6013      	str	r3, [r2, #0]
		mag_y_min = mag_y;
 8002d98:	4b44      	ldr	r3, [pc, #272]	@ (8002eac <handle_command+0x4c0>)
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a44      	ldr	r2, [pc, #272]	@ (8002eb0 <handle_command+0x4c4>)
 8002d9e:	6013      	str	r3, [r2, #0]
		mag_y_max = mag_y;
 8002da0:	4b42      	ldr	r3, [pc, #264]	@ (8002eac <handle_command+0x4c0>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a43      	ldr	r2, [pc, #268]	@ (8002eb4 <handle_command+0x4c8>)
 8002da6:	6013      	str	r3, [r2, #0]
		mag_z_min = mag_z;
 8002da8:	4b43      	ldr	r3, [pc, #268]	@ (8002eb8 <handle_command+0x4cc>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a43      	ldr	r2, [pc, #268]	@ (8002ebc <handle_command+0x4d0>)
 8002dae:	6013      	str	r3, [r2, #0]
		mag_z_max = mag_z;
 8002db0:	4b41      	ldr	r3, [pc, #260]	@ (8002eb8 <handle_command+0x4cc>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a42      	ldr	r2, [pc, #264]	@ (8002ec0 <handle_command+0x4d4>)
 8002db6:	6013      	str	r3, [r2, #0]
		calibrating_compass = 1;
 8002db8:	4b42      	ldr	r3, [pc, #264]	@ (8002ec4 <handle_command+0x4d8>)
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
		set_cmd_echo("CCON");
 8002dbe:	4842      	ldr	r0, [pc, #264]	@ (8002ec8 <handle_command+0x4dc>)
 8002dc0:	f7ff fdfc 	bl	80029bc <set_cmd_echo>
		sim_enabled = false;
 8002dc4:	4b34      	ldr	r3, [pc, #208]	@ (8002e98 <handle_command+0x4ac>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]
}
 8002dca:	e05a      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, cal_comp_off_command, strlen(cal_comp_off_command)) == 0) {
 8002dcc:	483f      	ldr	r0, [pc, #252]	@ (8002ecc <handle_command+0x4e0>)
 8002dce:	f7fd fa6f 	bl	80002b0 <strlen>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	493d      	ldr	r1, [pc, #244]	@ (8002ecc <handle_command+0x4e0>)
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f008 f94d 	bl	800b078 <strncmp>
 8002dde:	4603      	mov	r3, r0
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d10b      	bne.n	8002dfc <handle_command+0x410>
		calibrating_compass = 0;
 8002de4:	4b37      	ldr	r3, [pc, #220]	@ (8002ec4 <handle_command+0x4d8>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	701a      	strb	r2, [r3, #0]
		store_flash_data();
 8002dea:	f7fe fba3 	bl	8001534 <store_flash_data>
		set_cmd_echo("CCOFF");
 8002dee:	4838      	ldr	r0, [pc, #224]	@ (8002ed0 <handle_command+0x4e4>)
 8002df0:	f7ff fde4 	bl	80029bc <set_cmd_echo>
		sim_enabled = false;
 8002df4:	4b28      	ldr	r3, [pc, #160]	@ (8002e98 <handle_command+0x4ac>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	701a      	strb	r2, [r3, #0]
}
 8002dfa:	e042      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, set_camera_north_on_command, strlen(set_camera_north_on_command)) == 0) {
 8002dfc:	4835      	ldr	r0, [pc, #212]	@ (8002ed4 <handle_command+0x4e8>)
 8002dfe:	f7fd fa57 	bl	80002b0 <strlen>
 8002e02:	4603      	mov	r3, r0
 8002e04:	461a      	mov	r2, r3
 8002e06:	4933      	ldr	r1, [pc, #204]	@ (8002ed4 <handle_command+0x4e8>)
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f008 f935 	bl	800b078 <strncmp>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d109      	bne.n	8002e28 <handle_command+0x43c>
		set_cmd_echo("SCNON");
 8002e14:	4830      	ldr	r0, [pc, #192]	@ (8002ed8 <handle_command+0x4ec>)
 8002e16:	f7ff fdd1 	bl	80029bc <set_cmd_echo>
		setting_cam_north = true;
 8002e1a:	4b30      	ldr	r3, [pc, #192]	@ (8002edc <handle_command+0x4f0>)
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8002e20:	4b1d      	ldr	r3, [pc, #116]	@ (8002e98 <handle_command+0x4ac>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
}
 8002e26:	e02c      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, set_camera_north_off_command, strlen(set_camera_north_off_command)) == 0) {
 8002e28:	482d      	ldr	r0, [pc, #180]	@ (8002ee0 <handle_command+0x4f4>)
 8002e2a:	f7fd fa41 	bl	80002b0 <strlen>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	461a      	mov	r2, r3
 8002e32:	492b      	ldr	r1, [pc, #172]	@ (8002ee0 <handle_command+0x4f4>)
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f008 f91f 	bl	800b078 <strncmp>
 8002e3a:	4603      	mov	r3, r0
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10b      	bne.n	8002e58 <handle_command+0x46c>
		set_cmd_echo("SCNOFF");
 8002e40:	4828      	ldr	r0, [pc, #160]	@ (8002ee4 <handle_command+0x4f8>)
 8002e42:	f7ff fdbb 	bl	80029bc <set_cmd_echo>
		setting_cam_north = false;
 8002e46:	4b25      	ldr	r3, [pc, #148]	@ (8002edc <handle_command+0x4f0>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	701a      	strb	r2, [r3, #0]
		set_stepper_north();
 8002e4c:	f7fe fa64 	bl	8001318 <set_stepper_north>
		sim_enabled = false;
 8002e50:	4b11      	ldr	r3, [pc, #68]	@ (8002e98 <handle_command+0x4ac>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	701a      	strb	r2, [r3, #0]
}
 8002e56:	e014      	b.n	8002e82 <handle_command+0x496>
	else if (strncmp(cmd, release_payload_command, strlen(release_payload_command)) == 0) {
 8002e58:	4823      	ldr	r0, [pc, #140]	@ (8002ee8 <handle_command+0x4fc>)
 8002e5a:	f7fd fa29 	bl	80002b0 <strlen>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	461a      	mov	r2, r3
 8002e62:	4921      	ldr	r1, [pc, #132]	@ (8002ee8 <handle_command+0x4fc>)
 8002e64:	6878      	ldr	r0, [r7, #4]
 8002e66:	f008 f907 	bl	800b078 <strncmp>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d108      	bne.n	8002e82 <handle_command+0x496>
		set_cmd_echo("MECPAYLOAD");
 8002e70:	481e      	ldr	r0, [pc, #120]	@ (8002eec <handle_command+0x500>)
 8002e72:	f7ff fda3 	bl	80029bc <set_cmd_echo>
		Set_Servo_Angle(90);
 8002e76:	205a      	movs	r0, #90	@ 0x5a
 8002e78:	f7fe fa60 	bl	800133c <Set_Servo_Angle>
		sim_enabled = false;
 8002e7c:	4b06      	ldr	r3, [pc, #24]	@ (8002e98 <handle_command+0x4ac>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	701a      	strb	r2, [r3, #0]
}
 8002e82:	bf00      	nop
 8002e84:	3720      	adds	r7, #32
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	20000de0 	.word	0x20000de0
 8002e90:	200000a8 	.word	0x200000a8
 8002e94:	0800ea50 	.word	0x0800ea50
 8002e98:	20000e50 	.word	0x20000e50
 8002e9c:	20000df0 	.word	0x20000df0
 8002ea0:	20000afc 	.word	0x20000afc
 8002ea4:	20000e3c 	.word	0x20000e3c
 8002ea8:	20000e48 	.word	0x20000e48
 8002eac:	20000b00 	.word	0x20000b00
 8002eb0:	20000e40 	.word	0x20000e40
 8002eb4:	200000a0 	.word	0x200000a0
 8002eb8:	20000b04 	.word	0x20000b04
 8002ebc:	20000e44 	.word	0x20000e44
 8002ec0:	200000a4 	.word	0x200000a4
 8002ec4:	20000f54 	.word	0x20000f54
 8002ec8:	0800ea58 	.word	0x0800ea58
 8002ecc:	20000e00 	.word	0x20000e00
 8002ed0:	0800ea60 	.word	0x0800ea60
 8002ed4:	20000d84 	.word	0x20000d84
 8002ed8:	0800ea68 	.word	0x0800ea68
 8002edc:	20000d40 	.word	0x20000d40
 8002ee0:	20000d98 	.word	0x20000d98
 8002ee4:	0800ea70 	.word	0x0800ea70
 8002ee8:	20000e10 	.word	0x20000e10
 8002eec:	0800ea78 	.word	0x0800ea78

08002ef0 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b084      	sub	sp, #16
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	460b      	mov	r3, r1
 8002efa:	807b      	strh	r3, [r7, #2]
	memcpy(rx_packet, rx_data, RX_BFR_SIZE);
 8002efc:	4a24      	ldr	r2, [pc, #144]	@ (8002f90 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002efe:	4b25      	ldr	r3, [pc, #148]	@ (8002f94 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002f00:	4610      	mov	r0, r2
 8002f02:	4619      	mov	r1, r3
 8002f04:	23ff      	movs	r3, #255	@ 0xff
 8002f06:	461a      	mov	r2, r3
 8002f08:	f008 f95b 	bl	800b1c2 <memcpy>

	memset(rx_data, 0, sizeof(rx_data));
 8002f0c:	22ff      	movs	r2, #255	@ 0xff
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4820      	ldr	r0, [pc, #128]	@ (8002f94 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002f12:	f008 f89a 	bl	800b04a <memset>

	if (rx_packet[0] == '~') {
 8002f16:	4b1e      	ldr	r3, [pc, #120]	@ (8002f90 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	2b7e      	cmp	r3, #126	@ 0x7e
 8002f1c:	d12b      	bne.n	8002f76 <HAL_UARTEx_RxEventCallback+0x86>
		// Calculate where the comma and checksum should be
		char *comma_pos = &rx_packet[Size - 3];  // Comma is 3 characters from the end (2 for checksum, 1 for comma)
 8002f1e:	887b      	ldrh	r3, [r7, #2]
 8002f20:	3b03      	subs	r3, #3
 8002f22:	4a1b      	ldr	r2, [pc, #108]	@ (8002f90 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002f24:	4413      	add	r3, r2
 8002f26:	60fb      	str	r3, [r7, #12]

		// Ensure the expected comma is at the right position
		if (*comma_pos == ',') {
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	2b2c      	cmp	r3, #44	@ 0x2c
 8002f2e:	d122      	bne.n	8002f76 <HAL_UARTEx_RxEventCallback+0x86>
			// Null-terminate the data part (exclude comma and checksum)
			*comma_pos = '\0';
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	2200      	movs	r2, #0
 8002f34:	701a      	strb	r2, [r3, #0]

			// Extract and convert the received checksum (2 characters after the comma)
			uint8_t received_checksum = (uint8_t)strtol(&rx_packet[Size - 2], NULL, 16);  // Convert checksum to integer
 8002f36:	887b      	ldrh	r3, [r7, #2]
 8002f38:	3b02      	subs	r3, #2
 8002f3a:	4a15      	ldr	r2, [pc, #84]	@ (8002f90 <HAL_UARTEx_RxEventCallback+0xa0>)
 8002f3c:	4413      	add	r3, r2
 8002f3e:	2210      	movs	r2, #16
 8002f40:	2100      	movs	r1, #0
 8002f42:	4618      	mov	r0, r3
 8002f44:	f007 fae6 	bl	800a514 <strtol>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	72fb      	strb	r3, [r7, #11]
			// Calculate checksum of the data part (after '~' and before comma)
			uint8_t calculated_checksum = calculate_checksum(&rx_packet[1]);
 8002f4c:	4812      	ldr	r0, [pc, #72]	@ (8002f98 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002f4e:	f7ff fad1 	bl	80024f4 <calculate_checksum>
 8002f52:	4603      	mov	r3, r0
 8002f54:	72bb      	strb	r3, [r7, #10]
			// Compare calculated checksum with the received one
			if (calculated_checksum == received_checksum && command_ready == false) {
 8002f56:	7aba      	ldrb	r2, [r7, #10]
 8002f58:	7afb      	ldrb	r3, [r7, #11]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d10b      	bne.n	8002f76 <HAL_UARTEx_RxEventCallback+0x86>
 8002f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f9c <HAL_UARTEx_RxEventCallback+0xac>)
 8002f60:	781b      	ldrb	r3, [r3, #0]
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d106      	bne.n	8002f76 <HAL_UARTEx_RxEventCallback+0x86>
				// Checksum is valid, process the command
				strcpy(command_buffer, &rx_packet[1]);
 8002f68:	490b      	ldr	r1, [pc, #44]	@ (8002f98 <HAL_UARTEx_RxEventCallback+0xa8>)
 8002f6a:	480d      	ldr	r0, [pc, #52]	@ (8002fa0 <HAL_UARTEx_RxEventCallback+0xb0>)
 8002f6c:	f008 f921 	bl	800b1b2 <strcpy>
				command_ready = true;
 8002f70:	4b0a      	ldr	r3, [pc, #40]	@ (8002f9c <HAL_UARTEx_RxEventCallback+0xac>)
 8002f72:	2201      	movs	r2, #1
 8002f74:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	// Call function for next packet
	uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, RX_BFR_SIZE);
 8002f76:	22ff      	movs	r2, #255	@ 0xff
 8002f78:	4906      	ldr	r1, [pc, #24]	@ (8002f94 <HAL_UARTEx_RxEventCallback+0xa4>)
 8002f7a:	480a      	ldr	r0, [pc, #40]	@ (8002fa4 <HAL_UARTEx_RxEventCallback+0xb4>)
 8002f7c:	f005 f98f 	bl	800829e <HAL_UARTEx_ReceiveToIdle_IT>
 8002f80:	4603      	mov	r3, r0
 8002f82:	461a      	mov	r2, r3
 8002f84:	4b08      	ldr	r3, [pc, #32]	@ (8002fa8 <HAL_UARTEx_RxEventCallback+0xb8>)
 8002f86:	701a      	strb	r2, [r3, #0]

}
 8002f88:	bf00      	nop
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	200002bc 	.word	0x200002bc
 8002f94:	20000e54 	.word	0x20000e54
 8002f98:	200002bd 	.word	0x200002bd
 8002f9c:	200003bb 	.word	0x200003bb
 8002fa0:	200003bc 	.word	0x200003bc
 8002fa4:	20000558 	.word	0x20000558
 8002fa8:	20000f53 	.word	0x20000f53

08002fac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002fb0:	f000 fe62 	bl	8003c78 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002fb4:	f000 f8ca 	bl	800314c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002fb8:	f000 fa64 	bl	8003484 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002fbc:	f000 fa08 	bl	80033d0 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002fc0:	f000 fa30 	bl	8003424 <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 8002fc4:	f000 f9d2 	bl	800336c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8002fc8:	f000 f92c 	bl	8003224 <MX_I2C2_Init>
  MX_TIM2_Init();
 8002fcc:	f000 f958 	bl	8003280 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

//  store_flash_data();
  load_flash_data();
 8002fd0:	f7fe fb1a 	bl	8001608 <load_flash_data>

  result = HAL_I2C_IsDeviceReady(&hi2c2, MPU6050_ADDRESS, 3, 5);
 8002fd4:	2305      	movs	r3, #5
 8002fd6:	2203      	movs	r2, #3
 8002fd8:	21d0      	movs	r1, #208	@ 0xd0
 8002fda:	484e      	ldr	r0, [pc, #312]	@ (8003114 <main+0x168>)
 8002fdc:	f002 fc06 	bl	80057ec <HAL_I2C_IsDeviceReady>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	4b4c      	ldr	r3, [pc, #304]	@ (8003118 <main+0x16c>)
 8002fe6:	701a      	strb	r2, [r3, #0]

  init_sensors();
 8002fe8:	f7ff f9e0 	bl	80023ac <init_sensors>
  init_commands();
 8002fec:	f7ff f9fa 	bl	80023e4 <init_commands>
  Servo_Init();
 8002ff0:	f7fe f9d2 	bl	8001398 <Servo_Init>

  uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart2, rx_data, RX_BFR_SIZE);
 8002ff4:	22ff      	movs	r2, #255	@ 0xff
 8002ff6:	4949      	ldr	r1, [pc, #292]	@ (800311c <main+0x170>)
 8002ff8:	4849      	ldr	r0, [pc, #292]	@ (8003120 <main+0x174>)
 8002ffa:	f005 f950 	bl	800829e <HAL_UARTEx_ReceiveToIdle_IT>
 8002ffe:	4603      	mov	r3, r0
 8003000:	461a      	mov	r2, r3
 8003002:	4b48      	ldr	r3, [pc, #288]	@ (8003124 <main+0x178>)
 8003004:	701a      	strb	r2, [r3, #0]

  Set_Servo_Angle(0);
 8003006:	2000      	movs	r0, #0
 8003008:	f7fe f998 	bl	800133c <Set_Servo_Angle>

  // Set North Direction Offset
  read_MMC5603();
 800300c:	f7fe fcb8 	bl	8001980 <read_MMC5603>
  set_stepper_north();
 8003010:	f7fe f982 	bl	8001318 <set_stepper_north>

  HAL_Delay(1000);
 8003014:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003018:	f000 fea0 	bl	8003d5c <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Correction of Camera Angle
	  if (!setting_cam_north){
 800301c:	4b42      	ldr	r3, [pc, #264]	@ (8003128 <main+0x17c>)
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d101      	bne.n	8003028 <main+0x7c>
		  Stepper_Correction();
 8003024:	f7fe f8ba 	bl	800119c <Stepper_Correction>
	  }

	  // Happens 1 time per second
	  if (msCounter >= 1000){
 8003028:	4b40      	ldr	r3, [pc, #256]	@ (800312c <main+0x180>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003030:	d36b      	bcc.n	800310a <main+0x15e>
		  msCounter -= 1000;
 8003032:	4b3e      	ldr	r3, [pc, #248]	@ (800312c <main+0x180>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 800303a:	4a3c      	ldr	r2, [pc, #240]	@ (800312c <main+0x180>)
 800303c:	6013      	str	r3, [r2, #0]

		  if (command_ready){
 800303e:	4b3c      	ldr	r3, [pc, #240]	@ (8003130 <main+0x184>)
 8003040:	781b      	ldrb	r3, [r3, #0]
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b00      	cmp	r3, #0
 8003046:	d005      	beq.n	8003054 <main+0xa8>
			  handle_command(command_buffer);
 8003048:	483a      	ldr	r0, [pc, #232]	@ (8003134 <main+0x188>)
 800304a:	f7ff fccf 	bl	80029ec <handle_command>
			  command_ready = false;
 800304e:	4b38      	ldr	r3, [pc, #224]	@ (8003130 <main+0x184>)
 8003050:	2200      	movs	r2, #0
 8003052:	701a      	strb	r2, [r3, #0]
		  }

		  if (calibrating_compass == 1){
 8003054:	4b38      	ldr	r3, [pc, #224]	@ (8003138 <main+0x18c>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d101      	bne.n	8003060 <main+0xb4>
			  calibrate_mmc();
 800305c:	f7fe ff78 	bl	8001f50 <calibrate_mmc>
		  }

		  if (HAL_I2C_GetState(&hi2c2) != HAL_I2C_STATE_READY) {
 8003060:	482c      	ldr	r0, [pc, #176]	@ (8003114 <main+0x168>)
 8003062:	f002 fcf1 	bl	8005a48 <HAL_I2C_GetState>
 8003066:	4603      	mov	r3, r0
 8003068:	2b20      	cmp	r3, #32
 800306a:	d001      	beq.n	8003070 <main+0xc4>
			  init_sensors();
 800306c:	f7ff f99e 	bl	80023ac <init_sensors>
		  }

		  // Handle Mission Time
		  mission_time_sec++;
 8003070:	4b32      	ldr	r3, [pc, #200]	@ (800313c <main+0x190>)
 8003072:	f993 3000 	ldrsb.w	r3, [r3]
 8003076:	b2db      	uxtb	r3, r3
 8003078:	3301      	adds	r3, #1
 800307a:	b2db      	uxtb	r3, r3
 800307c:	b25a      	sxtb	r2, r3
 800307e:	4b2f      	ldr	r3, [pc, #188]	@ (800313c <main+0x190>)
 8003080:	701a      	strb	r2, [r3, #0]
		  if ( mission_time_sec >= 60 ){
 8003082:	4b2e      	ldr	r3, [pc, #184]	@ (800313c <main+0x190>)
 8003084:	f993 3000 	ldrsb.w	r3, [r3]
 8003088:	2b3b      	cmp	r3, #59	@ 0x3b
 800308a:	dd11      	ble.n	80030b0 <main+0x104>
			  mission_time_sec -= 60;
 800308c:	4b2b      	ldr	r3, [pc, #172]	@ (800313c <main+0x190>)
 800308e:	f993 3000 	ldrsb.w	r3, [r3]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	3b3c      	subs	r3, #60	@ 0x3c
 8003096:	b2db      	uxtb	r3, r3
 8003098:	b25a      	sxtb	r2, r3
 800309a:	4b28      	ldr	r3, [pc, #160]	@ (800313c <main+0x190>)
 800309c:	701a      	strb	r2, [r3, #0]
			  mission_time_min += 1;
 800309e:	4b28      	ldr	r3, [pc, #160]	@ (8003140 <main+0x194>)
 80030a0:	f993 3000 	ldrsb.w	r3, [r3]
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	3301      	adds	r3, #1
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	b25a      	sxtb	r2, r3
 80030ac:	4b24      	ldr	r3, [pc, #144]	@ (8003140 <main+0x194>)
 80030ae:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_min >= 60 ){
 80030b0:	4b23      	ldr	r3, [pc, #140]	@ (8003140 <main+0x194>)
 80030b2:	f993 3000 	ldrsb.w	r3, [r3]
 80030b6:	2b3b      	cmp	r3, #59	@ 0x3b
 80030b8:	dd11      	ble.n	80030de <main+0x132>
			  mission_time_min -= 60;
 80030ba:	4b21      	ldr	r3, [pc, #132]	@ (8003140 <main+0x194>)
 80030bc:	f993 3000 	ldrsb.w	r3, [r3]
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	3b3c      	subs	r3, #60	@ 0x3c
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	b25a      	sxtb	r2, r3
 80030c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003140 <main+0x194>)
 80030ca:	701a      	strb	r2, [r3, #0]
			  mission_time_hr += 1;
 80030cc:	4b1d      	ldr	r3, [pc, #116]	@ (8003144 <main+0x198>)
 80030ce:	f993 3000 	ldrsb.w	r3, [r3]
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	3301      	adds	r3, #1
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	b25a      	sxtb	r2, r3
 80030da:	4b1a      	ldr	r3, [pc, #104]	@ (8003144 <main+0x198>)
 80030dc:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_hr >= 24 ){
 80030de:	4b19      	ldr	r3, [pc, #100]	@ (8003144 <main+0x198>)
 80030e0:	f993 3000 	ldrsb.w	r3, [r3]
 80030e4:	2b17      	cmp	r3, #23
 80030e6:	dd08      	ble.n	80030fa <main+0x14e>
			  mission_time_hr -= 24;
 80030e8:	4b16      	ldr	r3, [pc, #88]	@ (8003144 <main+0x198>)
 80030ea:	f993 3000 	ldrsb.w	r3, [r3]
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	3b18      	subs	r3, #24
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	b25a      	sxtb	r2, r3
 80030f6:	4b13      	ldr	r3, [pc, #76]	@ (8003144 <main+0x198>)
 80030f8:	701a      	strb	r2, [r3, #0]
		  }

		  handle_state();
 80030fa:	f7ff fb7f 	bl	80027fc <handle_state>

		  // Control Telemetry
		  if (telemetry_status == 1){
 80030fe:	4b12      	ldr	r3, [pc, #72]	@ (8003148 <main+0x19c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d101      	bne.n	800310a <main+0x15e>
			  read_transmit_telemetry();
 8003106:	f7ff fc4b 	bl	80029a0 <read_transmit_telemetry>
		  }
	  }

	  HAL_Delay(50);
 800310a:	2032      	movs	r0, #50	@ 0x32
 800310c:	f000 fe26 	bl	8003d5c <HAL_Delay>
	  if (!setting_cam_north){
 8003110:	e784      	b.n	800301c <main+0x70>
 8003112:	bf00      	nop
 8003114:	200004bc 	.word	0x200004bc
 8003118:	20000f5c 	.word	0x20000f5c
 800311c:	20000e54 	.word	0x20000e54
 8003120:	20000558 	.word	0x20000558
 8003124:	20000f53 	.word	0x20000f53
 8003128:	20000d40 	.word	0x20000d40
 800312c:	20000f58 	.word	0x20000f58
 8003130:	200003bb 	.word	0x200003bb
 8003134:	200003bc 	.word	0x200003bc
 8003138:	20000f54 	.word	0x20000f54
 800313c:	20000ace 	.word	0x20000ace
 8003140:	20000acd 	.word	0x20000acd
 8003144:	20000acc 	.word	0x20000acc
 8003148:	200000a8 	.word	0x200000a8

0800314c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b094      	sub	sp, #80	@ 0x50
 8003150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003152:	f107 031c 	add.w	r3, r7, #28
 8003156:	2234      	movs	r2, #52	@ 0x34
 8003158:	2100      	movs	r1, #0
 800315a:	4618      	mov	r0, r3
 800315c:	f007 ff75 	bl	800b04a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003160:	f107 0308 	add.w	r3, r7, #8
 8003164:	2200      	movs	r2, #0
 8003166:	601a      	str	r2, [r3, #0]
 8003168:	605a      	str	r2, [r3, #4]
 800316a:	609a      	str	r2, [r3, #8]
 800316c:	60da      	str	r2, [r3, #12]
 800316e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003170:	2300      	movs	r3, #0
 8003172:	607b      	str	r3, [r7, #4]
 8003174:	4b29      	ldr	r3, [pc, #164]	@ (800321c <SystemClock_Config+0xd0>)
 8003176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003178:	4a28      	ldr	r2, [pc, #160]	@ (800321c <SystemClock_Config+0xd0>)
 800317a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800317e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003180:	4b26      	ldr	r3, [pc, #152]	@ (800321c <SystemClock_Config+0xd0>)
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003188:	607b      	str	r3, [r7, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800318c:	2300      	movs	r3, #0
 800318e:	603b      	str	r3, [r7, #0]
 8003190:	4b23      	ldr	r3, [pc, #140]	@ (8003220 <SystemClock_Config+0xd4>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a22      	ldr	r2, [pc, #136]	@ (8003220 <SystemClock_Config+0xd4>)
 8003196:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	4b20      	ldr	r3, [pc, #128]	@ (8003220 <SystemClock_Config+0xd4>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80031a4:	603b      	str	r3, [r7, #0]
 80031a6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80031a8:	2301      	movs	r3, #1
 80031aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80031ac:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80031b0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80031b2:	2302      	movs	r3, #2
 80031b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80031b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80031ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80031bc:	2308      	movs	r3, #8
 80031be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 384;
 80031c0:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80031c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80031c6:	2304      	movs	r3, #4
 80031c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80031ca:	2308      	movs	r3, #8
 80031cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80031ce:	2302      	movs	r3, #2
 80031d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031d2:	f107 031c 	add.w	r3, r7, #28
 80031d6:	4618      	mov	r0, r3
 80031d8:	f003 fe70 	bl	8006ebc <HAL_RCC_OscConfig>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80031e2:	f000 fa37 	bl	8003654 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031e6:	230f      	movs	r3, #15
 80031e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80031ea:	2302      	movs	r3, #2
 80031ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80031f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031f8:	2300      	movs	r3, #0
 80031fa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80031fc:	f107 0308 	add.w	r3, r7, #8
 8003200:	2103      	movs	r1, #3
 8003202:	4618      	mov	r0, r3
 8003204:	f003 fa6c 	bl	80066e0 <HAL_RCC_ClockConfig>
 8003208:	4603      	mov	r3, r0
 800320a:	2b00      	cmp	r3, #0
 800320c:	d001      	beq.n	8003212 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800320e:	f000 fa21 	bl	8003654 <Error_Handler>
  }
}
 8003212:	bf00      	nop
 8003214:	3750      	adds	r7, #80	@ 0x50
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	40023800 	.word	0x40023800
 8003220:	40007000 	.word	0x40007000

08003224 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003228:	4b12      	ldr	r3, [pc, #72]	@ (8003274 <MX_I2C2_Init+0x50>)
 800322a:	4a13      	ldr	r2, [pc, #76]	@ (8003278 <MX_I2C2_Init+0x54>)
 800322c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800322e:	4b11      	ldr	r3, [pc, #68]	@ (8003274 <MX_I2C2_Init+0x50>)
 8003230:	4a12      	ldr	r2, [pc, #72]	@ (800327c <MX_I2C2_Init+0x58>)
 8003232:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003234:	4b0f      	ldr	r3, [pc, #60]	@ (8003274 <MX_I2C2_Init+0x50>)
 8003236:	2200      	movs	r2, #0
 8003238:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800323a:	4b0e      	ldr	r3, [pc, #56]	@ (8003274 <MX_I2C2_Init+0x50>)
 800323c:	2200      	movs	r2, #0
 800323e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003240:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <MX_I2C2_Init+0x50>)
 8003242:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003246:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003248:	4b0a      	ldr	r3, [pc, #40]	@ (8003274 <MX_I2C2_Init+0x50>)
 800324a:	2200      	movs	r2, #0
 800324c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800324e:	4b09      	ldr	r3, [pc, #36]	@ (8003274 <MX_I2C2_Init+0x50>)
 8003250:	2200      	movs	r2, #0
 8003252:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003254:	4b07      	ldr	r3, [pc, #28]	@ (8003274 <MX_I2C2_Init+0x50>)
 8003256:	2200      	movs	r2, #0
 8003258:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800325a:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <MX_I2C2_Init+0x50>)
 800325c:	2200      	movs	r2, #0
 800325e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003260:	4804      	ldr	r0, [pc, #16]	@ (8003274 <MX_I2C2_Init+0x50>)
 8003262:	f001 fb23 	bl	80048ac <HAL_I2C_Init>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800326c:	f000 f9f2 	bl	8003654 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003270:	bf00      	nop
 8003272:	bd80      	pop	{r7, pc}
 8003274:	200004bc 	.word	0x200004bc
 8003278:	40005800 	.word	0x40005800
 800327c:	000186a0 	.word	0x000186a0

08003280 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b08e      	sub	sp, #56	@ 0x38
 8003284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003286:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	605a      	str	r2, [r3, #4]
 8003290:	609a      	str	r2, [r3, #8]
 8003292:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003294:	f107 0320 	add.w	r3, r7, #32
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800329e:	1d3b      	adds	r3, r7, #4
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	611a      	str	r2, [r3, #16]
 80032ac:	615a      	str	r2, [r3, #20]
 80032ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80032b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80032b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80032b8:	4b2b      	ldr	r3, [pc, #172]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032ba:	2253      	movs	r2, #83	@ 0x53
 80032bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032be:	4b2a      	ldr	r3, [pc, #168]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 80032c4:	4b28      	ldr	r3, [pc, #160]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032c6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80032ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032cc:	4b26      	ldr	r3, [pc, #152]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032d2:	4b25      	ldr	r3, [pc, #148]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80032d8:	4823      	ldr	r0, [pc, #140]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032da:	f004 f873 	bl	80073c4 <HAL_TIM_Base_Init>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80032e4:	f000 f9b6 	bl	8003654 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80032ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80032f2:	4619      	mov	r1, r3
 80032f4:	481c      	ldr	r0, [pc, #112]	@ (8003368 <MX_TIM2_Init+0xe8>)
 80032f6:	f004 fa97 	bl	8007828 <HAL_TIM_ConfigClockSource>
 80032fa:	4603      	mov	r3, r0
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d001      	beq.n	8003304 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003300:	f000 f9a8 	bl	8003654 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003304:	4818      	ldr	r0, [pc, #96]	@ (8003368 <MX_TIM2_Init+0xe8>)
 8003306:	f004 f8ac 	bl	8007462 <HAL_TIM_PWM_Init>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003310:	f000 f9a0 	bl	8003654 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003314:	2300      	movs	r3, #0
 8003316:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003318:	2300      	movs	r3, #0
 800331a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800331c:	f107 0320 	add.w	r3, r7, #32
 8003320:	4619      	mov	r1, r3
 8003322:	4811      	ldr	r0, [pc, #68]	@ (8003368 <MX_TIM2_Init+0xe8>)
 8003324:	f004 fe64 	bl	8007ff0 <HAL_TIMEx_MasterConfigSynchronization>
 8003328:	4603      	mov	r3, r0
 800332a:	2b00      	cmp	r3, #0
 800332c:	d001      	beq.n	8003332 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800332e:	f000 f991 	bl	8003654 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003332:	2360      	movs	r3, #96	@ 0x60
 8003334:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8003336:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800333a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800333c:	2300      	movs	r3, #0
 800333e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003340:	2300      	movs	r3, #0
 8003342:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003344:	1d3b      	adds	r3, r7, #4
 8003346:	2208      	movs	r2, #8
 8003348:	4619      	mov	r1, r3
 800334a:	4807      	ldr	r0, [pc, #28]	@ (8003368 <MX_TIM2_Init+0xe8>)
 800334c:	f004 f9aa 	bl	80076a4 <HAL_TIM_PWM_ConfigChannel>
 8003350:	4603      	mov	r3, r0
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8003356:	f000 f97d 	bl	8003654 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800335a:	4803      	ldr	r0, [pc, #12]	@ (8003368 <MX_TIM2_Init+0xe8>)
 800335c:	f000 fa10 	bl	8003780 <HAL_TIM_MspPostInit>

}
 8003360:	bf00      	nop
 8003362:	3738      	adds	r7, #56	@ 0x38
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	20000510 	.word	0x20000510

0800336c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003370:	2200      	movs	r2, #0
 8003372:	2100      	movs	r1, #0
 8003374:	2026      	movs	r0, #38	@ 0x26
 8003376:	f000 fdf0 	bl	8003f5a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800337a:	2026      	movs	r0, #38	@ 0x26
 800337c:	f000 fe09 	bl	8003f92 <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003380:	4b11      	ldr	r3, [pc, #68]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 8003382:	4a12      	ldr	r2, [pc, #72]	@ (80033cc <MX_USART2_UART_Init+0x60>)
 8003384:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003386:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 8003388:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800338c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800338e:	4b0e      	ldr	r3, [pc, #56]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 8003390:	2200      	movs	r2, #0
 8003392:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003394:	4b0c      	ldr	r3, [pc, #48]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 8003396:	2200      	movs	r2, #0
 8003398:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800339a:	4b0b      	ldr	r3, [pc, #44]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 800339c:	2200      	movs	r2, #0
 800339e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80033a0:	4b09      	ldr	r3, [pc, #36]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 80033a2:	220c      	movs	r2, #12
 80033a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033a6:	4b08      	ldr	r3, [pc, #32]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 80033a8:	2200      	movs	r2, #0
 80033aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80033ac:	4b06      	ldr	r3, [pc, #24]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 80033ae:	2200      	movs	r2, #0
 80033b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80033b2:	4805      	ldr	r0, [pc, #20]	@ (80033c8 <MX_USART2_UART_Init+0x5c>)
 80033b4:	f004 fe98 	bl	80080e8 <HAL_UART_Init>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 80033be:	f000 f949 	bl	8003654 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80033c2:	bf00      	nop
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000558 	.word	0x20000558
 80033cc:	40004400 	.word	0x40004400

080033d0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80033d4:	4b11      	ldr	r3, [pc, #68]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 80033d6:	4a12      	ldr	r2, [pc, #72]	@ (8003420 <MX_USART3_UART_Init+0x50>)
 80033d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80033da:	4b10      	ldr	r3, [pc, #64]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 80033dc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80033e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80033e2:	4b0e      	ldr	r3, [pc, #56]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80033e8:	4b0c      	ldr	r3, [pc, #48]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80033ee:	4b0b      	ldr	r3, [pc, #44]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 80033f0:	2200      	movs	r2, #0
 80033f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 80033f6:	220c      	movs	r2, #12
 80033f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033fa:	4b08      	ldr	r3, [pc, #32]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003400:	4b06      	ldr	r3, [pc, #24]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 8003402:	2200      	movs	r2, #0
 8003404:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003406:	4805      	ldr	r0, [pc, #20]	@ (800341c <MX_USART3_UART_Init+0x4c>)
 8003408:	f004 fe6e 	bl	80080e8 <HAL_UART_Init>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d001      	beq.n	8003416 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8003412:	f000 f91f 	bl	8003654 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8003416:	bf00      	nop
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	200005a0 	.word	0x200005a0
 8003420:	40004800 	.word	0x40004800

08003424 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003428:	4b15      	ldr	r3, [pc, #84]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800342a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800342e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003430:	4b13      	ldr	r3, [pc, #76]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003432:	2206      	movs	r2, #6
 8003434:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003436:	4b12      	ldr	r3, [pc, #72]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003438:	2202      	movs	r2, #2
 800343a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800343c:	4b10      	ldr	r3, [pc, #64]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800343e:	2200      	movs	r2, #0
 8003440:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003442:	4b0f      	ldr	r3, [pc, #60]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003444:	2202      	movs	r2, #2
 8003446:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8003448:	4b0d      	ldr	r3, [pc, #52]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800344a:	2201      	movs	r2, #1
 800344c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800344e:	4b0c      	ldr	r3, [pc, #48]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003450:	2200      	movs	r2, #0
 8003452:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003454:	4b0a      	ldr	r3, [pc, #40]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003456:	2200      	movs	r2, #0
 8003458:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800345a:	4b09      	ldr	r3, [pc, #36]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800345c:	2201      	movs	r2, #1
 800345e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8003460:	4b07      	ldr	r3, [pc, #28]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003462:	2201      	movs	r2, #1
 8003464:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8003466:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8003468:	2200      	movs	r2, #0
 800346a:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800346c:	4804      	ldr	r0, [pc, #16]	@ (8003480 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800346e:	f002 fffd 	bl	800646c <HAL_PCD_Init>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 8003478:	f000 f8ec 	bl	8003654 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800347c:	bf00      	nop
 800347e:	bd80      	pop	{r7, pc}
 8003480:	200005e8 	.word	0x200005e8

08003484 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08c      	sub	sp, #48	@ 0x30
 8003488:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800348a:	f107 031c 	add.w	r3, r7, #28
 800348e:	2200      	movs	r2, #0
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	605a      	str	r2, [r3, #4]
 8003494:	609a      	str	r2, [r3, #8]
 8003496:	60da      	str	r2, [r3, #12]
 8003498:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800349a:	2300      	movs	r3, #0
 800349c:	61bb      	str	r3, [r7, #24]
 800349e:	4b68      	ldr	r3, [pc, #416]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a2:	4a67      	ldr	r2, [pc, #412]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034a4:	f043 0304 	orr.w	r3, r3, #4
 80034a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034aa:	4b65      	ldr	r3, [pc, #404]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ae:	f003 0304 	and.w	r3, r3, #4
 80034b2:	61bb      	str	r3, [r7, #24]
 80034b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
 80034ba:	4b61      	ldr	r3, [pc, #388]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034be:	4a60      	ldr	r2, [pc, #384]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034c0:	f043 0320 	orr.w	r3, r3, #32
 80034c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80034c6:	4b5e      	ldr	r3, [pc, #376]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ca:	f003 0320 	and.w	r3, r3, #32
 80034ce:	617b      	str	r3, [r7, #20]
 80034d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	613b      	str	r3, [r7, #16]
 80034d6:	4b5a      	ldr	r3, [pc, #360]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034da:	4a59      	ldr	r2, [pc, #356]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034e2:	4b57      	ldr	r3, [pc, #348]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	4b53      	ldr	r3, [pc, #332]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034f6:	4a52      	ldr	r2, [pc, #328]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80034fe:	4b50      	ldr	r3, [pc, #320]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	60bb      	str	r3, [r7, #8]
 800350e:	4b4c      	ldr	r3, [pc, #304]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003512:	4a4b      	ldr	r2, [pc, #300]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 8003514:	f043 0302 	orr.w	r3, r3, #2
 8003518:	6313      	str	r3, [r2, #48]	@ 0x30
 800351a:	4b49      	ldr	r3, [pc, #292]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	60bb      	str	r3, [r7, #8]
 8003524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003526:	2300      	movs	r3, #0
 8003528:	607b      	str	r3, [r7, #4]
 800352a:	4b45      	ldr	r3, [pc, #276]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 800352c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800352e:	4a44      	ldr	r2, [pc, #272]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 8003530:	f043 0308 	orr.w	r3, r3, #8
 8003534:	6313      	str	r3, [r2, #48]	@ 0x30
 8003536:	4b42      	ldr	r3, [pc, #264]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	607b      	str	r3, [r7, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003542:	2300      	movs	r3, #0
 8003544:	603b      	str	r3, [r7, #0]
 8003546:	4b3e      	ldr	r3, [pc, #248]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 8003548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800354a:	4a3d      	ldr	r2, [pc, #244]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 800354c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003550:	6313      	str	r3, [r2, #48]	@ 0x30
 8003552:	4b3b      	ldr	r3, [pc, #236]	@ (8003640 <MX_GPIO_Init+0x1bc>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_10|GPIO_PIN_11|LD3_Pin
 800355e:	2200      	movs	r2, #0
 8003560:	f64c 4181 	movw	r1, #52353	@ 0xcc81
 8003564:	4837      	ldr	r0, [pc, #220]	@ (8003644 <MX_GPIO_Init+0x1c0>)
 8003566:	f001 f963 	bl	8004830 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 800356a:	2200      	movs	r2, #0
 800356c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003570:	4835      	ldr	r0, [pc, #212]	@ (8003648 <MX_GPIO_Init+0x1c4>)
 8003572:	f001 f95d 	bl	8004830 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8003576:	2200      	movs	r2, #0
 8003578:	2140      	movs	r1, #64	@ 0x40
 800357a:	4834      	ldr	r0, [pc, #208]	@ (800364c <MX_GPIO_Init+0x1c8>)
 800357c:	f001 f958 	bl	8004830 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8003580:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003586:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800358a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800358c:	2300      	movs	r3, #0
 800358e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8003590:	f107 031c 	add.w	r3, r7, #28
 8003594:	4619      	mov	r1, r3
 8003596:	482e      	ldr	r0, [pc, #184]	@ (8003650 <MX_GPIO_Init+0x1cc>)
 8003598:	f000 ffb6 	bl	8004508 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB10 PB11 LD3_Pin
                           PB15 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_10|GPIO_PIN_11|LD3_Pin
 800359c:	f64c 4381 	movw	r3, #52353	@ 0xcc81
 80035a0:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_15|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035a2:	2301      	movs	r3, #1
 80035a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a6:	2300      	movs	r3, #0
 80035a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035aa:	2300      	movs	r3, #0
 80035ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ae:	f107 031c 	add.w	r3, r7, #28
 80035b2:	4619      	mov	r1, r3
 80035b4:	4823      	ldr	r0, [pc, #140]	@ (8003644 <MX_GPIO_Init+0x1c0>)
 80035b6:	f000 ffa7 	bl	8004508 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80035ba:	2322      	movs	r3, #34	@ 0x22
 80035bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80035be:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80035c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c4:	2300      	movs	r3, #0
 80035c6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035c8:	f107 031c 	add.w	r3, r7, #28
 80035cc:	4619      	mov	r1, r3
 80035ce:	481d      	ldr	r0, [pc, #116]	@ (8003644 <MX_GPIO_Init+0x1c0>)
 80035d0:	f000 ff9a 	bl	8004508 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80035d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80035d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035da:	2301      	movs	r3, #1
 80035dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e2:	2300      	movs	r3, #0
 80035e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035e6:	f107 031c 	add.w	r3, r7, #28
 80035ea:	4619      	mov	r1, r3
 80035ec:	4816      	ldr	r0, [pc, #88]	@ (8003648 <MX_GPIO_Init+0x1c4>)
 80035ee:	f000 ff8b 	bl	8004508 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80035f2:	2340      	movs	r3, #64	@ 0x40
 80035f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035f6:	2301      	movs	r3, #1
 80035f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fa:	2300      	movs	r3, #0
 80035fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035fe:	2300      	movs	r3, #0
 8003600:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003602:	f107 031c 	add.w	r3, r7, #28
 8003606:	4619      	mov	r1, r3
 8003608:	4810      	ldr	r0, [pc, #64]	@ (800364c <MX_GPIO_Init+0x1c8>)
 800360a:	f000 ff7d 	bl	8004508 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800360e:	2380      	movs	r3, #128	@ 0x80
 8003610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003612:	2300      	movs	r3, #0
 8003614:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003616:	2300      	movs	r3, #0
 8003618:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800361a:	f107 031c 	add.w	r3, r7, #28
 800361e:	4619      	mov	r1, r3
 8003620:	480a      	ldr	r0, [pc, #40]	@ (800364c <MX_GPIO_Init+0x1c8>)
 8003622:	f000 ff71 	bl	8004508 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003626:	2200      	movs	r2, #0
 8003628:	2100      	movs	r1, #0
 800362a:	2017      	movs	r0, #23
 800362c:	f000 fc95 	bl	8003f5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003630:	2017      	movs	r0, #23
 8003632:	f000 fcae 	bl	8003f92 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003636:	bf00      	nop
 8003638:	3730      	adds	r7, #48	@ 0x30
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40023800 	.word	0x40023800
 8003644:	40020400 	.word	0x40020400
 8003648:	40020c00 	.word	0x40020c00
 800364c:	40021800 	.word	0x40021800
 8003650:	40020800 	.word	0x40020800

08003654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003658:	b672      	cpsid	i
}
 800365a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800365c:	bf00      	nop
 800365e:	e7fd      	b.n	800365c <Error_Handler+0x8>

08003660 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003666:	2300      	movs	r3, #0
 8003668:	607b      	str	r3, [r7, #4]
 800366a:	4b10      	ldr	r3, [pc, #64]	@ (80036ac <HAL_MspInit+0x4c>)
 800366c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800366e:	4a0f      	ldr	r2, [pc, #60]	@ (80036ac <HAL_MspInit+0x4c>)
 8003670:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003674:	6453      	str	r3, [r2, #68]	@ 0x44
 8003676:	4b0d      	ldr	r3, [pc, #52]	@ (80036ac <HAL_MspInit+0x4c>)
 8003678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800367e:	607b      	str	r3, [r7, #4]
 8003680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003682:	2300      	movs	r3, #0
 8003684:	603b      	str	r3, [r7, #0]
 8003686:	4b09      	ldr	r3, [pc, #36]	@ (80036ac <HAL_MspInit+0x4c>)
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	4a08      	ldr	r2, [pc, #32]	@ (80036ac <HAL_MspInit+0x4c>)
 800368c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003690:	6413      	str	r3, [r2, #64]	@ 0x40
 8003692:	4b06      	ldr	r3, [pc, #24]	@ (80036ac <HAL_MspInit+0x4c>)
 8003694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800369a:	603b      	str	r3, [r7, #0]
 800369c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800369e:	bf00      	nop
 80036a0:	370c      	adds	r7, #12
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40023800 	.word	0x40023800

080036b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b08a      	sub	sp, #40	@ 0x28
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036b8:	f107 0314 	add.w	r3, r7, #20
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
 80036c0:	605a      	str	r2, [r3, #4]
 80036c2:	609a      	str	r2, [r3, #8]
 80036c4:	60da      	str	r2, [r3, #12]
 80036c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a19      	ldr	r2, [pc, #100]	@ (8003734 <HAL_I2C_MspInit+0x84>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d12b      	bne.n	800372a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80036d2:	2300      	movs	r3, #0
 80036d4:	613b      	str	r3, [r7, #16]
 80036d6:	4b18      	ldr	r3, [pc, #96]	@ (8003738 <HAL_I2C_MspInit+0x88>)
 80036d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036da:	4a17      	ldr	r2, [pc, #92]	@ (8003738 <HAL_I2C_MspInit+0x88>)
 80036dc:	f043 0320 	orr.w	r3, r3, #32
 80036e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036e2:	4b15      	ldr	r3, [pc, #84]	@ (8003738 <HAL_I2C_MspInit+0x88>)
 80036e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e6:	f003 0320 	and.w	r3, r3, #32
 80036ea:	613b      	str	r3, [r7, #16]
 80036ec:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80036ee:	2303      	movs	r3, #3
 80036f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80036f2:	2312      	movs	r3, #18
 80036f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f6:	2300      	movs	r3, #0
 80036f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036fa:	2303      	movs	r3, #3
 80036fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80036fe:	2304      	movs	r3, #4
 8003700:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003702:	f107 0314 	add.w	r3, r7, #20
 8003706:	4619      	mov	r1, r3
 8003708:	480c      	ldr	r0, [pc, #48]	@ (800373c <HAL_I2C_MspInit+0x8c>)
 800370a:	f000 fefd 	bl	8004508 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	4b09      	ldr	r3, [pc, #36]	@ (8003738 <HAL_I2C_MspInit+0x88>)
 8003714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003716:	4a08      	ldr	r2, [pc, #32]	@ (8003738 <HAL_I2C_MspInit+0x88>)
 8003718:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800371c:	6413      	str	r3, [r2, #64]	@ 0x40
 800371e:	4b06      	ldr	r3, [pc, #24]	@ (8003738 <HAL_I2C_MspInit+0x88>)
 8003720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 800372a:	bf00      	nop
 800372c:	3728      	adds	r7, #40	@ 0x28
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40005800 	.word	0x40005800
 8003738:	40023800 	.word	0x40023800
 800373c:	40021400 	.word	0x40021400

08003740 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003750:	d10d      	bne.n	800376e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003752:	2300      	movs	r3, #0
 8003754:	60fb      	str	r3, [r7, #12]
 8003756:	4b09      	ldr	r3, [pc, #36]	@ (800377c <HAL_TIM_Base_MspInit+0x3c>)
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	4a08      	ldr	r2, [pc, #32]	@ (800377c <HAL_TIM_Base_MspInit+0x3c>)
 800375c:	f043 0301 	orr.w	r3, r3, #1
 8003760:	6413      	str	r3, [r2, #64]	@ 0x40
 8003762:	4b06      	ldr	r3, [pc, #24]	@ (800377c <HAL_TIM_Base_MspInit+0x3c>)
 8003764:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003766:	f003 0301 	and.w	r3, r3, #1
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800376e:	bf00      	nop
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40023800 	.word	0x40023800

08003780 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b088      	sub	sp, #32
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003788:	f107 030c 	add.w	r3, r7, #12
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]
 8003790:	605a      	str	r2, [r3, #4]
 8003792:	609a      	str	r2, [r3, #8]
 8003794:	60da      	str	r2, [r3, #12]
 8003796:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037a0:	d11d      	bne.n	80037de <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037a2:	2300      	movs	r3, #0
 80037a4:	60bb      	str	r3, [r7, #8]
 80037a6:	4b10      	ldr	r3, [pc, #64]	@ (80037e8 <HAL_TIM_MspPostInit+0x68>)
 80037a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037aa:	4a0f      	ldr	r2, [pc, #60]	@ (80037e8 <HAL_TIM_MspPostInit+0x68>)
 80037ac:	f043 0301 	orr.w	r3, r3, #1
 80037b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80037b2:	4b0d      	ldr	r3, [pc, #52]	@ (80037e8 <HAL_TIM_MspPostInit+0x68>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b6:	f003 0301 	and.w	r3, r3, #1
 80037ba:	60bb      	str	r3, [r7, #8]
 80037bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80037be:	2304      	movs	r3, #4
 80037c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c2:	2302      	movs	r3, #2
 80037c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ca:	2300      	movs	r3, #0
 80037cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80037ce:	2301      	movs	r3, #1
 80037d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037d2:	f107 030c 	add.w	r3, r7, #12
 80037d6:	4619      	mov	r1, r3
 80037d8:	4804      	ldr	r0, [pc, #16]	@ (80037ec <HAL_TIM_MspPostInit+0x6c>)
 80037da:	f000 fe95 	bl	8004508 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80037de:	bf00      	nop
 80037e0:	3720      	adds	r7, #32
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40023800 	.word	0x40023800
 80037ec:	40020000 	.word	0x40020000

080037f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b08c      	sub	sp, #48	@ 0x30
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f8:	f107 031c 	add.w	r3, r7, #28
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a32      	ldr	r2, [pc, #200]	@ (80038d8 <HAL_UART_MspInit+0xe8>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d12c      	bne.n	800386c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003812:	2300      	movs	r3, #0
 8003814:	61bb      	str	r3, [r7, #24]
 8003816:	4b31      	ldr	r3, [pc, #196]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	4a30      	ldr	r2, [pc, #192]	@ (80038dc <HAL_UART_MspInit+0xec>)
 800381c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003820:	6413      	str	r3, [r2, #64]	@ 0x40
 8003822:	4b2e      	ldr	r3, [pc, #184]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382a:	61bb      	str	r3, [r7, #24]
 800382c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800382e:	2300      	movs	r3, #0
 8003830:	617b      	str	r3, [r7, #20]
 8003832:	4b2a      	ldr	r3, [pc, #168]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003836:	4a29      	ldr	r2, [pc, #164]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003838:	f043 0308 	orr.w	r3, r3, #8
 800383c:	6313      	str	r3, [r2, #48]	@ 0x30
 800383e:	4b27      	ldr	r3, [pc, #156]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003842:	f003 0308 	and.w	r3, r3, #8
 8003846:	617b      	str	r3, [r7, #20]
 8003848:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800384a:	2360      	movs	r3, #96	@ 0x60
 800384c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800384e:	2302      	movs	r3, #2
 8003850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003856:	2303      	movs	r3, #3
 8003858:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800385a:	2307      	movs	r3, #7
 800385c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800385e:	f107 031c 	add.w	r3, r7, #28
 8003862:	4619      	mov	r1, r3
 8003864:	481e      	ldr	r0, [pc, #120]	@ (80038e0 <HAL_UART_MspInit+0xf0>)
 8003866:	f000 fe4f 	bl	8004508 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800386a:	e031      	b.n	80038d0 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a1c      	ldr	r2, [pc, #112]	@ (80038e4 <HAL_UART_MspInit+0xf4>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d12c      	bne.n	80038d0 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	4b18      	ldr	r3, [pc, #96]	@ (80038dc <HAL_UART_MspInit+0xec>)
 800387c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387e:	4a17      	ldr	r2, [pc, #92]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003884:	6413      	str	r3, [r2, #64]	@ 0x40
 8003886:	4b15      	ldr	r3, [pc, #84]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800388a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800388e:	613b      	str	r3, [r7, #16]
 8003890:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003892:	2300      	movs	r3, #0
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	4b11      	ldr	r3, [pc, #68]	@ (80038dc <HAL_UART_MspInit+0xec>)
 8003898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800389a:	4a10      	ldr	r2, [pc, #64]	@ (80038dc <HAL_UART_MspInit+0xec>)
 800389c:	f043 0308 	orr.w	r3, r3, #8
 80038a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80038a2:	4b0e      	ldr	r3, [pc, #56]	@ (80038dc <HAL_UART_MspInit+0xec>)
 80038a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	60fb      	str	r3, [r7, #12]
 80038ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80038ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80038b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038b4:	2302      	movs	r3, #2
 80038b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038b8:	2300      	movs	r3, #0
 80038ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038bc:	2303      	movs	r3, #3
 80038be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80038c0:	2307      	movs	r3, #7
 80038c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038c4:	f107 031c 	add.w	r3, r7, #28
 80038c8:	4619      	mov	r1, r3
 80038ca:	4805      	ldr	r0, [pc, #20]	@ (80038e0 <HAL_UART_MspInit+0xf0>)
 80038cc:	f000 fe1c 	bl	8004508 <HAL_GPIO_Init>
}
 80038d0:	bf00      	nop
 80038d2:	3730      	adds	r7, #48	@ 0x30
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40004400 	.word	0x40004400
 80038dc:	40023800 	.word	0x40023800
 80038e0:	40020c00 	.word	0x40020c00
 80038e4:	40004800 	.word	0x40004800

080038e8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b098      	sub	sp, #96	@ 0x60
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	609a      	str	r2, [r3, #8]
 80038fc:	60da      	str	r2, [r3, #12]
 80038fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003900:	f107 0310 	add.w	r3, r7, #16
 8003904:	223c      	movs	r2, #60	@ 0x3c
 8003906:	2100      	movs	r1, #0
 8003908:	4618      	mov	r0, r3
 800390a:	f007 fb9e 	bl	800b04a <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003916:	d14d      	bne.n	80039b4 <HAL_PCD_MspInit+0xcc>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8003918:	2320      	movs	r3, #32
 800391a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800391c:	2300      	movs	r3, #0
 800391e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003920:	f107 0310 	add.w	r3, r7, #16
 8003924:	4618      	mov	r0, r3
 8003926:	f003 f8fb 	bl	8006b20 <HAL_RCCEx_PeriphCLKConfig>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d001      	beq.n	8003934 <HAL_PCD_MspInit+0x4c>
    {
      Error_Handler();
 8003930:	f7ff fe90 	bl	8003654 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
 8003938:	4b20      	ldr	r3, [pc, #128]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 800393a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800393c:	4a1f      	ldr	r2, [pc, #124]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 800393e:	f043 0301 	orr.w	r3, r3, #1
 8003942:	6313      	str	r3, [r2, #48]	@ 0x30
 8003944:	4b1d      	ldr	r3, [pc, #116]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 8003946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003948:	f003 0301 	and.w	r3, r3, #1
 800394c:	60fb      	str	r3, [r7, #12]
 800394e:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8003950:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8003954:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003956:	2302      	movs	r3, #2
 8003958:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395a:	2300      	movs	r3, #0
 800395c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800395e:	2303      	movs	r3, #3
 8003960:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8003962:	230a      	movs	r3, #10
 8003964:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003966:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800396a:	4619      	mov	r1, r3
 800396c:	4814      	ldr	r0, [pc, #80]	@ (80039c0 <HAL_PCD_MspInit+0xd8>)
 800396e:	f000 fdcb 	bl	8004508 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8003972:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003976:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003978:	2300      	movs	r3, #0
 800397a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800397c:	2300      	movs	r3, #0
 800397e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8003980:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8003984:	4619      	mov	r1, r3
 8003986:	480e      	ldr	r0, [pc, #56]	@ (80039c0 <HAL_PCD_MspInit+0xd8>)
 8003988:	f000 fdbe 	bl	8004508 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800398c:	4b0b      	ldr	r3, [pc, #44]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 800398e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003990:	4a0a      	ldr	r2, [pc, #40]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 8003992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003996:	6353      	str	r3, [r2, #52]	@ 0x34
 8003998:	2300      	movs	r3, #0
 800399a:	60bb      	str	r3, [r7, #8]
 800399c:	4b07      	ldr	r3, [pc, #28]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 800399e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a0:	4a06      	ldr	r2, [pc, #24]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 80039a2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039a6:	6453      	str	r3, [r2, #68]	@ 0x44
 80039a8:	4b04      	ldr	r3, [pc, #16]	@ (80039bc <HAL_PCD_MspInit+0xd4>)
 80039aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80039b4:	bf00      	nop
 80039b6:	3760      	adds	r7, #96	@ 0x60
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40023800 	.word	0x40023800
 80039c0:	40020000 	.word	0x40020000

080039c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80039c8:	bf00      	nop
 80039ca:	e7fd      	b.n	80039c8 <NMI_Handler+0x4>

080039cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80039d0:	bf00      	nop
 80039d2:	e7fd      	b.n	80039d0 <HardFault_Handler+0x4>

080039d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80039d8:	bf00      	nop
 80039da:	e7fd      	b.n	80039d8 <MemManage_Handler+0x4>

080039dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80039e0:	bf00      	nop
 80039e2:	e7fd      	b.n	80039e0 <BusFault_Handler+0x4>

080039e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80039e8:	bf00      	nop
 80039ea:	e7fd      	b.n	80039e8 <UsageFault_Handler+0x4>

080039ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80039f0:	bf00      	nop
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr

080039fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039fa:	b480      	push	{r7}
 80039fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039fe:	bf00      	nop
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr

08003a08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a0c:	bf00      	nop
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr
	...

08003a18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a1c:	f000 f97e 	bl	8003d1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  msCounter++;
 8003a20:	4b03      	ldr	r3, [pc, #12]	@ (8003a30 <SysTick_Handler+0x18>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	3301      	adds	r3, #1
 8003a26:	4a02      	ldr	r2, [pc, #8]	@ (8003a30 <SysTick_Handler+0x18>)
 8003a28:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a2a:	bf00      	nop
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	20000f58 	.word	0x20000f58

08003a34 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	uint32_t current_time = HAL_GetTick(); // Get current system time in milliseconds
 8003a3a:	f000 f983 	bl	8003d44 <HAL_GetTick>
 8003a3e:	6078      	str	r0, [r7, #4]

	// Check if the interrupt is within the debounce period
	if (current_time - last_interrupt_time > 10)  // 10 ms debounce time
 8003a40:	4b0a      	ldr	r3, [pc, #40]	@ (8003a6c <EXTI9_5_IRQHandler+0x38>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b0a      	cmp	r3, #10
 8003a4a:	d907      	bls.n	8003a5c <EXTI9_5_IRQHandler+0x28>
	{
		pulse_count++;   // Increment pulse count only if outside debounce period
 8003a4c:	4b08      	ldr	r3, [pc, #32]	@ (8003a70 <EXTI9_5_IRQHandler+0x3c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3301      	adds	r3, #1
 8003a52:	4a07      	ldr	r2, [pc, #28]	@ (8003a70 <EXTI9_5_IRQHandler+0x3c>)
 8003a54:	6013      	str	r3, [r2, #0]
		last_interrupt_time = current_time; // Update last interrupt time
 8003a56:	4a05      	ldr	r2, [pc, #20]	@ (8003a6c <EXTI9_5_IRQHandler+0x38>)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003a5c:	2020      	movs	r0, #32
 8003a5e:	f000 ff01 	bl	8004864 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003a62:	bf00      	nop
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	20000f60 	.word	0x20000f60
 8003a70:	20000d28 	.word	0x20000d28

08003a74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  return 1;
 8003a78:	2301      	movs	r3, #1
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <_kill>:

int _kill(int pid, int sig)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a8e:	f007 fb63 	bl	800b158 <__errno>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2216      	movs	r2, #22
 8003a96:	601a      	str	r2, [r3, #0]
  return -1;
 8003a98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <_exit>:

void _exit (int status)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003aac:	f04f 31ff 	mov.w	r1, #4294967295
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7ff ffe7 	bl	8003a84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ab6:	bf00      	nop
 8003ab8:	e7fd      	b.n	8003ab6 <_exit+0x12>

08003aba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b086      	sub	sp, #24
 8003abe:	af00      	add	r7, sp, #0
 8003ac0:	60f8      	str	r0, [r7, #12]
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
 8003aca:	e00a      	b.n	8003ae2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003acc:	f3af 8000 	nop.w
 8003ad0:	4601      	mov	r1, r0
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	1c5a      	adds	r2, r3, #1
 8003ad6:	60ba      	str	r2, [r7, #8]
 8003ad8:	b2ca      	uxtb	r2, r1
 8003ada:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	617b      	str	r3, [r7, #20]
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	dbf0      	blt.n	8003acc <_read+0x12>
  }

  return len;
 8003aea:	687b      	ldr	r3, [r7, #4]
}
 8003aec:	4618      	mov	r0, r3
 8003aee:	3718      	adds	r7, #24
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}

08003af4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b086      	sub	sp, #24
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
 8003b04:	e009      	b.n	8003b1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	1c5a      	adds	r2, r3, #1
 8003b0a:	60ba      	str	r2, [r7, #8]
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	3301      	adds	r3, #1
 8003b18:	617b      	str	r3, [r7, #20]
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	dbf1      	blt.n	8003b06 <_write+0x12>
  }
  return len;
 8003b22:	687b      	ldr	r3, [r7, #4]
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3718      	adds	r7, #24
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <_close>:

int _close(int file)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003b34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003b38:	4618      	mov	r0, r3
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b54:	605a      	str	r2, [r3, #4]
  return 0;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <_isatty>:

int _isatty(int file)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b083      	sub	sp, #12
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b6c:	2301      	movs	r3, #1
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	370c      	adds	r7, #12
 8003b72:	46bd      	mov	sp, r7
 8003b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b78:	4770      	bx	lr

08003b7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b7a:	b480      	push	{r7}
 8003b7c:	b085      	sub	sp, #20
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b86:	2300      	movs	r3, #0
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3714      	adds	r7, #20
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b92:	4770      	bx	lr

08003b94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b9c:	4a14      	ldr	r2, [pc, #80]	@ (8003bf0 <_sbrk+0x5c>)
 8003b9e:	4b15      	ldr	r3, [pc, #84]	@ (8003bf4 <_sbrk+0x60>)
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ba8:	4b13      	ldr	r3, [pc, #76]	@ (8003bf8 <_sbrk+0x64>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d102      	bne.n	8003bb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003bb0:	4b11      	ldr	r3, [pc, #68]	@ (8003bf8 <_sbrk+0x64>)
 8003bb2:	4a12      	ldr	r2, [pc, #72]	@ (8003bfc <_sbrk+0x68>)
 8003bb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003bb6:	4b10      	ldr	r3, [pc, #64]	@ (8003bf8 <_sbrk+0x64>)
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4413      	add	r3, r2
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d207      	bcs.n	8003bd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003bc4:	f007 fac8 	bl	800b158 <__errno>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	220c      	movs	r2, #12
 8003bcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003bce:	f04f 33ff 	mov.w	r3, #4294967295
 8003bd2:	e009      	b.n	8003be8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003bd4:	4b08      	ldr	r3, [pc, #32]	@ (8003bf8 <_sbrk+0x64>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003bda:	4b07      	ldr	r3, [pc, #28]	@ (8003bf8 <_sbrk+0x64>)
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4413      	add	r3, r2
 8003be2:	4a05      	ldr	r2, [pc, #20]	@ (8003bf8 <_sbrk+0x64>)
 8003be4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003be6:	68fb      	ldr	r3, [r7, #12]
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3718      	adds	r7, #24
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	20040000 	.word	0x20040000
 8003bf4:	00000400 	.word	0x00000400
 8003bf8:	20000f64 	.word	0x20000f64
 8003bfc:	200010d8 	.word	0x200010d8

08003c00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003c04:	4b06      	ldr	r3, [pc, #24]	@ (8003c20 <SystemInit+0x20>)
 8003c06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c0a:	4a05      	ldr	r2, [pc, #20]	@ (8003c20 <SystemInit+0x20>)
 8003c0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003c10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003c14:	bf00      	nop
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	e000ed00 	.word	0xe000ed00

08003c24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8003c24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003c5c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003c28:	f7ff ffea 	bl	8003c00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003c2c:	480c      	ldr	r0, [pc, #48]	@ (8003c60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003c2e:	490d      	ldr	r1, [pc, #52]	@ (8003c64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003c30:	4a0d      	ldr	r2, [pc, #52]	@ (8003c68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003c32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003c34:	e002      	b.n	8003c3c <LoopCopyDataInit>

08003c36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003c36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003c38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003c3a:	3304      	adds	r3, #4

08003c3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c40:	d3f9      	bcc.n	8003c36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c42:	4a0a      	ldr	r2, [pc, #40]	@ (8003c6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003c44:	4c0a      	ldr	r4, [pc, #40]	@ (8003c70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003c46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c48:	e001      	b.n	8003c4e <LoopFillZerobss>

08003c4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c4c:	3204      	adds	r2, #4

08003c4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c50:	d3fb      	bcc.n	8003c4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c52:	f007 fa87 	bl	800b164 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003c56:	f7ff f9a9 	bl	8002fac <main>
  bx  lr    
 8003c5a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003c5c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8003c60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c64:	200002a0 	.word	0x200002a0
  ldr r2, =_sidata
 8003c68:	0800ef68 	.word	0x0800ef68
  ldr r2, =_sbss
 8003c6c:	200002a0 	.word	0x200002a0
  ldr r4, =_ebss
 8003c70:	200010d8 	.word	0x200010d8

08003c74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c74:	e7fe      	b.n	8003c74 <ADC_IRQHandler>
	...

08003c78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb8 <HAL_Init+0x40>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a0d      	ldr	r2, [pc, #52]	@ (8003cb8 <HAL_Init+0x40>)
 8003c82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c88:	4b0b      	ldr	r3, [pc, #44]	@ (8003cb8 <HAL_Init+0x40>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8003cb8 <HAL_Init+0x40>)
 8003c8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c94:	4b08      	ldr	r3, [pc, #32]	@ (8003cb8 <HAL_Init+0x40>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a07      	ldr	r2, [pc, #28]	@ (8003cb8 <HAL_Init+0x40>)
 8003c9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ca0:	2003      	movs	r0, #3
 8003ca2:	f000 f94f 	bl	8003f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ca6:	2000      	movs	r0, #0
 8003ca8:	f000 f808 	bl	8003cbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003cac:	f7ff fcd8 	bl	8003660 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	40023c00 	.word	0x40023c00

08003cbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cc4:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <HAL_InitTick+0x54>)
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	4b12      	ldr	r3, [pc, #72]	@ (8003d14 <HAL_InitTick+0x58>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	4619      	mov	r1, r3
 8003cce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003cd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 f967 	bl	8003fae <HAL_SYSTICK_Config>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e00e      	b.n	8003d08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b0f      	cmp	r3, #15
 8003cee:	d80a      	bhi.n	8003d06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	6879      	ldr	r1, [r7, #4]
 8003cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8003cf8:	f000 f92f 	bl	8003f5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003cfc:	4a06      	ldr	r2, [pc, #24]	@ (8003d18 <HAL_InitTick+0x5c>)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	e000      	b.n	8003d08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3708      	adds	r7, #8
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	200000cc 	.word	0x200000cc
 8003d14:	200000d4 	.word	0x200000d4
 8003d18:	200000d0 	.word	0x200000d0

08003d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d20:	4b06      	ldr	r3, [pc, #24]	@ (8003d3c <HAL_IncTick+0x20>)
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	461a      	mov	r2, r3
 8003d26:	4b06      	ldr	r3, [pc, #24]	@ (8003d40 <HAL_IncTick+0x24>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	4a04      	ldr	r2, [pc, #16]	@ (8003d40 <HAL_IncTick+0x24>)
 8003d2e:	6013      	str	r3, [r2, #0]
}
 8003d30:	bf00      	nop
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	200000d4 	.word	0x200000d4
 8003d40:	20000f68 	.word	0x20000f68

08003d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
  return uwTick;
 8003d48:	4b03      	ldr	r3, [pc, #12]	@ (8003d58 <HAL_GetTick+0x14>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	20000f68 	.word	0x20000f68

08003d5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d64:	f7ff ffee 	bl	8003d44 <HAL_GetTick>
 8003d68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d74:	d005      	beq.n	8003d82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d76:	4b0a      	ldr	r3, [pc, #40]	@ (8003da0 <HAL_Delay+0x44>)
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	4413      	add	r3, r2
 8003d80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d82:	bf00      	nop
 8003d84:	f7ff ffde 	bl	8003d44 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	68fa      	ldr	r2, [r7, #12]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d8f7      	bhi.n	8003d84 <HAL_Delay+0x28>
  {
  }
}
 8003d94:	bf00      	nop
 8003d96:	bf00      	nop
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	200000d4 	.word	0x200000d4

08003da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003db4:	4b0c      	ldr	r3, [pc, #48]	@ (8003de8 <__NVIC_SetPriorityGrouping+0x44>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dd6:	4a04      	ldr	r2, [pc, #16]	@ (8003de8 <__NVIC_SetPriorityGrouping+0x44>)
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	60d3      	str	r3, [r2, #12]
}
 8003ddc:	bf00      	nop
 8003dde:	3714      	adds	r7, #20
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr
 8003de8:	e000ed00 	.word	0xe000ed00

08003dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003df0:	4b04      	ldr	r3, [pc, #16]	@ (8003e04 <__NVIC_GetPriorityGrouping+0x18>)
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	0a1b      	lsrs	r3, r3, #8
 8003df6:	f003 0307 	and.w	r3, r3, #7
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	e000ed00 	.word	0xe000ed00

08003e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	4603      	mov	r3, r0
 8003e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	db0b      	blt.n	8003e32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	f003 021f 	and.w	r2, r3, #31
 8003e20:	4907      	ldr	r1, [pc, #28]	@ (8003e40 <__NVIC_EnableIRQ+0x38>)
 8003e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e26:	095b      	lsrs	r3, r3, #5
 8003e28:	2001      	movs	r0, #1
 8003e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	e000e100 	.word	0xe000e100

08003e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	6039      	str	r1, [r7, #0]
 8003e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	db0a      	blt.n	8003e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	490c      	ldr	r1, [pc, #48]	@ (8003e90 <__NVIC_SetPriority+0x4c>)
 8003e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e62:	0112      	lsls	r2, r2, #4
 8003e64:	b2d2      	uxtb	r2, r2
 8003e66:	440b      	add	r3, r1
 8003e68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e6c:	e00a      	b.n	8003e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	4908      	ldr	r1, [pc, #32]	@ (8003e94 <__NVIC_SetPriority+0x50>)
 8003e74:	79fb      	ldrb	r3, [r7, #7]
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	3b04      	subs	r3, #4
 8003e7c:	0112      	lsls	r2, r2, #4
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	440b      	add	r3, r1
 8003e82:	761a      	strb	r2, [r3, #24]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	e000e100 	.word	0xe000e100
 8003e94:	e000ed00 	.word	0xe000ed00

08003e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b089      	sub	sp, #36	@ 0x24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f1c3 0307 	rsb	r3, r3, #7
 8003eb2:	2b04      	cmp	r3, #4
 8003eb4:	bf28      	it	cs
 8003eb6:	2304      	movcs	r3, #4
 8003eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	2b06      	cmp	r3, #6
 8003ec0:	d902      	bls.n	8003ec8 <NVIC_EncodePriority+0x30>
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	3b03      	subs	r3, #3
 8003ec6:	e000      	b.n	8003eca <NVIC_EncodePriority+0x32>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	43da      	mvns	r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	401a      	ands	r2, r3
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eea:	43d9      	mvns	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef0:	4313      	orrs	r3, r2
         );
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3724      	adds	r7, #36	@ 0x24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
	...

08003f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f10:	d301      	bcc.n	8003f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f12:	2301      	movs	r3, #1
 8003f14:	e00f      	b.n	8003f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f16:	4a0a      	ldr	r2, [pc, #40]	@ (8003f40 <SysTick_Config+0x40>)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f1e:	210f      	movs	r1, #15
 8003f20:	f04f 30ff 	mov.w	r0, #4294967295
 8003f24:	f7ff ff8e 	bl	8003e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f28:	4b05      	ldr	r3, [pc, #20]	@ (8003f40 <SysTick_Config+0x40>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f2e:	4b04      	ldr	r3, [pc, #16]	@ (8003f40 <SysTick_Config+0x40>)
 8003f30:	2207      	movs	r2, #7
 8003f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	e000e010 	.word	0xe000e010

08003f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7ff ff29 	bl	8003da4 <__NVIC_SetPriorityGrouping>
}
 8003f52:	bf00      	nop
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b086      	sub	sp, #24
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	4603      	mov	r3, r0
 8003f62:	60b9      	str	r1, [r7, #8]
 8003f64:	607a      	str	r2, [r7, #4]
 8003f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f6c:	f7ff ff3e 	bl	8003dec <__NVIC_GetPriorityGrouping>
 8003f70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	68b9      	ldr	r1, [r7, #8]
 8003f76:	6978      	ldr	r0, [r7, #20]
 8003f78:	f7ff ff8e 	bl	8003e98 <NVIC_EncodePriority>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f82:	4611      	mov	r1, r2
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7ff ff5d 	bl	8003e44 <__NVIC_SetPriority>
}
 8003f8a:	bf00      	nop
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b082      	sub	sp, #8
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	4603      	mov	r3, r0
 8003f9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7ff ff31 	bl	8003e08 <__NVIC_EnableIRQ>
}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b082      	sub	sp, #8
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7ff ffa2 	bl	8003f00 <SysTick_Config>
 8003fbc:	4603      	mov	r3, r0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3708      	adds	r7, #8
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b084      	sub	sp, #16
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003fd4:	f7ff feb6 	bl	8003d44 <HAL_GetTick>
 8003fd8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	2b02      	cmp	r3, #2
 8003fe4:	d008      	beq.n	8003ff8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2280      	movs	r2, #128	@ 0x80
 8003fea:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e052      	b.n	800409e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f022 0216 	bic.w	r2, r2, #22
 8004006:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	695a      	ldr	r2, [r3, #20]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004016:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401c:	2b00      	cmp	r3, #0
 800401e:	d103      	bne.n	8004028 <HAL_DMA_Abort+0x62>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004024:	2b00      	cmp	r3, #0
 8004026:	d007      	beq.n	8004038 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	681a      	ldr	r2, [r3, #0]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f022 0208 	bic.w	r2, r2, #8
 8004036:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 0201 	bic.w	r2, r2, #1
 8004046:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004048:	e013      	b.n	8004072 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800404a:	f7ff fe7b 	bl	8003d44 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	2b05      	cmp	r3, #5
 8004056:	d90c      	bls.n	8004072 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2220      	movs	r2, #32
 800405c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2203      	movs	r2, #3
 8004062:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e015      	b.n	800409e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1e4      	bne.n	800404a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004084:	223f      	movs	r2, #63	@ 0x3f
 8004086:	409a      	lsls	r2, r3
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3710      	adds	r7, #16
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040a6:	b480      	push	{r7}
 80040a8:	b083      	sub	sp, #12
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d004      	beq.n	80040c4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2280      	movs	r2, #128	@ 0x80
 80040be:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e00c      	b.n	80040de <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2205      	movs	r2, #5
 80040c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 0201 	bic.w	r2, r2, #1
 80040da:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
	...

080040ec <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80040fe:	4b23      	ldr	r3, [pc, #140]	@ (800418c <HAL_FLASH_Program+0xa0>)
 8004100:	7e1b      	ldrb	r3, [r3, #24]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d101      	bne.n	800410a <HAL_FLASH_Program+0x1e>
 8004106:	2302      	movs	r3, #2
 8004108:	e03b      	b.n	8004182 <HAL_FLASH_Program+0x96>
 800410a:	4b20      	ldr	r3, [pc, #128]	@ (800418c <HAL_FLASH_Program+0xa0>)
 800410c:	2201      	movs	r2, #1
 800410e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004110:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004114:	f000 f870 	bl	80041f8 <FLASH_WaitForLastOperation>
 8004118:	4603      	mov	r3, r0
 800411a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800411c:	7dfb      	ldrb	r3, [r7, #23]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d12b      	bne.n	800417a <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d105      	bne.n	8004134 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004128:	783b      	ldrb	r3, [r7, #0]
 800412a:	4619      	mov	r1, r3
 800412c:	68b8      	ldr	r0, [r7, #8]
 800412e:	f000 f91b 	bl	8004368 <FLASH_Program_Byte>
 8004132:	e016      	b.n	8004162 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d105      	bne.n	8004146 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800413a:	883b      	ldrh	r3, [r7, #0]
 800413c:	4619      	mov	r1, r3
 800413e:	68b8      	ldr	r0, [r7, #8]
 8004140:	f000 f8ee 	bl	8004320 <FLASH_Program_HalfWord>
 8004144:	e00d      	b.n	8004162 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2b02      	cmp	r3, #2
 800414a:	d105      	bne.n	8004158 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	4619      	mov	r1, r3
 8004150:	68b8      	ldr	r0, [r7, #8]
 8004152:	f000 f8c3 	bl	80042dc <FLASH_Program_Word>
 8004156:	e004      	b.n	8004162 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004158:	e9d7 2300 	ldrd	r2, r3, [r7]
 800415c:	68b8      	ldr	r0, [r7, #8]
 800415e:	f000 f88b 	bl	8004278 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004162:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004166:	f000 f847 	bl	80041f8 <FLASH_WaitForLastOperation>
 800416a:	4603      	mov	r3, r0
 800416c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800416e:	4b08      	ldr	r3, [pc, #32]	@ (8004190 <HAL_FLASH_Program+0xa4>)
 8004170:	691b      	ldr	r3, [r3, #16]
 8004172:	4a07      	ldr	r2, [pc, #28]	@ (8004190 <HAL_FLASH_Program+0xa4>)
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800417a:	4b04      	ldr	r3, [pc, #16]	@ (800418c <HAL_FLASH_Program+0xa0>)
 800417c:	2200      	movs	r2, #0
 800417e:	761a      	strb	r2, [r3, #24]

  return status;
 8004180:	7dfb      	ldrb	r3, [r7, #23]
}
 8004182:	4618      	mov	r0, r3
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20000f6c 	.word	0x20000f6c
 8004190:	40023c00 	.word	0x40023c00

08004194 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800419a:	2300      	movs	r3, #0
 800419c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800419e:	4b0b      	ldr	r3, [pc, #44]	@ (80041cc <HAL_FLASH_Unlock+0x38>)
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	da0b      	bge.n	80041be <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80041a6:	4b09      	ldr	r3, [pc, #36]	@ (80041cc <HAL_FLASH_Unlock+0x38>)
 80041a8:	4a09      	ldr	r2, [pc, #36]	@ (80041d0 <HAL_FLASH_Unlock+0x3c>)
 80041aa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80041ac:	4b07      	ldr	r3, [pc, #28]	@ (80041cc <HAL_FLASH_Unlock+0x38>)
 80041ae:	4a09      	ldr	r2, [pc, #36]	@ (80041d4 <HAL_FLASH_Unlock+0x40>)
 80041b0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80041b2:	4b06      	ldr	r3, [pc, #24]	@ (80041cc <HAL_FLASH_Unlock+0x38>)
 80041b4:	691b      	ldr	r3, [r3, #16]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	da01      	bge.n	80041be <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80041ba:	2301      	movs	r3, #1
 80041bc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80041be:	79fb      	ldrb	r3, [r7, #7]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr
 80041cc:	40023c00 	.word	0x40023c00
 80041d0:	45670123 	.word	0x45670123
 80041d4:	cdef89ab 	.word	0xcdef89ab

080041d8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80041dc:	4b05      	ldr	r3, [pc, #20]	@ (80041f4 <HAL_FLASH_Lock+0x1c>)
 80041de:	691b      	ldr	r3, [r3, #16]
 80041e0:	4a04      	ldr	r2, [pc, #16]	@ (80041f4 <HAL_FLASH_Lock+0x1c>)
 80041e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80041e6:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	40023c00 	.word	0x40023c00

080041f8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004204:	4b1a      	ldr	r3, [pc, #104]	@ (8004270 <FLASH_WaitForLastOperation+0x78>)
 8004206:	2200      	movs	r2, #0
 8004208:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800420a:	f7ff fd9b 	bl	8003d44 <HAL_GetTick>
 800420e:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8004210:	e010      	b.n	8004234 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004218:	d00c      	beq.n	8004234 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d007      	beq.n	8004230 <FLASH_WaitForLastOperation+0x38>
 8004220:	f7ff fd90 	bl	8003d44 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	429a      	cmp	r2, r3
 800422e:	d201      	bcs.n	8004234 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e019      	b.n	8004268 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8004234:	4b0f      	ldr	r3, [pc, #60]	@ (8004274 <FLASH_WaitForLastOperation+0x7c>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1e8      	bne.n	8004212 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004240:	4b0c      	ldr	r3, [pc, #48]	@ (8004274 <FLASH_WaitForLastOperation+0x7c>)
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d002      	beq.n	8004252 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800424c:	4b09      	ldr	r3, [pc, #36]	@ (8004274 <FLASH_WaitForLastOperation+0x7c>)
 800424e:	2201      	movs	r2, #1
 8004250:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004252:	4b08      	ldr	r3, [pc, #32]	@ (8004274 <FLASH_WaitForLastOperation+0x7c>)
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800425a:	2b00      	cmp	r3, #0
 800425c:	d003      	beq.n	8004266 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800425e:	f000 f8a5 	bl	80043ac <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004262:	2301      	movs	r3, #1
 8004264:	e000      	b.n	8004268 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004266:	2300      	movs	r3, #0

}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}
 8004270:	20000f6c 	.word	0x20000f6c
 8004274:	40023c00 	.word	0x40023c00

08004278 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	60f8      	str	r0, [r7, #12]
 8004280:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004284:	4b14      	ldr	r3, [pc, #80]	@ (80042d8 <FLASH_Program_DoubleWord+0x60>)
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	4a13      	ldr	r2, [pc, #76]	@ (80042d8 <FLASH_Program_DoubleWord+0x60>)
 800428a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800428e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004290:	4b11      	ldr	r3, [pc, #68]	@ (80042d8 <FLASH_Program_DoubleWord+0x60>)
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	4a10      	ldr	r2, [pc, #64]	@ (80042d8 <FLASH_Program_DoubleWord+0x60>)
 8004296:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800429a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800429c:	4b0e      	ldr	r3, [pc, #56]	@ (80042d8 <FLASH_Program_DoubleWord+0x60>)
 800429e:	691b      	ldr	r3, [r3, #16]
 80042a0:	4a0d      	ldr	r2, [pc, #52]	@ (80042d8 <FLASH_Program_DoubleWord+0x60>)
 80042a2:	f043 0301 	orr.w	r3, r3, #1
 80042a6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	683a      	ldr	r2, [r7, #0]
 80042ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80042ae:	f3bf 8f6f 	isb	sy
}
 80042b2:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80042b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80042b8:	f04f 0200 	mov.w	r2, #0
 80042bc:	f04f 0300 	mov.w	r3, #0
 80042c0:	000a      	movs	r2, r1
 80042c2:	2300      	movs	r3, #0
 80042c4:	68f9      	ldr	r1, [r7, #12]
 80042c6:	3104      	adds	r1, #4
 80042c8:	4613      	mov	r3, r2
 80042ca:	600b      	str	r3, [r1, #0]
}
 80042cc:	bf00      	nop
 80042ce:	3714      	adds	r7, #20
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr
 80042d8:	40023c00 	.word	0x40023c00

080042dc <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80042e6:	4b0d      	ldr	r3, [pc, #52]	@ (800431c <FLASH_Program_Word+0x40>)
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	4a0c      	ldr	r2, [pc, #48]	@ (800431c <FLASH_Program_Word+0x40>)
 80042ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042f0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80042f2:	4b0a      	ldr	r3, [pc, #40]	@ (800431c <FLASH_Program_Word+0x40>)
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	4a09      	ldr	r2, [pc, #36]	@ (800431c <FLASH_Program_Word+0x40>)
 80042f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042fc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80042fe:	4b07      	ldr	r3, [pc, #28]	@ (800431c <FLASH_Program_Word+0x40>)
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	4a06      	ldr	r2, [pc, #24]	@ (800431c <FLASH_Program_Word+0x40>)
 8004304:	f043 0301 	orr.w	r3, r3, #1
 8004308:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	683a      	ldr	r2, [r7, #0]
 800430e:	601a      	str	r2, [r3, #0]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	40023c00 	.word	0x40023c00

08004320 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800432c:	4b0d      	ldr	r3, [pc, #52]	@ (8004364 <FLASH_Program_HalfWord+0x44>)
 800432e:	691b      	ldr	r3, [r3, #16]
 8004330:	4a0c      	ldr	r2, [pc, #48]	@ (8004364 <FLASH_Program_HalfWord+0x44>)
 8004332:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004336:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004338:	4b0a      	ldr	r3, [pc, #40]	@ (8004364 <FLASH_Program_HalfWord+0x44>)
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	4a09      	ldr	r2, [pc, #36]	@ (8004364 <FLASH_Program_HalfWord+0x44>)
 800433e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004342:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004344:	4b07      	ldr	r3, [pc, #28]	@ (8004364 <FLASH_Program_HalfWord+0x44>)
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	4a06      	ldr	r2, [pc, #24]	@ (8004364 <FLASH_Program_HalfWord+0x44>)
 800434a:	f043 0301 	orr.w	r3, r3, #1
 800434e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	887a      	ldrh	r2, [r7, #2]
 8004354:	801a      	strh	r2, [r3, #0]
}
 8004356:	bf00      	nop
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	40023c00 	.word	0x40023c00

08004368 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004368:	b480      	push	{r7}
 800436a:	b083      	sub	sp, #12
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	460b      	mov	r3, r1
 8004372:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004374:	4b0c      	ldr	r3, [pc, #48]	@ (80043a8 <FLASH_Program_Byte+0x40>)
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	4a0b      	ldr	r2, [pc, #44]	@ (80043a8 <FLASH_Program_Byte+0x40>)
 800437a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800437e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004380:	4b09      	ldr	r3, [pc, #36]	@ (80043a8 <FLASH_Program_Byte+0x40>)
 8004382:	4a09      	ldr	r2, [pc, #36]	@ (80043a8 <FLASH_Program_Byte+0x40>)
 8004384:	691b      	ldr	r3, [r3, #16]
 8004386:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004388:	4b07      	ldr	r3, [pc, #28]	@ (80043a8 <FLASH_Program_Byte+0x40>)
 800438a:	691b      	ldr	r3, [r3, #16]
 800438c:	4a06      	ldr	r2, [pc, #24]	@ (80043a8 <FLASH_Program_Byte+0x40>)
 800438e:	f043 0301 	orr.w	r3, r3, #1
 8004392:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	78fa      	ldrb	r2, [r7, #3]
 8004398:	701a      	strb	r2, [r3, #0]
}
 800439a:	bf00      	nop
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	40023c00 	.word	0x40023c00

080043ac <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80043b0:	4b2f      	ldr	r3, [pc, #188]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80043bc:	4b2d      	ldr	r3, [pc, #180]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 80043be:	69db      	ldr	r3, [r3, #28]
 80043c0:	f043 0310 	orr.w	r3, r3, #16
 80043c4:	4a2b      	ldr	r2, [pc, #172]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 80043c6:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80043c8:	4b29      	ldr	r3, [pc, #164]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 80043ca:	2210      	movs	r2, #16
 80043cc:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80043ce:	4b28      	ldr	r3, [pc, #160]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	f003 0320 	and.w	r3, r3, #32
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d008      	beq.n	80043ec <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80043da:	4b26      	ldr	r3, [pc, #152]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	f043 0308 	orr.w	r3, r3, #8
 80043e2:	4a24      	ldr	r2, [pc, #144]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 80043e4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80043e6:	4b22      	ldr	r3, [pc, #136]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 80043e8:	2220      	movs	r2, #32
 80043ea:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80043ec:	4b20      	ldr	r3, [pc, #128]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d008      	beq.n	800440a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80043f8:	4b1e      	ldr	r3, [pc, #120]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	f043 0304 	orr.w	r3, r3, #4
 8004400:	4a1c      	ldr	r2, [pc, #112]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 8004402:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004404:	4b1a      	ldr	r3, [pc, #104]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 8004406:	2240      	movs	r2, #64	@ 0x40
 8004408:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800440a:	4b19      	ldr	r3, [pc, #100]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 800440c:	68db      	ldr	r3, [r3, #12]
 800440e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004412:	2b00      	cmp	r3, #0
 8004414:	d008      	beq.n	8004428 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004416:	4b17      	ldr	r3, [pc, #92]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 8004418:	69db      	ldr	r3, [r3, #28]
 800441a:	f043 0302 	orr.w	r3, r3, #2
 800441e:	4a15      	ldr	r2, [pc, #84]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 8004420:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004422:	4b13      	ldr	r3, [pc, #76]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 8004424:	2280      	movs	r2, #128	@ 0x80
 8004426:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8004428:	4b11      	ldr	r3, [pc, #68]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004430:	2b00      	cmp	r3, #0
 8004432:	d009      	beq.n	8004448 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004434:	4b0f      	ldr	r3, [pc, #60]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 8004436:	69db      	ldr	r3, [r3, #28]
 8004438:	f043 0301 	orr.w	r3, r3, #1
 800443c:	4a0d      	ldr	r2, [pc, #52]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 800443e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8004440:	4b0b      	ldr	r3, [pc, #44]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 8004442:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004446:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004448:	4b09      	ldr	r3, [pc, #36]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f003 0302 	and.w	r3, r3, #2
 8004450:	2b00      	cmp	r3, #0
 8004452:	d008      	beq.n	8004466 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004454:	4b07      	ldr	r3, [pc, #28]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	f043 0320 	orr.w	r3, r3, #32
 800445c:	4a05      	ldr	r2, [pc, #20]	@ (8004474 <FLASH_SetErrorCode+0xc8>)
 800445e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004460:	4b03      	ldr	r3, [pc, #12]	@ (8004470 <FLASH_SetErrorCode+0xc4>)
 8004462:	2202      	movs	r2, #2
 8004464:	60da      	str	r2, [r3, #12]
  }
}
 8004466:	bf00      	nop
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	40023c00 	.word	0x40023c00
 8004474:	20000f6c 	.word	0x20000f6c

08004478 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	460b      	mov	r3, r1
 8004482:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004484:	2300      	movs	r3, #0
 8004486:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004488:	78fb      	ldrb	r3, [r7, #3]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d102      	bne.n	8004494 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800448e:	2300      	movs	r3, #0
 8004490:	60fb      	str	r3, [r7, #12]
 8004492:	e010      	b.n	80044b6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d103      	bne.n	80044a2 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800449a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800449e:	60fb      	str	r3, [r7, #12]
 80044a0:	e009      	b.n	80044b6 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80044a2:	78fb      	ldrb	r3, [r7, #3]
 80044a4:	2b02      	cmp	r3, #2
 80044a6:	d103      	bne.n	80044b0 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80044a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	e002      	b.n	80044b6 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80044b0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80044b4:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80044b6:	4b13      	ldr	r3, [pc, #76]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	4a12      	ldr	r2, [pc, #72]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80044c2:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044c4:	691a      	ldr	r2, [r3, #16]
 80044c6:	490f      	ldr	r1, [pc, #60]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80044ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	4a0c      	ldr	r2, [pc, #48]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044d4:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80044d8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80044da:	4b0a      	ldr	r3, [pc, #40]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044dc:	691a      	ldr	r2, [r3, #16]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	00db      	lsls	r3, r3, #3
 80044e2:	4313      	orrs	r3, r2
 80044e4:	4a07      	ldr	r2, [pc, #28]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044e6:	f043 0302 	orr.w	r3, r3, #2
 80044ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80044ec:	4b05      	ldr	r3, [pc, #20]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044ee:	691b      	ldr	r3, [r3, #16]
 80044f0:	4a04      	ldr	r2, [pc, #16]	@ (8004504 <FLASH_Erase_Sector+0x8c>)
 80044f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044f6:	6113      	str	r3, [r2, #16]
}
 80044f8:	bf00      	nop
 80044fa:	3714      	adds	r7, #20
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	40023c00 	.word	0x40023c00

08004508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004508:	b480      	push	{r7}
 800450a:	b089      	sub	sp, #36	@ 0x24
 800450c:	af00      	add	r7, sp, #0
 800450e:	6078      	str	r0, [r7, #4]
 8004510:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004512:	2300      	movs	r3, #0
 8004514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004516:	2300      	movs	r3, #0
 8004518:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800451a:	2300      	movs	r3, #0
 800451c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800451e:	2300      	movs	r3, #0
 8004520:	61fb      	str	r3, [r7, #28]
 8004522:	e165      	b.n	80047f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004524:	2201      	movs	r2, #1
 8004526:	69fb      	ldr	r3, [r7, #28]
 8004528:	fa02 f303 	lsl.w	r3, r2, r3
 800452c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	697a      	ldr	r2, [r7, #20]
 8004534:	4013      	ands	r3, r2
 8004536:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004538:	693a      	ldr	r2, [r7, #16]
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	429a      	cmp	r2, r3
 800453e:	f040 8154 	bne.w	80047ea <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f003 0303 	and.w	r3, r3, #3
 800454a:	2b01      	cmp	r3, #1
 800454c:	d005      	beq.n	800455a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004556:	2b02      	cmp	r3, #2
 8004558:	d130      	bne.n	80045bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	2203      	movs	r2, #3
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	43db      	mvns	r3, r3
 800456c:	69ba      	ldr	r2, [r7, #24]
 800456e:	4013      	ands	r3, r2
 8004570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	68da      	ldr	r2, [r3, #12]
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	fa02 f303 	lsl.w	r3, r2, r3
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	4313      	orrs	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004590:	2201      	movs	r2, #1
 8004592:	69fb      	ldr	r3, [r7, #28]
 8004594:	fa02 f303 	lsl.w	r3, r2, r3
 8004598:	43db      	mvns	r3, r3
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	4013      	ands	r3, r2
 800459e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	091b      	lsrs	r3, r3, #4
 80045a6:	f003 0201 	and.w	r2, r3, #1
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	fa02 f303 	lsl.w	r3, r2, r3
 80045b0:	69ba      	ldr	r2, [r7, #24]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	69ba      	ldr	r2, [r7, #24]
 80045ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f003 0303 	and.w	r3, r3, #3
 80045c4:	2b03      	cmp	r3, #3
 80045c6:	d017      	beq.n	80045f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	2203      	movs	r2, #3
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	43db      	mvns	r3, r3
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4013      	ands	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	689a      	ldr	r2, [r3, #8]
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f003 0303 	and.w	r3, r3, #3
 8004600:	2b02      	cmp	r3, #2
 8004602:	d123      	bne.n	800464c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	08da      	lsrs	r2, r3, #3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	3208      	adds	r2, #8
 800460c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004610:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	f003 0307 	and.w	r3, r3, #7
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	220f      	movs	r2, #15
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	43db      	mvns	r3, r3
 8004622:	69ba      	ldr	r2, [r7, #24]
 8004624:	4013      	ands	r3, r2
 8004626:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	691a      	ldr	r2, [r3, #16]
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	f003 0307 	and.w	r3, r3, #7
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	fa02 f303 	lsl.w	r3, r2, r3
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	4313      	orrs	r3, r2
 800463c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	08da      	lsrs	r2, r3, #3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	3208      	adds	r2, #8
 8004646:	69b9      	ldr	r1, [r7, #24]
 8004648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	2203      	movs	r2, #3
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	43db      	mvns	r3, r3
 800465e:	69ba      	ldr	r2, [r7, #24]
 8004660:	4013      	ands	r3, r2
 8004662:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f003 0203 	and.w	r2, r3, #3
 800466c:	69fb      	ldr	r3, [r7, #28]
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	fa02 f303 	lsl.w	r3, r2, r3
 8004674:	69ba      	ldr	r2, [r7, #24]
 8004676:	4313      	orrs	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	69ba      	ldr	r2, [r7, #24]
 800467e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004688:	2b00      	cmp	r3, #0
 800468a:	f000 80ae 	beq.w	80047ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468e:	2300      	movs	r3, #0
 8004690:	60fb      	str	r3, [r7, #12]
 8004692:	4b5d      	ldr	r3, [pc, #372]	@ (8004808 <HAL_GPIO_Init+0x300>)
 8004694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004696:	4a5c      	ldr	r2, [pc, #368]	@ (8004808 <HAL_GPIO_Init+0x300>)
 8004698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800469c:	6453      	str	r3, [r2, #68]	@ 0x44
 800469e:	4b5a      	ldr	r3, [pc, #360]	@ (8004808 <HAL_GPIO_Init+0x300>)
 80046a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80046a6:	60fb      	str	r3, [r7, #12]
 80046a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80046aa:	4a58      	ldr	r2, [pc, #352]	@ (800480c <HAL_GPIO_Init+0x304>)
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	089b      	lsrs	r3, r3, #2
 80046b0:	3302      	adds	r3, #2
 80046b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80046b8:	69fb      	ldr	r3, [r7, #28]
 80046ba:	f003 0303 	and.w	r3, r3, #3
 80046be:	009b      	lsls	r3, r3, #2
 80046c0:	220f      	movs	r2, #15
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	43db      	mvns	r3, r3
 80046c8:	69ba      	ldr	r2, [r7, #24]
 80046ca:	4013      	ands	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4a4f      	ldr	r2, [pc, #316]	@ (8004810 <HAL_GPIO_Init+0x308>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d025      	beq.n	8004722 <HAL_GPIO_Init+0x21a>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4a4e      	ldr	r2, [pc, #312]	@ (8004814 <HAL_GPIO_Init+0x30c>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d01f      	beq.n	800471e <HAL_GPIO_Init+0x216>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4a4d      	ldr	r2, [pc, #308]	@ (8004818 <HAL_GPIO_Init+0x310>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d019      	beq.n	800471a <HAL_GPIO_Init+0x212>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	4a4c      	ldr	r2, [pc, #304]	@ (800481c <HAL_GPIO_Init+0x314>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d013      	beq.n	8004716 <HAL_GPIO_Init+0x20e>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	4a4b      	ldr	r2, [pc, #300]	@ (8004820 <HAL_GPIO_Init+0x318>)
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d00d      	beq.n	8004712 <HAL_GPIO_Init+0x20a>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	4a4a      	ldr	r2, [pc, #296]	@ (8004824 <HAL_GPIO_Init+0x31c>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d007      	beq.n	800470e <HAL_GPIO_Init+0x206>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	4a49      	ldr	r2, [pc, #292]	@ (8004828 <HAL_GPIO_Init+0x320>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d101      	bne.n	800470a <HAL_GPIO_Init+0x202>
 8004706:	2306      	movs	r3, #6
 8004708:	e00c      	b.n	8004724 <HAL_GPIO_Init+0x21c>
 800470a:	2307      	movs	r3, #7
 800470c:	e00a      	b.n	8004724 <HAL_GPIO_Init+0x21c>
 800470e:	2305      	movs	r3, #5
 8004710:	e008      	b.n	8004724 <HAL_GPIO_Init+0x21c>
 8004712:	2304      	movs	r3, #4
 8004714:	e006      	b.n	8004724 <HAL_GPIO_Init+0x21c>
 8004716:	2303      	movs	r3, #3
 8004718:	e004      	b.n	8004724 <HAL_GPIO_Init+0x21c>
 800471a:	2302      	movs	r3, #2
 800471c:	e002      	b.n	8004724 <HAL_GPIO_Init+0x21c>
 800471e:	2301      	movs	r3, #1
 8004720:	e000      	b.n	8004724 <HAL_GPIO_Init+0x21c>
 8004722:	2300      	movs	r3, #0
 8004724:	69fa      	ldr	r2, [r7, #28]
 8004726:	f002 0203 	and.w	r2, r2, #3
 800472a:	0092      	lsls	r2, r2, #2
 800472c:	4093      	lsls	r3, r2
 800472e:	69ba      	ldr	r2, [r7, #24]
 8004730:	4313      	orrs	r3, r2
 8004732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004734:	4935      	ldr	r1, [pc, #212]	@ (800480c <HAL_GPIO_Init+0x304>)
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	089b      	lsrs	r3, r3, #2
 800473a:	3302      	adds	r3, #2
 800473c:	69ba      	ldr	r2, [r7, #24]
 800473e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004742:	4b3a      	ldr	r3, [pc, #232]	@ (800482c <HAL_GPIO_Init+0x324>)
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	43db      	mvns	r3, r3
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4013      	ands	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d003      	beq.n	8004766 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800475e:	69ba      	ldr	r2, [r7, #24]
 8004760:	693b      	ldr	r3, [r7, #16]
 8004762:	4313      	orrs	r3, r2
 8004764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004766:	4a31      	ldr	r2, [pc, #196]	@ (800482c <HAL_GPIO_Init+0x324>)
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800476c:	4b2f      	ldr	r3, [pc, #188]	@ (800482c <HAL_GPIO_Init+0x324>)
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	43db      	mvns	r3, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4013      	ands	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d003      	beq.n	8004790 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4313      	orrs	r3, r2
 800478e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004790:	4a26      	ldr	r2, [pc, #152]	@ (800482c <HAL_GPIO_Init+0x324>)
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004796:	4b25      	ldr	r3, [pc, #148]	@ (800482c <HAL_GPIO_Init+0x324>)
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800479c:	693b      	ldr	r3, [r7, #16]
 800479e:	43db      	mvns	r3, r3
 80047a0:	69ba      	ldr	r2, [r7, #24]
 80047a2:	4013      	ands	r3, r2
 80047a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80047b2:	69ba      	ldr	r2, [r7, #24]
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	4313      	orrs	r3, r2
 80047b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80047ba:	4a1c      	ldr	r2, [pc, #112]	@ (800482c <HAL_GPIO_Init+0x324>)
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80047c0:	4b1a      	ldr	r3, [pc, #104]	@ (800482c <HAL_GPIO_Init+0x324>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	43db      	mvns	r3, r3
 80047ca:	69ba      	ldr	r2, [r7, #24]
 80047cc:	4013      	ands	r3, r2
 80047ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d003      	beq.n	80047e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80047e4:	4a11      	ldr	r2, [pc, #68]	@ (800482c <HAL_GPIO_Init+0x324>)
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	3301      	adds	r3, #1
 80047ee:	61fb      	str	r3, [r7, #28]
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	2b0f      	cmp	r3, #15
 80047f4:	f67f ae96 	bls.w	8004524 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80047f8:	bf00      	nop
 80047fa:	bf00      	nop
 80047fc:	3724      	adds	r7, #36	@ 0x24
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40023800 	.word	0x40023800
 800480c:	40013800 	.word	0x40013800
 8004810:	40020000 	.word	0x40020000
 8004814:	40020400 	.word	0x40020400
 8004818:	40020800 	.word	0x40020800
 800481c:	40020c00 	.word	0x40020c00
 8004820:	40021000 	.word	0x40021000
 8004824:	40021400 	.word	0x40021400
 8004828:	40021800 	.word	0x40021800
 800482c:	40013c00 	.word	0x40013c00

08004830 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
 8004838:	460b      	mov	r3, r1
 800483a:	807b      	strh	r3, [r7, #2]
 800483c:	4613      	mov	r3, r2
 800483e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004840:	787b      	ldrb	r3, [r7, #1]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004846:	887a      	ldrh	r2, [r7, #2]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800484c:	e003      	b.n	8004856 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800484e:	887b      	ldrh	r3, [r7, #2]
 8004850:	041a      	lsls	r2, r3, #16
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	619a      	str	r2, [r3, #24]
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
	...

08004864 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	4603      	mov	r3, r0
 800486c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800486e:	4b08      	ldr	r3, [pc, #32]	@ (8004890 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004870:	695a      	ldr	r2, [r3, #20]
 8004872:	88fb      	ldrh	r3, [r7, #6]
 8004874:	4013      	ands	r3, r2
 8004876:	2b00      	cmp	r3, #0
 8004878:	d006      	beq.n	8004888 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800487a:	4a05      	ldr	r2, [pc, #20]	@ (8004890 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800487c:	88fb      	ldrh	r3, [r7, #6]
 800487e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004880:	88fb      	ldrh	r3, [r7, #6]
 8004882:	4618      	mov	r0, r3
 8004884:	f000 f806 	bl	8004894 <HAL_GPIO_EXTI_Callback>
  }
}
 8004888:	bf00      	nop
 800488a:	3708      	adds	r7, #8
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40013c00 	.word	0x40013c00

08004894 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	4603      	mov	r3, r0
 800489c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800489e:	bf00      	nop
 80048a0:	370c      	adds	r7, #12
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
	...

080048ac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b084      	sub	sp, #16
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e12b      	b.n	8004b16 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d106      	bne.n	80048d8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	f7fe feec 	bl	80036b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2224      	movs	r2, #36	@ 0x24
 80048dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f022 0201 	bic.w	r2, r2, #1
 80048ee:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80048fe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800490e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004910:	f002 f8de 	bl	8006ad0 <HAL_RCC_GetPCLK1Freq>
 8004914:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	4a81      	ldr	r2, [pc, #516]	@ (8004b20 <HAL_I2C_Init+0x274>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d807      	bhi.n	8004930 <HAL_I2C_Init+0x84>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	4a80      	ldr	r2, [pc, #512]	@ (8004b24 <HAL_I2C_Init+0x278>)
 8004924:	4293      	cmp	r3, r2
 8004926:	bf94      	ite	ls
 8004928:	2301      	movls	r3, #1
 800492a:	2300      	movhi	r3, #0
 800492c:	b2db      	uxtb	r3, r3
 800492e:	e006      	b.n	800493e <HAL_I2C_Init+0x92>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	4a7d      	ldr	r2, [pc, #500]	@ (8004b28 <HAL_I2C_Init+0x27c>)
 8004934:	4293      	cmp	r3, r2
 8004936:	bf94      	ite	ls
 8004938:	2301      	movls	r3, #1
 800493a:	2300      	movhi	r3, #0
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	e0e7      	b.n	8004b16 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	4a78      	ldr	r2, [pc, #480]	@ (8004b2c <HAL_I2C_Init+0x280>)
 800494a:	fba2 2303 	umull	r2, r3, r2, r3
 800494e:	0c9b      	lsrs	r3, r3, #18
 8004950:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	430a      	orrs	r2, r1
 8004964:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	6a1b      	ldr	r3, [r3, #32]
 800496c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	4a6a      	ldr	r2, [pc, #424]	@ (8004b20 <HAL_I2C_Init+0x274>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d802      	bhi.n	8004980 <HAL_I2C_Init+0xd4>
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	3301      	adds	r3, #1
 800497e:	e009      	b.n	8004994 <HAL_I2C_Init+0xe8>
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004986:	fb02 f303 	mul.w	r3, r2, r3
 800498a:	4a69      	ldr	r2, [pc, #420]	@ (8004b30 <HAL_I2C_Init+0x284>)
 800498c:	fba2 2303 	umull	r2, r3, r2, r3
 8004990:	099b      	lsrs	r3, r3, #6
 8004992:	3301      	adds	r3, #1
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	6812      	ldr	r2, [r2, #0]
 8004998:	430b      	orrs	r3, r1
 800499a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	69db      	ldr	r3, [r3, #28]
 80049a2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80049a6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	495c      	ldr	r1, [pc, #368]	@ (8004b20 <HAL_I2C_Init+0x274>)
 80049b0:	428b      	cmp	r3, r1
 80049b2:	d819      	bhi.n	80049e8 <HAL_I2C_Init+0x13c>
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	1e59      	subs	r1, r3, #1
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	005b      	lsls	r3, r3, #1
 80049be:	fbb1 f3f3 	udiv	r3, r1, r3
 80049c2:	1c59      	adds	r1, r3, #1
 80049c4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80049c8:	400b      	ands	r3, r1
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_I2C_Init+0x138>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	1e59      	subs	r1, r3, #1
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	005b      	lsls	r3, r3, #1
 80049d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80049dc:	3301      	adds	r3, #1
 80049de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e2:	e051      	b.n	8004a88 <HAL_I2C_Init+0x1dc>
 80049e4:	2304      	movs	r3, #4
 80049e6:	e04f      	b.n	8004a88 <HAL_I2C_Init+0x1dc>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d111      	bne.n	8004a14 <HAL_I2C_Init+0x168>
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	1e58      	subs	r0, r3, #1
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6859      	ldr	r1, [r3, #4]
 80049f8:	460b      	mov	r3, r1
 80049fa:	005b      	lsls	r3, r3, #1
 80049fc:	440b      	add	r3, r1
 80049fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a02:	3301      	adds	r3, #1
 8004a04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	bf0c      	ite	eq
 8004a0c:	2301      	moveq	r3, #1
 8004a0e:	2300      	movne	r3, #0
 8004a10:	b2db      	uxtb	r3, r3
 8004a12:	e012      	b.n	8004a3a <HAL_I2C_Init+0x18e>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	1e58      	subs	r0, r3, #1
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6859      	ldr	r1, [r3, #4]
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	440b      	add	r3, r1
 8004a22:	0099      	lsls	r1, r3, #2
 8004a24:	440b      	add	r3, r1
 8004a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	bf0c      	ite	eq
 8004a34:	2301      	moveq	r3, #1
 8004a36:	2300      	movne	r3, #0
 8004a38:	b2db      	uxtb	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d001      	beq.n	8004a42 <HAL_I2C_Init+0x196>
 8004a3e:	2301      	movs	r3, #1
 8004a40:	e022      	b.n	8004a88 <HAL_I2C_Init+0x1dc>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10e      	bne.n	8004a68 <HAL_I2C_Init+0x1bc>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	1e58      	subs	r0, r3, #1
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6859      	ldr	r1, [r3, #4]
 8004a52:	460b      	mov	r3, r1
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	440b      	add	r3, r1
 8004a58:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a62:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a66:	e00f      	b.n	8004a88 <HAL_I2C_Init+0x1dc>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	1e58      	subs	r0, r3, #1
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6859      	ldr	r1, [r3, #4]
 8004a70:	460b      	mov	r3, r1
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	440b      	add	r3, r1
 8004a76:	0099      	lsls	r1, r3, #2
 8004a78:	440b      	add	r3, r1
 8004a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a7e:	3301      	adds	r3, #1
 8004a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a88:	6879      	ldr	r1, [r7, #4]
 8004a8a:	6809      	ldr	r1, [r1, #0]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	69da      	ldr	r2, [r3, #28]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a1b      	ldr	r3, [r3, #32]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	430a      	orrs	r2, r1
 8004aaa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004ab6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	6911      	ldr	r1, [r2, #16]
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	68d2      	ldr	r2, [r2, #12]
 8004ac2:	4311      	orrs	r1, r2
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	6812      	ldr	r2, [r2, #0]
 8004ac8:	430b      	orrs	r3, r1
 8004aca:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68db      	ldr	r3, [r3, #12]
 8004ad2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	695a      	ldr	r2, [r3, #20]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	431a      	orrs	r2, r3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 0201 	orr.w	r2, r2, #1
 8004af6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	000186a0 	.word	0x000186a0
 8004b24:	001e847f 	.word	0x001e847f
 8004b28:	003d08ff 	.word	0x003d08ff
 8004b2c:	431bde83 	.word	0x431bde83
 8004b30:	10624dd3 	.word	0x10624dd3

08004b34 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b088      	sub	sp, #32
 8004b38:	af02      	add	r7, sp, #8
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	607a      	str	r2, [r7, #4]
 8004b3e:	461a      	mov	r2, r3
 8004b40:	460b      	mov	r3, r1
 8004b42:	817b      	strh	r3, [r7, #10]
 8004b44:	4613      	mov	r3, r2
 8004b46:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004b48:	f7ff f8fc 	bl	8003d44 <HAL_GetTick>
 8004b4c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	f040 80e0 	bne.w	8004d1c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	9300      	str	r3, [sp, #0]
 8004b60:	2319      	movs	r3, #25
 8004b62:	2201      	movs	r2, #1
 8004b64:	4970      	ldr	r1, [pc, #448]	@ (8004d28 <HAL_I2C_Master_Transmit+0x1f4>)
 8004b66:	68f8      	ldr	r0, [r7, #12]
 8004b68:	f001 fa4a 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d001      	beq.n	8004b76 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004b72:	2302      	movs	r3, #2
 8004b74:	e0d3      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b7c:	2b01      	cmp	r3, #1
 8004b7e:	d101      	bne.n	8004b84 <HAL_I2C_Master_Transmit+0x50>
 8004b80:	2302      	movs	r3, #2
 8004b82:	e0cc      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x1ea>
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d007      	beq.n	8004baa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f042 0201 	orr.w	r2, r2, #1
 8004ba8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004bb8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2221      	movs	r2, #33	@ 0x21
 8004bbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2210      	movs	r2, #16
 8004bc6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	893a      	ldrh	r2, [r7, #8]
 8004bda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	4a50      	ldr	r2, [pc, #320]	@ (8004d2c <HAL_I2C_Master_Transmit+0x1f8>)
 8004bea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004bec:	8979      	ldrh	r1, [r7, #10]
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	6a3a      	ldr	r2, [r7, #32]
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f000 ff36 	bl	8005a64 <I2C_MasterRequestWrite>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e08d      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c02:	2300      	movs	r3, #0
 8004c04:	613b      	str	r3, [r7, #16]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	695b      	ldr	r3, [r3, #20]
 8004c0c:	613b      	str	r3, [r7, #16]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	613b      	str	r3, [r7, #16]
 8004c16:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004c18:	e066      	b.n	8004ce8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c1a:	697a      	ldr	r2, [r7, #20]
 8004c1c:	6a39      	ldr	r1, [r7, #32]
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f001 fb08 	bl	8006234 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c24:	4603      	mov	r3, r0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00d      	beq.n	8004c46 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	2b04      	cmp	r3, #4
 8004c30:	d107      	bne.n	8004c42 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c42:	2301      	movs	r3, #1
 8004c44:	e06b      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4a:	781a      	ldrb	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	f003 0304 	and.w	r3, r3, #4
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d11b      	bne.n	8004cbc <HAL_I2C_Master_Transmit+0x188>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d017      	beq.n	8004cbc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	781a      	ldrb	r2, [r3, #0]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9c:	1c5a      	adds	r2, r3, #1
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ca6:	b29b      	uxth	r3, r3
 8004ca8:	3b01      	subs	r3, #1
 8004caa:	b29a      	uxth	r2, r3
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	6a39      	ldr	r1, [r7, #32]
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f001 faff 	bl	80062c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00d      	beq.n	8004ce8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd0:	2b04      	cmp	r3, #4
 8004cd2:	d107      	bne.n	8004ce4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ce2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e01a      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d194      	bne.n	8004c1a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004cfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	2220      	movs	r2, #32
 8004d04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	e000      	b.n	8004d1e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004d1c:	2302      	movs	r3, #2
  }
}
 8004d1e:	4618      	mov	r0, r3
 8004d20:	3718      	adds	r7, #24
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}
 8004d26:	bf00      	nop
 8004d28:	00100002 	.word	0x00100002
 8004d2c:	ffff0000 	.word	0xffff0000

08004d30 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b08c      	sub	sp, #48	@ 0x30
 8004d34:	af02      	add	r7, sp, #8
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	607a      	str	r2, [r7, #4]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	817b      	strh	r3, [r7, #10]
 8004d40:	4613      	mov	r3, r2
 8004d42:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d44:	f7fe fffe 	bl	8003d44 <HAL_GetTick>
 8004d48:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	2b20      	cmp	r3, #32
 8004d54:	f040 8217 	bne.w	8005186 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5a:	9300      	str	r3, [sp, #0]
 8004d5c:	2319      	movs	r3, #25
 8004d5e:	2201      	movs	r2, #1
 8004d60:	497c      	ldr	r1, [pc, #496]	@ (8004f54 <HAL_I2C_Master_Receive+0x224>)
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f001 f94c 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004d6e:	2302      	movs	r3, #2
 8004d70:	e20a      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d78:	2b01      	cmp	r3, #1
 8004d7a:	d101      	bne.n	8004d80 <HAL_I2C_Master_Receive+0x50>
 8004d7c:	2302      	movs	r3, #2
 8004d7e:	e203      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d007      	beq.n	8004da6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f042 0201 	orr.w	r2, r2, #1
 8004da4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004db4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2222      	movs	r2, #34	@ 0x22
 8004dba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2210      	movs	r2, #16
 8004dc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	893a      	ldrh	r2, [r7, #8]
 8004dd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4a5c      	ldr	r2, [pc, #368]	@ (8004f58 <HAL_I2C_Master_Receive+0x228>)
 8004de6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004de8:	8979      	ldrh	r1, [r7, #10]
 8004dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dee:	68f8      	ldr	r0, [r7, #12]
 8004df0:	f000 feba 	bl	8005b68 <I2C_MasterRequestRead>
 8004df4:	4603      	mov	r3, r0
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d001      	beq.n	8004dfe <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e1c4      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d113      	bne.n	8004e2e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e06:	2300      	movs	r3, #0
 8004e08:	623b      	str	r3, [r7, #32]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	695b      	ldr	r3, [r3, #20]
 8004e10:	623b      	str	r3, [r7, #32]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	623b      	str	r3, [r7, #32]
 8004e1a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e2a:	601a      	str	r2, [r3, #0]
 8004e2c:	e198      	b.n	8005160 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d11b      	bne.n	8004e6e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e46:	2300      	movs	r3, #0
 8004e48:	61fb      	str	r3, [r7, #28]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	61fb      	str	r3, [r7, #28]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	699b      	ldr	r3, [r3, #24]
 8004e58:	61fb      	str	r3, [r7, #28]
 8004e5a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e6a:	601a      	str	r2, [r3, #0]
 8004e6c:	e178      	b.n	8005160 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d11b      	bne.n	8004eae <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e84:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e96:	2300      	movs	r3, #0
 8004e98:	61bb      	str	r3, [r7, #24]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	695b      	ldr	r3, [r3, #20]
 8004ea0:	61bb      	str	r3, [r7, #24]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	699b      	ldr	r3, [r3, #24]
 8004ea8:	61bb      	str	r3, [r7, #24]
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	e158      	b.n	8005160 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ebc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	617b      	str	r3, [r7, #20]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	695b      	ldr	r3, [r3, #20]
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	617b      	str	r3, [r7, #20]
 8004ed2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004ed4:	e144      	b.n	8005160 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eda:	2b03      	cmp	r3, #3
 8004edc:	f200 80f1 	bhi.w	80050c2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d123      	bne.n	8004f30 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ee8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004eea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f001 fa31 	bl	8006354 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e145      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	691a      	ldr	r2, [r3, #16]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f06:	b2d2      	uxtb	r2, r2
 8004f08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0e:	1c5a      	adds	r2, r3, #1
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	3b01      	subs	r3, #1
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f2e:	e117      	b.n	8005160 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d14e      	bne.n	8004fd6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f3e:	2200      	movs	r2, #0
 8004f40:	4906      	ldr	r1, [pc, #24]	@ (8004f5c <HAL_I2C_Master_Receive+0x22c>)
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f001 f85c 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d008      	beq.n	8004f60 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e11a      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
 8004f52:	bf00      	nop
 8004f54:	00100002 	.word	0x00100002
 8004f58:	ffff0000 	.word	0xffff0000
 8004f5c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691a      	ldr	r2, [r3, #16]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7a:	b2d2      	uxtb	r2, r2
 8004f7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	b29a      	uxth	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f98:	b29b      	uxth	r3, r3
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	b29a      	uxth	r2, r3
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	691a      	ldr	r2, [r3, #16]
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fac:	b2d2      	uxtb	r2, r2
 8004fae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb4:	1c5a      	adds	r2, r3, #1
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004fd4:	e0c4      	b.n	8005160 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd8:	9300      	str	r3, [sp, #0]
 8004fda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fdc:	2200      	movs	r2, #0
 8004fde:	496c      	ldr	r1, [pc, #432]	@ (8005190 <HAL_I2C_Master_Receive+0x460>)
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f001 f80d 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0cb      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ffe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	691a      	ldr	r2, [r3, #16]
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500a:	b2d2      	uxtb	r2, r2
 800500c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005012:	1c5a      	adds	r2, r3, #1
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005028:	b29b      	uxth	r3, r3
 800502a:	3b01      	subs	r3, #1
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005038:	2200      	movs	r2, #0
 800503a:	4955      	ldr	r1, [pc, #340]	@ (8005190 <HAL_I2C_Master_Receive+0x460>)
 800503c:	68f8      	ldr	r0, [r7, #12]
 800503e:	f000 ffdf 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d001      	beq.n	800504c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e09d      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800505a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691a      	ldr	r2, [r3, #16]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005066:	b2d2      	uxtb	r2, r2
 8005068:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506e:	1c5a      	adds	r2, r3, #1
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005078:	3b01      	subs	r3, #1
 800507a:	b29a      	uxth	r2, r3
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005084:	b29b      	uxth	r3, r3
 8005086:	3b01      	subs	r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005098:	b2d2      	uxtb	r2, r2
 800509a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a0:	1c5a      	adds	r2, r3, #1
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050aa:	3b01      	subs	r3, #1
 80050ac:	b29a      	uxth	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	3b01      	subs	r3, #1
 80050ba:	b29a      	uxth	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050c0:	e04e      	b.n	8005160 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80050c6:	68f8      	ldr	r0, [r7, #12]
 80050c8:	f001 f944 	bl	8006354 <I2C_WaitOnRXNEFlagUntilTimeout>
 80050cc:	4603      	mov	r3, r0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e058      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	691a      	ldr	r2, [r3, #16]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	f003 0304 	and.w	r3, r3, #4
 8005112:	2b04      	cmp	r3, #4
 8005114:	d124      	bne.n	8005160 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800511a:	2b03      	cmp	r3, #3
 800511c:	d107      	bne.n	800512e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800512c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005138:	b2d2      	uxtb	r2, r2
 800513a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005140:	1c5a      	adds	r2, r3, #1
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800514a:	3b01      	subs	r3, #1
 800514c:	b29a      	uxth	r2, r3
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005156:	b29b      	uxth	r3, r3
 8005158:	3b01      	subs	r3, #1
 800515a:	b29a      	uxth	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005164:	2b00      	cmp	r3, #0
 8005166:	f47f aeb6 	bne.w	8004ed6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2220      	movs	r2, #32
 800516e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005182:	2300      	movs	r3, #0
 8005184:	e000      	b.n	8005188 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005186:	2302      	movs	r3, #2
  }
}
 8005188:	4618      	mov	r0, r3
 800518a:	3728      	adds	r7, #40	@ 0x28
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	00010004 	.word	0x00010004

08005194 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b088      	sub	sp, #32
 8005198:	af02      	add	r7, sp, #8
 800519a:	60f8      	str	r0, [r7, #12]
 800519c:	4608      	mov	r0, r1
 800519e:	4611      	mov	r1, r2
 80051a0:	461a      	mov	r2, r3
 80051a2:	4603      	mov	r3, r0
 80051a4:	817b      	strh	r3, [r7, #10]
 80051a6:	460b      	mov	r3, r1
 80051a8:	813b      	strh	r3, [r7, #8]
 80051aa:	4613      	mov	r3, r2
 80051ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80051ae:	f7fe fdc9 	bl	8003d44 <HAL_GetTick>
 80051b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b20      	cmp	r3, #32
 80051be:	f040 80d9 	bne.w	8005374 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	2319      	movs	r3, #25
 80051c8:	2201      	movs	r2, #1
 80051ca:	496d      	ldr	r1, [pc, #436]	@ (8005380 <HAL_I2C_Mem_Write+0x1ec>)
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f000 ff17 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d001      	beq.n	80051dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80051d8:	2302      	movs	r3, #2
 80051da:	e0cc      	b.n	8005376 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d101      	bne.n	80051ea <HAL_I2C_Mem_Write+0x56>
 80051e6:	2302      	movs	r3, #2
 80051e8:	e0c5      	b.n	8005376 <HAL_I2C_Mem_Write+0x1e2>
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d007      	beq.n	8005210 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	681a      	ldr	r2, [r3, #0]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f042 0201 	orr.w	r2, r2, #1
 800520e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800521e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2221      	movs	r2, #33	@ 0x21
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2240      	movs	r2, #64	@ 0x40
 800522c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a3a      	ldr	r2, [r7, #32]
 800523a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005240:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	4a4d      	ldr	r2, [pc, #308]	@ (8005384 <HAL_I2C_Mem_Write+0x1f0>)
 8005250:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005252:	88f8      	ldrh	r0, [r7, #6]
 8005254:	893a      	ldrh	r2, [r7, #8]
 8005256:	8979      	ldrh	r1, [r7, #10]
 8005258:	697b      	ldr	r3, [r7, #20]
 800525a:	9301      	str	r3, [sp, #4]
 800525c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525e:	9300      	str	r3, [sp, #0]
 8005260:	4603      	mov	r3, r0
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 fd4e 	bl	8005d04 <I2C_RequestMemoryWrite>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d052      	beq.n	8005314 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e081      	b.n	8005376 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 ffdc 	bl	8006234 <I2C_WaitOnTXEFlagUntilTimeout>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00d      	beq.n	800529e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	2b04      	cmp	r3, #4
 8005288:	d107      	bne.n	800529a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005298:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e06b      	b.n	8005376 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	781a      	ldrb	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052b8:	3b01      	subs	r3, #1
 80052ba:	b29a      	uxth	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c4:	b29b      	uxth	r3, r3
 80052c6:	3b01      	subs	r3, #1
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	f003 0304 	and.w	r3, r3, #4
 80052d8:	2b04      	cmp	r3, #4
 80052da:	d11b      	bne.n	8005314 <HAL_I2C_Mem_Write+0x180>
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d017      	beq.n	8005314 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052e8:	781a      	ldrb	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052f4:	1c5a      	adds	r2, r3, #1
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052fe:	3b01      	subs	r3, #1
 8005300:	b29a      	uxth	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800530a:	b29b      	uxth	r3, r3
 800530c:	3b01      	subs	r3, #1
 800530e:	b29a      	uxth	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005318:	2b00      	cmp	r3, #0
 800531a:	d1aa      	bne.n	8005272 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800531c:	697a      	ldr	r2, [r7, #20]
 800531e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 ffcf 	bl	80062c4 <I2C_WaitOnBTFFlagUntilTimeout>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00d      	beq.n	8005348 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005330:	2b04      	cmp	r3, #4
 8005332:	d107      	bne.n	8005344 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005342:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e016      	b.n	8005376 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005356:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005370:	2300      	movs	r3, #0
 8005372:	e000      	b.n	8005376 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005374:	2302      	movs	r3, #2
  }
}
 8005376:	4618      	mov	r0, r3
 8005378:	3718      	adds	r7, #24
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	00100002 	.word	0x00100002
 8005384:	ffff0000 	.word	0xffff0000

08005388 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08c      	sub	sp, #48	@ 0x30
 800538c:	af02      	add	r7, sp, #8
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	4608      	mov	r0, r1
 8005392:	4611      	mov	r1, r2
 8005394:	461a      	mov	r2, r3
 8005396:	4603      	mov	r3, r0
 8005398:	817b      	strh	r3, [r7, #10]
 800539a:	460b      	mov	r3, r1
 800539c:	813b      	strh	r3, [r7, #8]
 800539e:	4613      	mov	r3, r2
 80053a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80053a2:	f7fe fccf 	bl	8003d44 <HAL_GetTick>
 80053a6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053ae:	b2db      	uxtb	r3, r3
 80053b0:	2b20      	cmp	r3, #32
 80053b2:	f040 8214 	bne.w	80057de <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	2319      	movs	r3, #25
 80053bc:	2201      	movs	r2, #1
 80053be:	497b      	ldr	r1, [pc, #492]	@ (80055ac <HAL_I2C_Mem_Read+0x224>)
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 fe1d 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80053cc:	2302      	movs	r3, #2
 80053ce:	e207      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d101      	bne.n	80053de <HAL_I2C_Mem_Read+0x56>
 80053da:	2302      	movs	r3, #2
 80053dc:	e200      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0301 	and.w	r3, r3, #1
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d007      	beq.n	8005404 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f042 0201 	orr.w	r2, r2, #1
 8005402:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005412:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2222      	movs	r2, #34	@ 0x22
 8005418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2240      	movs	r2, #64	@ 0x40
 8005420:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800542e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005434:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800543a:	b29a      	uxth	r2, r3
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4a5b      	ldr	r2, [pc, #364]	@ (80055b0 <HAL_I2C_Mem_Read+0x228>)
 8005444:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005446:	88f8      	ldrh	r0, [r7, #6]
 8005448:	893a      	ldrh	r2, [r7, #8]
 800544a:	8979      	ldrh	r1, [r7, #10]
 800544c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800544e:	9301      	str	r3, [sp, #4]
 8005450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005452:	9300      	str	r3, [sp, #0]
 8005454:	4603      	mov	r3, r0
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 fcea 	bl	8005e30 <I2C_RequestMemoryRead>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e1bc      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800546a:	2b00      	cmp	r3, #0
 800546c:	d113      	bne.n	8005496 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800546e:	2300      	movs	r3, #0
 8005470:	623b      	str	r3, [r7, #32]
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	623b      	str	r3, [r7, #32]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	699b      	ldr	r3, [r3, #24]
 8005480:	623b      	str	r3, [r7, #32]
 8005482:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005492:	601a      	str	r2, [r3, #0]
 8005494:	e190      	b.n	80057b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800549a:	2b01      	cmp	r3, #1
 800549c:	d11b      	bne.n	80054d6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054ae:	2300      	movs	r3, #0
 80054b0:	61fb      	str	r3, [r7, #28]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	695b      	ldr	r3, [r3, #20]
 80054b8:	61fb      	str	r3, [r7, #28]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	61fb      	str	r3, [r7, #28]
 80054c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054d2:	601a      	str	r2, [r3, #0]
 80054d4:	e170      	b.n	80057b8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d11b      	bne.n	8005516 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054fe:	2300      	movs	r3, #0
 8005500:	61bb      	str	r3, [r7, #24]
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	695b      	ldr	r3, [r3, #20]
 8005508:	61bb      	str	r3, [r7, #24]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	699b      	ldr	r3, [r3, #24]
 8005510:	61bb      	str	r3, [r7, #24]
 8005512:	69bb      	ldr	r3, [r7, #24]
 8005514:	e150      	b.n	80057b8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005516:	2300      	movs	r3, #0
 8005518:	617b      	str	r3, [r7, #20]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	617b      	str	r3, [r7, #20]
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	699b      	ldr	r3, [r3, #24]
 8005528:	617b      	str	r3, [r7, #20]
 800552a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800552c:	e144      	b.n	80057b8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005532:	2b03      	cmp	r3, #3
 8005534:	f200 80f1 	bhi.w	800571a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800553c:	2b01      	cmp	r3, #1
 800553e:	d123      	bne.n	8005588 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005542:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005544:	68f8      	ldr	r0, [r7, #12]
 8005546:	f000 ff05 	bl	8006354 <I2C_WaitOnRXNEFlagUntilTimeout>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005550:	2301      	movs	r3, #1
 8005552:	e145      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	691a      	ldr	r2, [r3, #16]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800555e:	b2d2      	uxtb	r2, r2
 8005560:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005566:	1c5a      	adds	r2, r3, #1
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005570:	3b01      	subs	r3, #1
 8005572:	b29a      	uxth	r2, r3
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800557c:	b29b      	uxth	r3, r3
 800557e:	3b01      	subs	r3, #1
 8005580:	b29a      	uxth	r2, r3
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005586:	e117      	b.n	80057b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800558c:	2b02      	cmp	r3, #2
 800558e:	d14e      	bne.n	800562e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	9300      	str	r3, [sp, #0]
 8005594:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005596:	2200      	movs	r2, #0
 8005598:	4906      	ldr	r1, [pc, #24]	@ (80055b4 <HAL_I2C_Mem_Read+0x22c>)
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 fd30 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d008      	beq.n	80055b8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e11a      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
 80055aa:	bf00      	nop
 80055ac:	00100002 	.word	0x00100002
 80055b0:	ffff0000 	.word	0xffff0000
 80055b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	691a      	ldr	r2, [r3, #16]
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d2:	b2d2      	uxtb	r2, r2
 80055d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	3b01      	subs	r3, #1
 80055f4:	b29a      	uxth	r2, r3
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	691a      	ldr	r2, [r3, #16]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005604:	b2d2      	uxtb	r2, r2
 8005606:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800560c:	1c5a      	adds	r2, r3, #1
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005616:	3b01      	subs	r3, #1
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005622:	b29b      	uxth	r3, r3
 8005624:	3b01      	subs	r3, #1
 8005626:	b29a      	uxth	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800562c:	e0c4      	b.n	80057b8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800562e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005630:	9300      	str	r3, [sp, #0]
 8005632:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005634:	2200      	movs	r2, #0
 8005636:	496c      	ldr	r1, [pc, #432]	@ (80057e8 <HAL_I2C_Mem_Read+0x460>)
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f000 fce1 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d001      	beq.n	8005648 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e0cb      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005656:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	691a      	ldr	r2, [r3, #16]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005662:	b2d2      	uxtb	r2, r2
 8005664:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566a:	1c5a      	adds	r2, r3, #1
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005674:	3b01      	subs	r3, #1
 8005676:	b29a      	uxth	r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005680:	b29b      	uxth	r3, r3
 8005682:	3b01      	subs	r3, #1
 8005684:	b29a      	uxth	r2, r3
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800568a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800568c:	9300      	str	r3, [sp, #0]
 800568e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005690:	2200      	movs	r2, #0
 8005692:	4955      	ldr	r1, [pc, #340]	@ (80057e8 <HAL_I2C_Mem_Read+0x460>)
 8005694:	68f8      	ldr	r0, [r7, #12]
 8005696:	f000 fcb3 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 800569a:	4603      	mov	r3, r0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d001      	beq.n	80056a4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e09d      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80056b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	691a      	ldr	r2, [r3, #16]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056be:	b2d2      	uxtb	r2, r2
 80056c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056c6:	1c5a      	adds	r2, r3, #1
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056d0:	3b01      	subs	r3, #1
 80056d2:	b29a      	uxth	r2, r3
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056dc:	b29b      	uxth	r3, r3
 80056de:	3b01      	subs	r3, #1
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	691a      	ldr	r2, [r3, #16]
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f0:	b2d2      	uxtb	r2, r2
 80056f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056f8:	1c5a      	adds	r2, r3, #1
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005702:	3b01      	subs	r3, #1
 8005704:	b29a      	uxth	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800570e:	b29b      	uxth	r3, r3
 8005710:	3b01      	subs	r3, #1
 8005712:	b29a      	uxth	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005718:	e04e      	b.n	80057b8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800571a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800571e:	68f8      	ldr	r0, [r7, #12]
 8005720:	f000 fe18 	bl	8006354 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005724:	4603      	mov	r3, r0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d001      	beq.n	800572e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e058      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	691a      	ldr	r2, [r3, #16]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005738:	b2d2      	uxtb	r2, r2
 800573a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005740:	1c5a      	adds	r2, r3, #1
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800574a:	3b01      	subs	r3, #1
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005756:	b29b      	uxth	r3, r3
 8005758:	3b01      	subs	r3, #1
 800575a:	b29a      	uxth	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	f003 0304 	and.w	r3, r3, #4
 800576a:	2b04      	cmp	r3, #4
 800576c:	d124      	bne.n	80057b8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005772:	2b03      	cmp	r3, #3
 8005774:	d107      	bne.n	8005786 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005784:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	691a      	ldr	r2, [r3, #16]
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005790:	b2d2      	uxtb	r2, r2
 8005792:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005798:	1c5a      	adds	r2, r3, #1
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057a2:	3b01      	subs	r3, #1
 80057a4:	b29a      	uxth	r2, r3
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	3b01      	subs	r3, #1
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057bc:	2b00      	cmp	r3, #0
 80057be:	f47f aeb6 	bne.w	800552e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	2220      	movs	r2, #32
 80057c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80057da:	2300      	movs	r3, #0
 80057dc:	e000      	b.n	80057e0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80057de:	2302      	movs	r3, #2
  }
}
 80057e0:	4618      	mov	r0, r3
 80057e2:	3728      	adds	r7, #40	@ 0x28
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	00010004 	.word	0x00010004

080057ec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b08a      	sub	sp, #40	@ 0x28
 80057f0:	af02      	add	r7, sp, #8
 80057f2:	60f8      	str	r0, [r7, #12]
 80057f4:	607a      	str	r2, [r7, #4]
 80057f6:	603b      	str	r3, [r7, #0]
 80057f8:	460b      	mov	r3, r1
 80057fa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80057fc:	f7fe faa2 	bl	8003d44 <HAL_GetTick>
 8005800:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800580c:	b2db      	uxtb	r3, r3
 800580e:	2b20      	cmp	r3, #32
 8005810:	f040 8111 	bne.w	8005a36 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	2319      	movs	r3, #25
 800581a:	2201      	movs	r2, #1
 800581c:	4988      	ldr	r1, [pc, #544]	@ (8005a40 <HAL_I2C_IsDeviceReady+0x254>)
 800581e:	68f8      	ldr	r0, [r7, #12]
 8005820:	f000 fbee 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800582a:	2302      	movs	r3, #2
 800582c:	e104      	b.n	8005a38 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005834:	2b01      	cmp	r3, #1
 8005836:	d101      	bne.n	800583c <HAL_I2C_IsDeviceReady+0x50>
 8005838:	2302      	movs	r3, #2
 800583a:	e0fd      	b.n	8005a38 <HAL_I2C_IsDeviceReady+0x24c>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2201      	movs	r2, #1
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0301 	and.w	r3, r3, #1
 800584e:	2b01      	cmp	r3, #1
 8005850:	d007      	beq.n	8005862 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f042 0201 	orr.w	r2, r2, #1
 8005860:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005870:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2224      	movs	r2, #36	@ 0x24
 8005876:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4a70      	ldr	r2, [pc, #448]	@ (8005a44 <HAL_I2C_IsDeviceReady+0x258>)
 8005884:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005894:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	2200      	movs	r2, #0
 800589e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80058a2:	68f8      	ldr	r0, [r7, #12]
 80058a4:	f000 fbac 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d00d      	beq.n	80058ca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058bc:	d103      	bne.n	80058c6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058c4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80058c6:	2303      	movs	r3, #3
 80058c8:	e0b6      	b.n	8005a38 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80058ca:	897b      	ldrh	r3, [r7, #10]
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	461a      	mov	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80058d8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80058da:	f7fe fa33 	bl	8003d44 <HAL_GetTick>
 80058de:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	f003 0302 	and.w	r3, r3, #2
 80058ea:	2b02      	cmp	r3, #2
 80058ec:	bf0c      	ite	eq
 80058ee:	2301      	moveq	r3, #1
 80058f0:	2300      	movne	r3, #0
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	695b      	ldr	r3, [r3, #20]
 80058fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005900:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005904:	bf0c      	ite	eq
 8005906:	2301      	moveq	r3, #1
 8005908:	2300      	movne	r3, #0
 800590a:	b2db      	uxtb	r3, r3
 800590c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800590e:	e025      	b.n	800595c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005910:	f7fe fa18 	bl	8003d44 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	69fb      	ldr	r3, [r7, #28]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	429a      	cmp	r2, r3
 800591e:	d302      	bcc.n	8005926 <HAL_I2C_IsDeviceReady+0x13a>
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d103      	bne.n	800592e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	22a0      	movs	r2, #160	@ 0xa0
 800592a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	2b02      	cmp	r3, #2
 800593a:	bf0c      	ite	eq
 800593c:	2301      	moveq	r3, #1
 800593e:	2300      	movne	r3, #0
 8005940:	b2db      	uxtb	r3, r3
 8005942:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800594e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005952:	bf0c      	ite	eq
 8005954:	2301      	moveq	r3, #1
 8005956:	2300      	movne	r3, #0
 8005958:	b2db      	uxtb	r3, r3
 800595a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2ba0      	cmp	r3, #160	@ 0xa0
 8005966:	d005      	beq.n	8005974 <HAL_I2C_IsDeviceReady+0x188>
 8005968:	7dfb      	ldrb	r3, [r7, #23]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d102      	bne.n	8005974 <HAL_I2C_IsDeviceReady+0x188>
 800596e:	7dbb      	ldrb	r3, [r7, #22]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d0cd      	beq.n	8005910 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2220      	movs	r2, #32
 8005978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	f003 0302 	and.w	r3, r3, #2
 8005986:	2b02      	cmp	r3, #2
 8005988:	d129      	bne.n	80059de <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005998:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800599a:	2300      	movs	r3, #0
 800599c:	613b      	str	r3, [r7, #16]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	695b      	ldr	r3, [r3, #20]
 80059a4:	613b      	str	r3, [r7, #16]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	699b      	ldr	r3, [r3, #24]
 80059ac:	613b      	str	r3, [r7, #16]
 80059ae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059b0:	69fb      	ldr	r3, [r7, #28]
 80059b2:	9300      	str	r3, [sp, #0]
 80059b4:	2319      	movs	r3, #25
 80059b6:	2201      	movs	r2, #1
 80059b8:	4921      	ldr	r1, [pc, #132]	@ (8005a40 <HAL_I2C_IsDeviceReady+0x254>)
 80059ba:	68f8      	ldr	r0, [r7, #12]
 80059bc:	f000 fb20 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e036      	b.n	8005a38 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2220      	movs	r2, #32
 80059ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80059da:	2300      	movs	r3, #0
 80059dc:	e02c      	b.n	8005a38 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059ec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80059f6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	9300      	str	r3, [sp, #0]
 80059fc:	2319      	movs	r3, #25
 80059fe:	2201      	movs	r2, #1
 8005a00:	490f      	ldr	r1, [pc, #60]	@ (8005a40 <HAL_I2C_IsDeviceReady+0x254>)
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f000 fafc 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d001      	beq.n	8005a12 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005a0e:	2301      	movs	r3, #1
 8005a10:	e012      	b.n	8005a38 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	3301      	adds	r3, #1
 8005a16:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005a18:	69ba      	ldr	r2, [r7, #24]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	f4ff af32 	bcc.w	8005886 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2220      	movs	r2, #32
 8005a26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e000      	b.n	8005a38 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005a36:	2302      	movs	r3, #2
  }
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3720      	adds	r7, #32
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	00100002 	.word	0x00100002
 8005a44:	ffff0000 	.word	0xffff0000

08005a48 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b083      	sub	sp, #12
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a56:	b2db      	uxtb	r3, r3
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr

08005a64 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b088      	sub	sp, #32
 8005a68:	af02      	add	r7, sp, #8
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	607a      	str	r2, [r7, #4]
 8005a6e:	603b      	str	r3, [r7, #0]
 8005a70:	460b      	mov	r3, r1
 8005a72:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a78:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	d006      	beq.n	8005a8e <I2C_MasterRequestWrite+0x2a>
 8005a80:	697b      	ldr	r3, [r7, #20]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d003      	beq.n	8005a8e <I2C_MasterRequestWrite+0x2a>
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005a8c:	d108      	bne.n	8005aa0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a9c:	601a      	str	r2, [r3, #0]
 8005a9e:	e00b      	b.n	8005ab8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa4:	2b12      	cmp	r3, #18
 8005aa6:	d107      	bne.n	8005ab8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005ab6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 fa9b 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005aca:	4603      	mov	r3, r0
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d00d      	beq.n	8005aec <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ada:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ade:	d103      	bne.n	8005ae8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ae6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ae8:	2303      	movs	r3, #3
 8005aea:	e035      	b.n	8005b58 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	691b      	ldr	r3, [r3, #16]
 8005af0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005af4:	d108      	bne.n	8005b08 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005af6:	897b      	ldrh	r3, [r7, #10]
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	461a      	mov	r2, r3
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005b04:	611a      	str	r2, [r3, #16]
 8005b06:	e01b      	b.n	8005b40 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005b08:	897b      	ldrh	r3, [r7, #10]
 8005b0a:	11db      	asrs	r3, r3, #7
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	f003 0306 	and.w	r3, r3, #6
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	f063 030f 	orn	r3, r3, #15
 8005b18:	b2da      	uxtb	r2, r3
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	687a      	ldr	r2, [r7, #4]
 8005b24:	490e      	ldr	r1, [pc, #56]	@ (8005b60 <I2C_MasterRequestWrite+0xfc>)
 8005b26:	68f8      	ldr	r0, [r7, #12]
 8005b28:	f000 fae4 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b2c:	4603      	mov	r3, r0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d001      	beq.n	8005b36 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e010      	b.n	8005b58 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005b36:	897b      	ldrh	r3, [r7, #10]
 8005b38:	b2da      	uxtb	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	4907      	ldr	r1, [pc, #28]	@ (8005b64 <I2C_MasterRequestWrite+0x100>)
 8005b46:	68f8      	ldr	r0, [r7, #12]
 8005b48:	f000 fad4 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d001      	beq.n	8005b56 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e000      	b.n	8005b58 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005b56:	2300      	movs	r3, #0
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3718      	adds	r7, #24
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	00010008 	.word	0x00010008
 8005b64:	00010002 	.word	0x00010002

08005b68 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b088      	sub	sp, #32
 8005b6c:	af02      	add	r7, sp, #8
 8005b6e:	60f8      	str	r0, [r7, #12]
 8005b70:	607a      	str	r2, [r7, #4]
 8005b72:	603b      	str	r3, [r7, #0]
 8005b74:	460b      	mov	r3, r1
 8005b76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b7c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005b8c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	2b08      	cmp	r3, #8
 8005b92:	d006      	beq.n	8005ba2 <I2C_MasterRequestRead+0x3a>
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d003      	beq.n	8005ba2 <I2C_MasterRequestRead+0x3a>
 8005b9a:	697b      	ldr	r3, [r7, #20]
 8005b9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005ba0:	d108      	bne.n	8005bb4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681a      	ldr	r2, [r3, #0]
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bb0:	601a      	str	r2, [r3, #0]
 8005bb2:	e00b      	b.n	8005bcc <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005bb8:	2b11      	cmp	r3, #17
 8005bba:	d107      	bne.n	8005bcc <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005bca:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	9300      	str	r3, [sp, #0]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005bd8:	68f8      	ldr	r0, [r7, #12]
 8005bda:	f000 fa11 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005bde:	4603      	mov	r3, r0
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d00d      	beq.n	8005c00 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bf2:	d103      	bne.n	8005bfc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bfa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	e079      	b.n	8005cf4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	691b      	ldr	r3, [r3, #16]
 8005c04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c08:	d108      	bne.n	8005c1c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005c0a:	897b      	ldrh	r3, [r7, #10]
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	f043 0301 	orr.w	r3, r3, #1
 8005c12:	b2da      	uxtb	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	611a      	str	r2, [r3, #16]
 8005c1a:	e05f      	b.n	8005cdc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005c1c:	897b      	ldrh	r3, [r7, #10]
 8005c1e:	11db      	asrs	r3, r3, #7
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	f003 0306 	and.w	r3, r3, #6
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	f063 030f 	orn	r3, r3, #15
 8005c2c:	b2da      	uxtb	r2, r3
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	4930      	ldr	r1, [pc, #192]	@ (8005cfc <I2C_MasterRequestRead+0x194>)
 8005c3a:	68f8      	ldr	r0, [r7, #12]
 8005c3c:	f000 fa5a 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d001      	beq.n	8005c4a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	e054      	b.n	8005cf4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005c4a:	897b      	ldrh	r3, [r7, #10]
 8005c4c:	b2da      	uxtb	r2, r3
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	4929      	ldr	r1, [pc, #164]	@ (8005d00 <I2C_MasterRequestRead+0x198>)
 8005c5a:	68f8      	ldr	r0, [r7, #12]
 8005c5c:	f000 fa4a 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d001      	beq.n	8005c6a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005c66:	2301      	movs	r3, #1
 8005c68:	e044      	b.n	8005cf4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	613b      	str	r3, [r7, #16]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	613b      	str	r3, [r7, #16]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	613b      	str	r3, [r7, #16]
 8005c7e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c8e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005c9c:	68f8      	ldr	r0, [r7, #12]
 8005c9e:	f000 f9af 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00d      	beq.n	8005cc4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005cb6:	d103      	bne.n	8005cc0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005cbe:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e017      	b.n	8005cf4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005cc4:	897b      	ldrh	r3, [r7, #10]
 8005cc6:	11db      	asrs	r3, r3, #7
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	f003 0306 	and.w	r3, r3, #6
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	f063 030e 	orn	r3, r3, #14
 8005cd4:	b2da      	uxtb	r2, r3
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	4907      	ldr	r1, [pc, #28]	@ (8005d00 <I2C_MasterRequestRead+0x198>)
 8005ce2:	68f8      	ldr	r0, [r7, #12]
 8005ce4:	f000 fa06 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d001      	beq.n	8005cf2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e000      	b.n	8005cf4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3718      	adds	r7, #24
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	bd80      	pop	{r7, pc}
 8005cfc:	00010008 	.word	0x00010008
 8005d00:	00010002 	.word	0x00010002

08005d04 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b088      	sub	sp, #32
 8005d08:	af02      	add	r7, sp, #8
 8005d0a:	60f8      	str	r0, [r7, #12]
 8005d0c:	4608      	mov	r0, r1
 8005d0e:	4611      	mov	r1, r2
 8005d10:	461a      	mov	r2, r3
 8005d12:	4603      	mov	r3, r0
 8005d14:	817b      	strh	r3, [r7, #10]
 8005d16:	460b      	mov	r3, r1
 8005d18:	813b      	strh	r3, [r7, #8]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d30:	9300      	str	r3, [sp, #0]
 8005d32:	6a3b      	ldr	r3, [r7, #32]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	f000 f960 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00d      	beq.n	8005d62 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d54:	d103      	bne.n	8005d5e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005d5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e05f      	b.n	8005e22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005d62:	897b      	ldrh	r3, [r7, #10]
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	461a      	mov	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005d70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	6a3a      	ldr	r2, [r7, #32]
 8005d76:	492d      	ldr	r1, [pc, #180]	@ (8005e2c <I2C_RequestMemoryWrite+0x128>)
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	f000 f9bb 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d001      	beq.n	8005d88 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	e04c      	b.n	8005e22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d88:	2300      	movs	r3, #0
 8005d8a:	617b      	str	r3, [r7, #20]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	695b      	ldr	r3, [r3, #20]
 8005d92:	617b      	str	r3, [r7, #20]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	699b      	ldr	r3, [r3, #24]
 8005d9a:	617b      	str	r3, [r7, #20]
 8005d9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da0:	6a39      	ldr	r1, [r7, #32]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 fa46 	bl	8006234 <I2C_WaitOnTXEFlagUntilTimeout>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00d      	beq.n	8005dca <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d107      	bne.n	8005dc6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005dc4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e02b      	b.n	8005e22 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005dca:	88fb      	ldrh	r3, [r7, #6]
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d105      	bne.n	8005ddc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005dd0:	893b      	ldrh	r3, [r7, #8]
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	611a      	str	r2, [r3, #16]
 8005dda:	e021      	b.n	8005e20 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005ddc:	893b      	ldrh	r3, [r7, #8]
 8005dde:	0a1b      	lsrs	r3, r3, #8
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dec:	6a39      	ldr	r1, [r7, #32]
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	f000 fa20 	bl	8006234 <I2C_WaitOnTXEFlagUntilTimeout>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00d      	beq.n	8005e16 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfe:	2b04      	cmp	r3, #4
 8005e00:	d107      	bne.n	8005e12 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	681a      	ldr	r2, [r3, #0]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e005      	b.n	8005e22 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e16:	893b      	ldrh	r3, [r7, #8]
 8005e18:	b2da      	uxtb	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3718      	adds	r7, #24
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	00010002 	.word	0x00010002

08005e30 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b088      	sub	sp, #32
 8005e34:	af02      	add	r7, sp, #8
 8005e36:	60f8      	str	r0, [r7, #12]
 8005e38:	4608      	mov	r0, r1
 8005e3a:	4611      	mov	r1, r2
 8005e3c:	461a      	mov	r2, r3
 8005e3e:	4603      	mov	r3, r0
 8005e40:	817b      	strh	r3, [r7, #10]
 8005e42:	460b      	mov	r3, r1
 8005e44:	813b      	strh	r3, [r7, #8]
 8005e46:	4613      	mov	r3, r2
 8005e48:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e58:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e6c:	9300      	str	r3, [sp, #0]
 8005e6e:	6a3b      	ldr	r3, [r7, #32]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e76:	68f8      	ldr	r0, [r7, #12]
 8005e78:	f000 f8c2 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00d      	beq.n	8005e9e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e90:	d103      	bne.n	8005e9a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005e98:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e0aa      	b.n	8005ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005e9e:	897b      	ldrh	r3, [r7, #10]
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005eac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb0:	6a3a      	ldr	r2, [r7, #32]
 8005eb2:	4952      	ldr	r1, [pc, #328]	@ (8005ffc <I2C_RequestMemoryRead+0x1cc>)
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f000 f91d 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e097      	b.n	8005ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	617b      	str	r3, [r7, #20]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	617b      	str	r3, [r7, #20]
 8005ed8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005edc:	6a39      	ldr	r1, [r7, #32]
 8005ede:	68f8      	ldr	r0, [r7, #12]
 8005ee0:	f000 f9a8 	bl	8006234 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d00d      	beq.n	8005f06 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d107      	bne.n	8005f02 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e076      	b.n	8005ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f06:	88fb      	ldrh	r3, [r7, #6]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d105      	bne.n	8005f18 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f0c:	893b      	ldrh	r3, [r7, #8]
 8005f0e:	b2da      	uxtb	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	611a      	str	r2, [r3, #16]
 8005f16:	e021      	b.n	8005f5c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f18:	893b      	ldrh	r3, [r7, #8]
 8005f1a:	0a1b      	lsrs	r3, r3, #8
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	b2da      	uxtb	r2, r3
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f28:	6a39      	ldr	r1, [r7, #32]
 8005f2a:	68f8      	ldr	r0, [r7, #12]
 8005f2c:	f000 f982 	bl	8006234 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00d      	beq.n	8005f52 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f3a:	2b04      	cmp	r3, #4
 8005f3c:	d107      	bne.n	8005f4e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e050      	b.n	8005ff4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f52:	893b      	ldrh	r3, [r7, #8]
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f5e:	6a39      	ldr	r1, [r7, #32]
 8005f60:	68f8      	ldr	r0, [r7, #12]
 8005f62:	f000 f967 	bl	8006234 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f66:	4603      	mov	r3, r0
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00d      	beq.n	8005f88 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f70:	2b04      	cmp	r3, #4
 8005f72:	d107      	bne.n	8005f84 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f82:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e035      	b.n	8005ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f96:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 f82b 	bl	8006000 <I2C_WaitOnFlagUntilTimeout>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00d      	beq.n	8005fcc <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fbe:	d103      	bne.n	8005fc8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fc6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005fc8:	2303      	movs	r3, #3
 8005fca:	e013      	b.n	8005ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005fcc:	897b      	ldrh	r3, [r7, #10]
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	f043 0301 	orr.w	r3, r3, #1
 8005fd4:	b2da      	uxtb	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fde:	6a3a      	ldr	r2, [r7, #32]
 8005fe0:	4906      	ldr	r1, [pc, #24]	@ (8005ffc <I2C_RequestMemoryRead+0x1cc>)
 8005fe2:	68f8      	ldr	r0, [r7, #12]
 8005fe4:	f000 f886 	bl	80060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e000      	b.n	8005ff4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3718      	adds	r7, #24
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	00010002 	.word	0x00010002

08006000 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	603b      	str	r3, [r7, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006010:	e048      	b.n	80060a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006018:	d044      	beq.n	80060a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800601a:	f7fd fe93 	bl	8003d44 <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	683a      	ldr	r2, [r7, #0]
 8006026:	429a      	cmp	r2, r3
 8006028:	d302      	bcc.n	8006030 <I2C_WaitOnFlagUntilTimeout+0x30>
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d139      	bne.n	80060a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006030:	68bb      	ldr	r3, [r7, #8]
 8006032:	0c1b      	lsrs	r3, r3, #16
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b01      	cmp	r3, #1
 8006038:	d10d      	bne.n	8006056 <I2C_WaitOnFlagUntilTimeout+0x56>
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	43da      	mvns	r2, r3
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	4013      	ands	r3, r2
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	bf0c      	ite	eq
 800604c:	2301      	moveq	r3, #1
 800604e:	2300      	movne	r3, #0
 8006050:	b2db      	uxtb	r3, r3
 8006052:	461a      	mov	r2, r3
 8006054:	e00c      	b.n	8006070 <I2C_WaitOnFlagUntilTimeout+0x70>
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	699b      	ldr	r3, [r3, #24]
 800605c:	43da      	mvns	r2, r3
 800605e:	68bb      	ldr	r3, [r7, #8]
 8006060:	4013      	ands	r3, r2
 8006062:	b29b      	uxth	r3, r3
 8006064:	2b00      	cmp	r3, #0
 8006066:	bf0c      	ite	eq
 8006068:	2301      	moveq	r3, #1
 800606a:	2300      	movne	r3, #0
 800606c:	b2db      	uxtb	r3, r3
 800606e:	461a      	mov	r2, r3
 8006070:	79fb      	ldrb	r3, [r7, #7]
 8006072:	429a      	cmp	r2, r3
 8006074:	d116      	bne.n	80060a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2200      	movs	r2, #0
 800607a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2220      	movs	r2, #32
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006090:	f043 0220 	orr.w	r2, r3, #32
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2200      	movs	r2, #0
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e023      	b.n	80060ec <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	0c1b      	lsrs	r3, r3, #16
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d10d      	bne.n	80060ca <I2C_WaitOnFlagUntilTimeout+0xca>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	695b      	ldr	r3, [r3, #20]
 80060b4:	43da      	mvns	r2, r3
 80060b6:	68bb      	ldr	r3, [r7, #8]
 80060b8:	4013      	ands	r3, r2
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	2b00      	cmp	r3, #0
 80060be:	bf0c      	ite	eq
 80060c0:	2301      	moveq	r3, #1
 80060c2:	2300      	movne	r3, #0
 80060c4:	b2db      	uxtb	r3, r3
 80060c6:	461a      	mov	r2, r3
 80060c8:	e00c      	b.n	80060e4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	43da      	mvns	r2, r3
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	4013      	ands	r3, r2
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	2b00      	cmp	r3, #0
 80060da:	bf0c      	ite	eq
 80060dc:	2301      	moveq	r3, #1
 80060de:	2300      	movne	r3, #0
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	461a      	mov	r2, r3
 80060e4:	79fb      	ldrb	r3, [r7, #7]
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d093      	beq.n	8006012 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	607a      	str	r2, [r7, #4]
 8006100:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006102:	e071      	b.n	80061e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800610e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006112:	d123      	bne.n	800615c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006122:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800612c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2200      	movs	r2, #0
 8006132:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2220      	movs	r2, #32
 8006138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006148:	f043 0204 	orr.w	r2, r3, #4
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	2200      	movs	r2, #0
 8006154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e067      	b.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006162:	d041      	beq.n	80061e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006164:	f7fd fdee 	bl	8003d44 <HAL_GetTick>
 8006168:	4602      	mov	r2, r0
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	429a      	cmp	r2, r3
 8006172:	d302      	bcc.n	800617a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d136      	bne.n	80061e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	0c1b      	lsrs	r3, r3, #16
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b01      	cmp	r3, #1
 8006182:	d10c      	bne.n	800619e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	43da      	mvns	r2, r3
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	4013      	ands	r3, r2
 8006190:	b29b      	uxth	r3, r3
 8006192:	2b00      	cmp	r3, #0
 8006194:	bf14      	ite	ne
 8006196:	2301      	movne	r3, #1
 8006198:	2300      	moveq	r3, #0
 800619a:	b2db      	uxtb	r3, r3
 800619c:	e00b      	b.n	80061b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	43da      	mvns	r2, r3
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	4013      	ands	r3, r2
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	bf14      	ite	ne
 80061b0:	2301      	movne	r3, #1
 80061b2:	2300      	moveq	r3, #0
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d016      	beq.n	80061e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2200      	movs	r2, #0
 80061be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2220      	movs	r2, #32
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	2200      	movs	r2, #0
 80061cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d4:	f043 0220 	orr.w	r2, r3, #32
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	2200      	movs	r2, #0
 80061e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061e4:	2301      	movs	r3, #1
 80061e6:	e021      	b.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	0c1b      	lsrs	r3, r3, #16
 80061ec:	b2db      	uxtb	r3, r3
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d10c      	bne.n	800620c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	695b      	ldr	r3, [r3, #20]
 80061f8:	43da      	mvns	r2, r3
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	4013      	ands	r3, r2
 80061fe:	b29b      	uxth	r3, r3
 8006200:	2b00      	cmp	r3, #0
 8006202:	bf14      	ite	ne
 8006204:	2301      	movne	r3, #1
 8006206:	2300      	moveq	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	e00b      	b.n	8006224 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	43da      	mvns	r2, r3
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	4013      	ands	r3, r2
 8006218:	b29b      	uxth	r3, r3
 800621a:	2b00      	cmp	r3, #0
 800621c:	bf14      	ite	ne
 800621e:	2301      	movne	r3, #1
 8006220:	2300      	moveq	r3, #0
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	f47f af6d 	bne.w	8006104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006240:	e034      	b.n	80062ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 f8e3 	bl	800640e <I2C_IsAcknowledgeFailed>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d001      	beq.n	8006252 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e034      	b.n	80062bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006258:	d028      	beq.n	80062ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800625a:	f7fd fd73 	bl	8003d44 <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	68ba      	ldr	r2, [r7, #8]
 8006266:	429a      	cmp	r2, r3
 8006268:	d302      	bcc.n	8006270 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d11d      	bne.n	80062ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	695b      	ldr	r3, [r3, #20]
 8006276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800627a:	2b80      	cmp	r3, #128	@ 0x80
 800627c:	d016      	beq.n	80062ac <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2200      	movs	r2, #0
 8006282:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2220      	movs	r2, #32
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006298:	f043 0220 	orr.w	r2, r3, #32
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e007      	b.n	80062bc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062b6:	2b80      	cmp	r3, #128	@ 0x80
 80062b8:	d1c3      	bne.n	8006242 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3710      	adds	r7, #16
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	60f8      	str	r0, [r7, #12]
 80062cc:	60b9      	str	r1, [r7, #8]
 80062ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80062d0:	e034      	b.n	800633c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f000 f89b 	bl	800640e <I2C_IsAcknowledgeFailed>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e034      	b.n	800634c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e8:	d028      	beq.n	800633c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ea:	f7fd fd2b 	bl	8003d44 <HAL_GetTick>
 80062ee:	4602      	mov	r2, r0
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	68ba      	ldr	r2, [r7, #8]
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d302      	bcc.n	8006300 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d11d      	bne.n	800633c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	f003 0304 	and.w	r3, r3, #4
 800630a:	2b04      	cmp	r3, #4
 800630c:	d016      	beq.n	800633c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2220      	movs	r2, #32
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006328:	f043 0220 	orr.w	r2, r3, #32
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	e007      	b.n	800634c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	695b      	ldr	r3, [r3, #20]
 8006342:	f003 0304 	and.w	r3, r3, #4
 8006346:	2b04      	cmp	r3, #4
 8006348:	d1c3      	bne.n	80062d2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800634a:	2300      	movs	r3, #0
}
 800634c:	4618      	mov	r0, r3
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	60f8      	str	r0, [r7, #12]
 800635c:	60b9      	str	r1, [r7, #8]
 800635e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006360:	e049      	b.n	80063f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	695b      	ldr	r3, [r3, #20]
 8006368:	f003 0310 	and.w	r3, r3, #16
 800636c:	2b10      	cmp	r3, #16
 800636e:	d119      	bne.n	80063a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f06f 0210 	mvn.w	r2, #16
 8006378:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2220      	movs	r2, #32
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2200      	movs	r2, #0
 800639c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80063a0:	2301      	movs	r3, #1
 80063a2:	e030      	b.n	8006406 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a4:	f7fd fcce 	bl	8003d44 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	429a      	cmp	r2, r3
 80063b2:	d302      	bcc.n	80063ba <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d11d      	bne.n	80063f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	695b      	ldr	r3, [r3, #20]
 80063c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c4:	2b40      	cmp	r3, #64	@ 0x40
 80063c6:	d016      	beq.n	80063f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2220      	movs	r2, #32
 80063d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e2:	f043 0220 	orr.w	r2, r3, #32
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80063f2:	2301      	movs	r3, #1
 80063f4:	e007      	b.n	8006406 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	695b      	ldr	r3, [r3, #20]
 80063fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006400:	2b40      	cmp	r3, #64	@ 0x40
 8006402:	d1ae      	bne.n	8006362 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006404:	2300      	movs	r3, #0
}
 8006406:	4618      	mov	r0, r3
 8006408:	3710      	adds	r7, #16
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}

0800640e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800640e:	b480      	push	{r7}
 8006410:	b083      	sub	sp, #12
 8006412:	af00      	add	r7, sp, #0
 8006414:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	695b      	ldr	r3, [r3, #20]
 800641c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006420:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006424:	d11b      	bne.n	800645e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800642e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2220      	movs	r2, #32
 800643a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800644a:	f043 0204 	orr.w	r2, r3, #4
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2200      	movs	r2, #0
 8006456:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800645a:	2301      	movs	r3, #1
 800645c:	e000      	b.n	8006460 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	370c      	adds	r7, #12
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b086      	sub	sp, #24
 8006470:	af02      	add	r7, sp, #8
 8006472:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d101      	bne.n	800647e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	e108      	b.n	8006690 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800648a:	b2db      	uxtb	r3, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	d106      	bne.n	800649e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f7fd fa25 	bl	80038e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2203      	movs	r2, #3
 80064a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80064ac:	d102      	bne.n	80064b4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f002 ff05 	bl	80092c8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6818      	ldr	r0, [r3, #0]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	7c1a      	ldrb	r2, [r3, #16]
 80064c6:	f88d 2000 	strb.w	r2, [sp]
 80064ca:	3304      	adds	r3, #4
 80064cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80064ce:	f002 fe97 	bl	8009200 <USB_CoreInit>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d005      	beq.n	80064e4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2202      	movs	r2, #2
 80064dc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e0d5      	b.n	8006690 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	2100      	movs	r1, #0
 80064ea:	4618      	mov	r0, r3
 80064ec:	f002 fefd 	bl	80092ea <USB_SetCurrentMode>
 80064f0:	4603      	mov	r3, r0
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d005      	beq.n	8006502 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2202      	movs	r2, #2
 80064fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e0c6      	b.n	8006690 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006502:	2300      	movs	r3, #0
 8006504:	73fb      	strb	r3, [r7, #15]
 8006506:	e04a      	b.n	800659e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006508:	7bfa      	ldrb	r2, [r7, #15]
 800650a:	6879      	ldr	r1, [r7, #4]
 800650c:	4613      	mov	r3, r2
 800650e:	00db      	lsls	r3, r3, #3
 8006510:	4413      	add	r3, r2
 8006512:	009b      	lsls	r3, r3, #2
 8006514:	440b      	add	r3, r1
 8006516:	3315      	adds	r3, #21
 8006518:	2201      	movs	r2, #1
 800651a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800651c:	7bfa      	ldrb	r2, [r7, #15]
 800651e:	6879      	ldr	r1, [r7, #4]
 8006520:	4613      	mov	r3, r2
 8006522:	00db      	lsls	r3, r3, #3
 8006524:	4413      	add	r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	440b      	add	r3, r1
 800652a:	3314      	adds	r3, #20
 800652c:	7bfa      	ldrb	r2, [r7, #15]
 800652e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006530:	7bfa      	ldrb	r2, [r7, #15]
 8006532:	7bfb      	ldrb	r3, [r7, #15]
 8006534:	b298      	uxth	r0, r3
 8006536:	6879      	ldr	r1, [r7, #4]
 8006538:	4613      	mov	r3, r2
 800653a:	00db      	lsls	r3, r3, #3
 800653c:	4413      	add	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	440b      	add	r3, r1
 8006542:	332e      	adds	r3, #46	@ 0x2e
 8006544:	4602      	mov	r2, r0
 8006546:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006548:	7bfa      	ldrb	r2, [r7, #15]
 800654a:	6879      	ldr	r1, [r7, #4]
 800654c:	4613      	mov	r3, r2
 800654e:	00db      	lsls	r3, r3, #3
 8006550:	4413      	add	r3, r2
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	440b      	add	r3, r1
 8006556:	3318      	adds	r3, #24
 8006558:	2200      	movs	r2, #0
 800655a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800655c:	7bfa      	ldrb	r2, [r7, #15]
 800655e:	6879      	ldr	r1, [r7, #4]
 8006560:	4613      	mov	r3, r2
 8006562:	00db      	lsls	r3, r3, #3
 8006564:	4413      	add	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	440b      	add	r3, r1
 800656a:	331c      	adds	r3, #28
 800656c:	2200      	movs	r2, #0
 800656e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006570:	7bfa      	ldrb	r2, [r7, #15]
 8006572:	6879      	ldr	r1, [r7, #4]
 8006574:	4613      	mov	r3, r2
 8006576:	00db      	lsls	r3, r3, #3
 8006578:	4413      	add	r3, r2
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	440b      	add	r3, r1
 800657e:	3320      	adds	r3, #32
 8006580:	2200      	movs	r2, #0
 8006582:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006584:	7bfa      	ldrb	r2, [r7, #15]
 8006586:	6879      	ldr	r1, [r7, #4]
 8006588:	4613      	mov	r3, r2
 800658a:	00db      	lsls	r3, r3, #3
 800658c:	4413      	add	r3, r2
 800658e:	009b      	lsls	r3, r3, #2
 8006590:	440b      	add	r3, r1
 8006592:	3324      	adds	r3, #36	@ 0x24
 8006594:	2200      	movs	r2, #0
 8006596:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006598:	7bfb      	ldrb	r3, [r7, #15]
 800659a:	3301      	adds	r3, #1
 800659c:	73fb      	strb	r3, [r7, #15]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	791b      	ldrb	r3, [r3, #4]
 80065a2:	7bfa      	ldrb	r2, [r7, #15]
 80065a4:	429a      	cmp	r2, r3
 80065a6:	d3af      	bcc.n	8006508 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065a8:	2300      	movs	r3, #0
 80065aa:	73fb      	strb	r3, [r7, #15]
 80065ac:	e044      	b.n	8006638 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80065ae:	7bfa      	ldrb	r2, [r7, #15]
 80065b0:	6879      	ldr	r1, [r7, #4]
 80065b2:	4613      	mov	r3, r2
 80065b4:	00db      	lsls	r3, r3, #3
 80065b6:	4413      	add	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	440b      	add	r3, r1
 80065bc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80065c0:	2200      	movs	r2, #0
 80065c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80065c4:	7bfa      	ldrb	r2, [r7, #15]
 80065c6:	6879      	ldr	r1, [r7, #4]
 80065c8:	4613      	mov	r3, r2
 80065ca:	00db      	lsls	r3, r3, #3
 80065cc:	4413      	add	r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	440b      	add	r3, r1
 80065d2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80065d6:	7bfa      	ldrb	r2, [r7, #15]
 80065d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80065da:	7bfa      	ldrb	r2, [r7, #15]
 80065dc:	6879      	ldr	r1, [r7, #4]
 80065de:	4613      	mov	r3, r2
 80065e0:	00db      	lsls	r3, r3, #3
 80065e2:	4413      	add	r3, r2
 80065e4:	009b      	lsls	r3, r3, #2
 80065e6:	440b      	add	r3, r1
 80065e8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80065ec:	2200      	movs	r2, #0
 80065ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80065f0:	7bfa      	ldrb	r2, [r7, #15]
 80065f2:	6879      	ldr	r1, [r7, #4]
 80065f4:	4613      	mov	r3, r2
 80065f6:	00db      	lsls	r3, r3, #3
 80065f8:	4413      	add	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	440b      	add	r3, r1
 80065fe:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006602:	2200      	movs	r2, #0
 8006604:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006606:	7bfa      	ldrb	r2, [r7, #15]
 8006608:	6879      	ldr	r1, [r7, #4]
 800660a:	4613      	mov	r3, r2
 800660c:	00db      	lsls	r3, r3, #3
 800660e:	4413      	add	r3, r2
 8006610:	009b      	lsls	r3, r3, #2
 8006612:	440b      	add	r3, r1
 8006614:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006618:	2200      	movs	r2, #0
 800661a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800661c:	7bfa      	ldrb	r2, [r7, #15]
 800661e:	6879      	ldr	r1, [r7, #4]
 8006620:	4613      	mov	r3, r2
 8006622:	00db      	lsls	r3, r3, #3
 8006624:	4413      	add	r3, r2
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	440b      	add	r3, r1
 800662a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006632:	7bfb      	ldrb	r3, [r7, #15]
 8006634:	3301      	adds	r3, #1
 8006636:	73fb      	strb	r3, [r7, #15]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	791b      	ldrb	r3, [r3, #4]
 800663c:	7bfa      	ldrb	r2, [r7, #15]
 800663e:	429a      	cmp	r2, r3
 8006640:	d3b5      	bcc.n	80065ae <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6818      	ldr	r0, [r3, #0]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	7c1a      	ldrb	r2, [r3, #16]
 800664a:	f88d 2000 	strb.w	r2, [sp]
 800664e:	3304      	adds	r3, #4
 8006650:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006652:	f002 fe97 	bl	8009384 <USB_DevInit>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d005      	beq.n	8006668 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2202      	movs	r2, #2
 8006660:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e013      	b.n	8006690 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	7b1b      	ldrb	r3, [r3, #12]
 800667a:	2b01      	cmp	r3, #1
 800667c:	d102      	bne.n	8006684 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	f000 f80a 	bl	8006698 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4618      	mov	r0, r3
 800668a:	f003 f852 	bl	8009732 <USB_DevDisconnect>

  return HAL_OK;
 800668e:	2300      	movs	r3, #0
}
 8006690:	4618      	mov	r0, r3
 8006692:	3710      	adds	r7, #16
 8006694:	46bd      	mov	sp, r7
 8006696:	bd80      	pop	{r7, pc}

08006698 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066ca:	f043 0303 	orr.w	r3, r3, #3
 80066ce:	68fa      	ldr	r2, [r7, #12]
 80066d0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3714      	adds	r7, #20
 80066d8:	46bd      	mov	sp, r7
 80066da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066de:	4770      	bx	lr

080066e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b084      	sub	sp, #16
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
 80066e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	e0cc      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80066f4:	4b68      	ldr	r3, [pc, #416]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0307 	and.w	r3, r3, #7
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	429a      	cmp	r2, r3
 8006700:	d90c      	bls.n	800671c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006702:	4b65      	ldr	r3, [pc, #404]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006704:	683a      	ldr	r2, [r7, #0]
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800670a:	4b63      	ldr	r3, [pc, #396]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0307 	and.w	r3, r3, #7
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	429a      	cmp	r2, r3
 8006716:	d001      	beq.n	800671c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	e0b8      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f003 0302 	and.w	r3, r3, #2
 8006724:	2b00      	cmp	r3, #0
 8006726:	d020      	beq.n	800676a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 0304 	and.w	r3, r3, #4
 8006730:	2b00      	cmp	r3, #0
 8006732:	d005      	beq.n	8006740 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006734:	4b59      	ldr	r3, [pc, #356]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	4a58      	ldr	r2, [pc, #352]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800673a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800673e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f003 0308 	and.w	r3, r3, #8
 8006748:	2b00      	cmp	r3, #0
 800674a:	d005      	beq.n	8006758 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800674c:	4b53      	ldr	r3, [pc, #332]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	4a52      	ldr	r2, [pc, #328]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006752:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006756:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006758:	4b50      	ldr	r3, [pc, #320]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	494d      	ldr	r1, [pc, #308]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006766:	4313      	orrs	r3, r2
 8006768:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f003 0301 	and.w	r3, r3, #1
 8006772:	2b00      	cmp	r3, #0
 8006774:	d044      	beq.n	8006800 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d107      	bne.n	800678e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800677e:	4b47      	ldr	r3, [pc, #284]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d119      	bne.n	80067be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e07f      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	685b      	ldr	r3, [r3, #4]
 8006792:	2b02      	cmp	r3, #2
 8006794:	d003      	beq.n	800679e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800679a:	2b03      	cmp	r3, #3
 800679c:	d107      	bne.n	80067ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800679e:	4b3f      	ldr	r3, [pc, #252]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d109      	bne.n	80067be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e06f      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067ae:	4b3b      	ldr	r3, [pc, #236]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0302 	and.w	r3, r3, #2
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d101      	bne.n	80067be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e067      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067be:	4b37      	ldr	r3, [pc, #220]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	f023 0203 	bic.w	r2, r3, #3
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	685b      	ldr	r3, [r3, #4]
 80067ca:	4934      	ldr	r1, [pc, #208]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067d0:	f7fd fab8 	bl	8003d44 <HAL_GetTick>
 80067d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067d6:	e00a      	b.n	80067ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80067d8:	f7fd fab4 	bl	8003d44 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d901      	bls.n	80067ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e04f      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067ee:	4b2b      	ldr	r3, [pc, #172]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f003 020c 	and.w	r2, r3, #12
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d1eb      	bne.n	80067d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006800:	4b25      	ldr	r3, [pc, #148]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f003 0307 	and.w	r3, r3, #7
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	429a      	cmp	r2, r3
 800680c:	d20c      	bcs.n	8006828 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800680e:	4b22      	ldr	r3, [pc, #136]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006810:	683a      	ldr	r2, [r7, #0]
 8006812:	b2d2      	uxtb	r2, r2
 8006814:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006816:	4b20      	ldr	r3, [pc, #128]	@ (8006898 <HAL_RCC_ClockConfig+0x1b8>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0307 	and.w	r3, r3, #7
 800681e:	683a      	ldr	r2, [r7, #0]
 8006820:	429a      	cmp	r2, r3
 8006822:	d001      	beq.n	8006828 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006824:	2301      	movs	r3, #1
 8006826:	e032      	b.n	800688e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0304 	and.w	r3, r3, #4
 8006830:	2b00      	cmp	r3, #0
 8006832:	d008      	beq.n	8006846 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006834:	4b19      	ldr	r3, [pc, #100]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006836:	689b      	ldr	r3, [r3, #8]
 8006838:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	4916      	ldr	r1, [pc, #88]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006842:	4313      	orrs	r3, r2
 8006844:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 0308 	and.w	r3, r3, #8
 800684e:	2b00      	cmp	r3, #0
 8006850:	d009      	beq.n	8006866 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006852:	4b12      	ldr	r3, [pc, #72]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	00db      	lsls	r3, r3, #3
 8006860:	490e      	ldr	r1, [pc, #56]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 8006862:	4313      	orrs	r3, r2
 8006864:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006866:	f000 f821 	bl	80068ac <HAL_RCC_GetSysClockFreq>
 800686a:	4602      	mov	r2, r0
 800686c:	4b0b      	ldr	r3, [pc, #44]	@ (800689c <HAL_RCC_ClockConfig+0x1bc>)
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	091b      	lsrs	r3, r3, #4
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	490a      	ldr	r1, [pc, #40]	@ (80068a0 <HAL_RCC_ClockConfig+0x1c0>)
 8006878:	5ccb      	ldrb	r3, [r1, r3]
 800687a:	fa22 f303 	lsr.w	r3, r2, r3
 800687e:	4a09      	ldr	r2, [pc, #36]	@ (80068a4 <HAL_RCC_ClockConfig+0x1c4>)
 8006880:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006882:	4b09      	ldr	r3, [pc, #36]	@ (80068a8 <HAL_RCC_ClockConfig+0x1c8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4618      	mov	r0, r3
 8006888:	f7fd fa18 	bl	8003cbc <HAL_InitTick>

  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	3710      	adds	r7, #16
 8006892:	46bd      	mov	sp, r7
 8006894:	bd80      	pop	{r7, pc}
 8006896:	bf00      	nop
 8006898:	40023c00 	.word	0x40023c00
 800689c:	40023800 	.word	0x40023800
 80068a0:	0800ea90 	.word	0x0800ea90
 80068a4:	200000cc 	.word	0x200000cc
 80068a8:	200000d0 	.word	0x200000d0

080068ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80068b0:	b094      	sub	sp, #80	@ 0x50
 80068b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80068b4:	2300      	movs	r3, #0
 80068b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80068b8:	2300      	movs	r3, #0
 80068ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80068bc:	2300      	movs	r3, #0
 80068be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80068c0:	2300      	movs	r3, #0
 80068c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068c4:	4b79      	ldr	r3, [pc, #484]	@ (8006aac <HAL_RCC_GetSysClockFreq+0x200>)
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	f003 030c 	and.w	r3, r3, #12
 80068cc:	2b08      	cmp	r3, #8
 80068ce:	d00d      	beq.n	80068ec <HAL_RCC_GetSysClockFreq+0x40>
 80068d0:	2b08      	cmp	r3, #8
 80068d2:	f200 80e1 	bhi.w	8006a98 <HAL_RCC_GetSysClockFreq+0x1ec>
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d002      	beq.n	80068e0 <HAL_RCC_GetSysClockFreq+0x34>
 80068da:	2b04      	cmp	r3, #4
 80068dc:	d003      	beq.n	80068e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80068de:	e0db      	b.n	8006a98 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068e0:	4b73      	ldr	r3, [pc, #460]	@ (8006ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 80068e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80068e4:	e0db      	b.n	8006a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80068e6:	4b73      	ldr	r3, [pc, #460]	@ (8006ab4 <HAL_RCC_GetSysClockFreq+0x208>)
 80068e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80068ea:	e0d8      	b.n	8006a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80068ec:	4b6f      	ldr	r3, [pc, #444]	@ (8006aac <HAL_RCC_GetSysClockFreq+0x200>)
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80068f6:	4b6d      	ldr	r3, [pc, #436]	@ (8006aac <HAL_RCC_GetSysClockFreq+0x200>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d063      	beq.n	80069ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006902:	4b6a      	ldr	r3, [pc, #424]	@ (8006aac <HAL_RCC_GetSysClockFreq+0x200>)
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	099b      	lsrs	r3, r3, #6
 8006908:	2200      	movs	r2, #0
 800690a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800690c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800690e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006910:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006914:	633b      	str	r3, [r7, #48]	@ 0x30
 8006916:	2300      	movs	r3, #0
 8006918:	637b      	str	r3, [r7, #52]	@ 0x34
 800691a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800691e:	4622      	mov	r2, r4
 8006920:	462b      	mov	r3, r5
 8006922:	f04f 0000 	mov.w	r0, #0
 8006926:	f04f 0100 	mov.w	r1, #0
 800692a:	0159      	lsls	r1, r3, #5
 800692c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006930:	0150      	lsls	r0, r2, #5
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	4621      	mov	r1, r4
 8006938:	1a51      	subs	r1, r2, r1
 800693a:	6139      	str	r1, [r7, #16]
 800693c:	4629      	mov	r1, r5
 800693e:	eb63 0301 	sbc.w	r3, r3, r1
 8006942:	617b      	str	r3, [r7, #20]
 8006944:	f04f 0200 	mov.w	r2, #0
 8006948:	f04f 0300 	mov.w	r3, #0
 800694c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006950:	4659      	mov	r1, fp
 8006952:	018b      	lsls	r3, r1, #6
 8006954:	4651      	mov	r1, sl
 8006956:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800695a:	4651      	mov	r1, sl
 800695c:	018a      	lsls	r2, r1, #6
 800695e:	4651      	mov	r1, sl
 8006960:	ebb2 0801 	subs.w	r8, r2, r1
 8006964:	4659      	mov	r1, fp
 8006966:	eb63 0901 	sbc.w	r9, r3, r1
 800696a:	f04f 0200 	mov.w	r2, #0
 800696e:	f04f 0300 	mov.w	r3, #0
 8006972:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006976:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800697a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800697e:	4690      	mov	r8, r2
 8006980:	4699      	mov	r9, r3
 8006982:	4623      	mov	r3, r4
 8006984:	eb18 0303 	adds.w	r3, r8, r3
 8006988:	60bb      	str	r3, [r7, #8]
 800698a:	462b      	mov	r3, r5
 800698c:	eb49 0303 	adc.w	r3, r9, r3
 8006990:	60fb      	str	r3, [r7, #12]
 8006992:	f04f 0200 	mov.w	r2, #0
 8006996:	f04f 0300 	mov.w	r3, #0
 800699a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800699e:	4629      	mov	r1, r5
 80069a0:	024b      	lsls	r3, r1, #9
 80069a2:	4621      	mov	r1, r4
 80069a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80069a8:	4621      	mov	r1, r4
 80069aa:	024a      	lsls	r2, r1, #9
 80069ac:	4610      	mov	r0, r2
 80069ae:	4619      	mov	r1, r3
 80069b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069b2:	2200      	movs	r2, #0
 80069b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80069bc:	f7fa f984 	bl	8000cc8 <__aeabi_uldivmod>
 80069c0:	4602      	mov	r2, r0
 80069c2:	460b      	mov	r3, r1
 80069c4:	4613      	mov	r3, r2
 80069c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069c8:	e058      	b.n	8006a7c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80069ca:	4b38      	ldr	r3, [pc, #224]	@ (8006aac <HAL_RCC_GetSysClockFreq+0x200>)
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	099b      	lsrs	r3, r3, #6
 80069d0:	2200      	movs	r2, #0
 80069d2:	4618      	mov	r0, r3
 80069d4:	4611      	mov	r1, r2
 80069d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80069da:	623b      	str	r3, [r7, #32]
 80069dc:	2300      	movs	r3, #0
 80069de:	627b      	str	r3, [r7, #36]	@ 0x24
 80069e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80069e4:	4642      	mov	r2, r8
 80069e6:	464b      	mov	r3, r9
 80069e8:	f04f 0000 	mov.w	r0, #0
 80069ec:	f04f 0100 	mov.w	r1, #0
 80069f0:	0159      	lsls	r1, r3, #5
 80069f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069f6:	0150      	lsls	r0, r2, #5
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4641      	mov	r1, r8
 80069fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a02:	4649      	mov	r1, r9
 8006a04:	eb63 0b01 	sbc.w	fp, r3, r1
 8006a08:	f04f 0200 	mov.w	r2, #0
 8006a0c:	f04f 0300 	mov.w	r3, #0
 8006a10:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006a14:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006a18:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006a1c:	ebb2 040a 	subs.w	r4, r2, sl
 8006a20:	eb63 050b 	sbc.w	r5, r3, fp
 8006a24:	f04f 0200 	mov.w	r2, #0
 8006a28:	f04f 0300 	mov.w	r3, #0
 8006a2c:	00eb      	lsls	r3, r5, #3
 8006a2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a32:	00e2      	lsls	r2, r4, #3
 8006a34:	4614      	mov	r4, r2
 8006a36:	461d      	mov	r5, r3
 8006a38:	4643      	mov	r3, r8
 8006a3a:	18e3      	adds	r3, r4, r3
 8006a3c:	603b      	str	r3, [r7, #0]
 8006a3e:	464b      	mov	r3, r9
 8006a40:	eb45 0303 	adc.w	r3, r5, r3
 8006a44:	607b      	str	r3, [r7, #4]
 8006a46:	f04f 0200 	mov.w	r2, #0
 8006a4a:	f04f 0300 	mov.w	r3, #0
 8006a4e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006a52:	4629      	mov	r1, r5
 8006a54:	028b      	lsls	r3, r1, #10
 8006a56:	4621      	mov	r1, r4
 8006a58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006a5c:	4621      	mov	r1, r4
 8006a5e:	028a      	lsls	r2, r1, #10
 8006a60:	4610      	mov	r0, r2
 8006a62:	4619      	mov	r1, r3
 8006a64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a66:	2200      	movs	r2, #0
 8006a68:	61bb      	str	r3, [r7, #24]
 8006a6a:	61fa      	str	r2, [r7, #28]
 8006a6c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a70:	f7fa f92a 	bl	8000cc8 <__aeabi_uldivmod>
 8006a74:	4602      	mov	r2, r0
 8006a76:	460b      	mov	r3, r1
 8006a78:	4613      	mov	r3, r2
 8006a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006a7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006aac <HAL_RCC_GetSysClockFreq+0x200>)
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	0c1b      	lsrs	r3, r3, #16
 8006a82:	f003 0303 	and.w	r3, r3, #3
 8006a86:	3301      	adds	r3, #1
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006a8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a96:	e002      	b.n	8006a9e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006a98:	4b05      	ldr	r3, [pc, #20]	@ (8006ab0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3750      	adds	r7, #80	@ 0x50
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aaa:	bf00      	nop
 8006aac:	40023800 	.word	0x40023800
 8006ab0:	00f42400 	.word	0x00f42400
 8006ab4:	007a1200 	.word	0x007a1200

08006ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006abc:	4b03      	ldr	r3, [pc, #12]	@ (8006acc <HAL_RCC_GetHCLKFreq+0x14>)
 8006abe:	681b      	ldr	r3, [r3, #0]
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	200000cc 	.word	0x200000cc

08006ad0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006ad4:	f7ff fff0 	bl	8006ab8 <HAL_RCC_GetHCLKFreq>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	4b05      	ldr	r3, [pc, #20]	@ (8006af0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006adc:	689b      	ldr	r3, [r3, #8]
 8006ade:	0a9b      	lsrs	r3, r3, #10
 8006ae0:	f003 0307 	and.w	r3, r3, #7
 8006ae4:	4903      	ldr	r1, [pc, #12]	@ (8006af4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ae6:	5ccb      	ldrb	r3, [r1, r3]
 8006ae8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	bd80      	pop	{r7, pc}
 8006af0:	40023800 	.word	0x40023800
 8006af4:	0800eaa0 	.word	0x0800eaa0

08006af8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006afc:	f7ff ffdc 	bl	8006ab8 <HAL_RCC_GetHCLKFreq>
 8006b00:	4602      	mov	r2, r0
 8006b02:	4b05      	ldr	r3, [pc, #20]	@ (8006b18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b04:	689b      	ldr	r3, [r3, #8]
 8006b06:	0b5b      	lsrs	r3, r3, #13
 8006b08:	f003 0307 	and.w	r3, r3, #7
 8006b0c:	4903      	ldr	r1, [pc, #12]	@ (8006b1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b0e:	5ccb      	ldrb	r3, [r1, r3]
 8006b10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	40023800 	.word	0x40023800
 8006b1c:	0800eaa0 	.word	0x0800eaa0

08006b20 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b086      	sub	sp, #24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8006b30:	2300      	movs	r3, #0
 8006b32:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0301 	and.w	r3, r3, #1
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d010      	beq.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006b40:	4b87      	ldr	r3, [pc, #540]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006b42:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b46:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	695b      	ldr	r3, [r3, #20]
 8006b4e:	4984      	ldr	r1, [pc, #528]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	695b      	ldr	r3, [r3, #20]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d101      	bne.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8006b5e:	2301      	movs	r3, #1
 8006b60:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f003 0302 	and.w	r3, r3, #2
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d010      	beq.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006b6e:	4b7c      	ldr	r3, [pc, #496]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b74:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	699b      	ldr	r3, [r3, #24]
 8006b7c:	4978      	ldr	r1, [pc, #480]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	699b      	ldr	r3, [r3, #24]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0308 	and.w	r3, r3, #8
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f000 8083 	beq.w	8006ca4 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	60bb      	str	r3, [r7, #8]
 8006ba2:	4b6f      	ldr	r3, [pc, #444]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ba4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ba6:	4a6e      	ldr	r2, [pc, #440]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ba8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006bac:	6413      	str	r3, [r2, #64]	@ 0x40
 8006bae:	4b6c      	ldr	r3, [pc, #432]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006bb6:	60bb      	str	r3, [r7, #8]
 8006bb8:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006bba:	4b6a      	ldr	r3, [pc, #424]	@ (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a69      	ldr	r2, [pc, #420]	@ (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006bc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006bc4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006bc6:	f7fd f8bd 	bl	8003d44 <HAL_GetTick>
 8006bca:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006bcc:	e008      	b.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bce:	f7fd f8b9 	bl	8003d44 <HAL_GetTick>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	1ad3      	subs	r3, r2, r3
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d901      	bls.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8006bdc:	2303      	movs	r3, #3
 8006bde:	e162      	b.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006be0:	4b60      	ldr	r3, [pc, #384]	@ (8006d64 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0f0      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006bec:	4b5c      	ldr	r3, [pc, #368]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006bf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006bf4:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d02f      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d028      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006c0a:	4b55      	ldr	r3, [pc, #340]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c12:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006c14:	4b54      	ldr	r3, [pc, #336]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006c16:	2201      	movs	r2, #1
 8006c18:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006c1a:	4b53      	ldr	r3, [pc, #332]	@ (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006c20:	4a4f      	ldr	r2, [pc, #316]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006c26:	4b4e      	ldr	r3, [pc, #312]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d114      	bne.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006c32:	f7fd f887 	bl	8003d44 <HAL_GetTick>
 8006c36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c38:	e00a      	b.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c3a:	f7fd f883 	bl	8003d44 <HAL_GetTick>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	693b      	ldr	r3, [r7, #16]
 8006c42:	1ad3      	subs	r3, r2, r3
 8006c44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d901      	bls.n	8006c50 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e12a      	b.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c50:	4b43      	ldr	r3, [pc, #268]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c54:	f003 0302 	and.w	r3, r3, #2
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d0ee      	beq.n	8006c3a <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	69db      	ldr	r3, [r3, #28]
 8006c60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c68:	d10d      	bne.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006c6a:	4b3d      	ldr	r3, [pc, #244]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006c7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c7e:	4938      	ldr	r1, [pc, #224]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	608b      	str	r3, [r1, #8]
 8006c84:	e005      	b.n	8006c92 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006c86:	4b36      	ldr	r3, [pc, #216]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	4a35      	ldr	r2, [pc, #212]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c8c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006c90:	6093      	str	r3, [r2, #8]
 8006c92:	4b33      	ldr	r3, [pc, #204]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006c94:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	69db      	ldr	r3, [r3, #28]
 8006c9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006c9e:	4930      	ldr	r1, [pc, #192]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f003 0304 	and.w	r3, r3, #4
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d004      	beq.n	8006cba <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8006cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006cb8:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0310 	and.w	r3, r3, #16
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00a      	beq.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006cc6:	4b26      	ldr	r3, [pc, #152]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ccc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd4:	4922      	ldr	r1, [pc, #136]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	f003 0320 	and.w	r3, r3, #32
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d011      	beq.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006cee:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cf6:	491a      	ldr	r1, [pc, #104]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d02:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d06:	d101      	bne.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8006d08:	2301      	movs	r3, #1
 8006d0a:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00a      	beq.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006d18:	4b11      	ldr	r3, [pc, #68]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d1e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6a1b      	ldr	r3, [r3, #32]
 8006d26:	490e      	ldr	r1, [pc, #56]	@ (8006d60 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006d2e:	697b      	ldr	r3, [r7, #20]
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d004      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	2b80      	cmp	r3, #128	@ 0x80
 8006d3a:	f040 8091 	bne.w	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8006d70 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006d40:	2200      	movs	r2, #0
 8006d42:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006d44:	f7fc fffe 	bl	8003d44 <HAL_GetTick>
 8006d48:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d4a:	e013      	b.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006d4c:	f7fc fffa 	bl	8003d44 <HAL_GetTick>
 8006d50:	4602      	mov	r2, r0
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	2b02      	cmp	r3, #2
 8006d58:	d90c      	bls.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	e0a3      	b.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8006d5e:	bf00      	nop
 8006d60:	40023800 	.word	0x40023800
 8006d64:	40007000 	.word	0x40007000
 8006d68:	42470e40 	.word	0x42470e40
 8006d6c:	424711e0 	.word	0x424711e0
 8006d70:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006d74:	4b4e      	ldr	r3, [pc, #312]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d1e5      	bne.n	8006d4c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8006d80:	4a4c      	ldr	r2, [pc, #304]	@ (8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d86:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d003      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	695b      	ldr	r3, [r3, #20]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d023      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d003      	beq.n	8006db0 <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d019      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d004      	beq.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006dc4:	d00e      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d019      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a1b      	ldr	r3, [r3, #32]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d115      	bne.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006de2:	d110      	bne.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685a      	ldr	r2, [r3, #4]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	019b      	lsls	r3, r3, #6
 8006dee:	431a      	orrs	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	061b      	lsls	r3, r3, #24
 8006df6:	431a      	orrs	r2, r3
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	691b      	ldr	r3, [r3, #16]
 8006dfc:	071b      	lsls	r3, r3, #28
 8006dfe:	492c      	ldr	r1, [pc, #176]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e00:	4313      	orrs	r3, r2
 8006e02:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d010      	beq.n	8006e34 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685a      	ldr	r2, [r3, #4]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	019b      	lsls	r3, r3, #6
 8006e1c:	431a      	orrs	r2, r3
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	061b      	lsls	r3, r3, #24
 8006e24:	431a      	orrs	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	691b      	ldr	r3, [r3, #16]
 8006e2a:	071b      	lsls	r3, r3, #28
 8006e2c:	4920      	ldr	r1, [pc, #128]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006e34:	4b20      	ldr	r3, [pc, #128]	@ (8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8006e36:	2201      	movs	r2, #1
 8006e38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006e3a:	f7fc ff83 	bl	8003d44 <HAL_GetTick>
 8006e3e:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e40:	e008      	b.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006e42:	f7fc ff7f 	bl	8003d44 <HAL_GetTick>
 8006e46:	4602      	mov	r2, r0
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	1ad3      	subs	r3, r2, r3
 8006e4c:	2b02      	cmp	r3, #2
 8006e4e:	d901      	bls.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006e50:	2303      	movs	r3, #3
 8006e52:	e028      	b.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006e54:	4b16      	ldr	r3, [pc, #88]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d0f0      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d00a      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006e6c:	4b10      	ldr	r3, [pc, #64]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e72:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e7a:	490d      	ldr	r1, [pc, #52]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d00a      	beq.n	8006ea4 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006e8e:	4b08      	ldr	r3, [pc, #32]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e94:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e9c:	4904      	ldr	r1, [pc, #16]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006ea4:	2300      	movs	r3, #0
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3718      	adds	r7, #24
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	40023800 	.word	0x40023800
 8006eb4:	424710d8 	.word	0x424710d8
 8006eb8:	42470068 	.word	0x42470068

08006ebc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b086      	sub	sp, #24
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d101      	bne.n	8006ece <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e273      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d075      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006eda:	4b88      	ldr	r3, [pc, #544]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	f003 030c 	and.w	r3, r3, #12
 8006ee2:	2b04      	cmp	r3, #4
 8006ee4:	d00c      	beq.n	8006f00 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ee6:	4b85      	ldr	r3, [pc, #532]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	f003 030c 	and.w	r3, r3, #12
        || \
 8006eee:	2b08      	cmp	r3, #8
 8006ef0:	d112      	bne.n	8006f18 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006ef2:	4b82      	ldr	r3, [pc, #520]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006efa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006efe:	d10b      	bne.n	8006f18 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f00:	4b7e      	ldr	r3, [pc, #504]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d05b      	beq.n	8006fc4 <HAL_RCC_OscConfig+0x108>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d157      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e24e      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	685b      	ldr	r3, [r3, #4]
 8006f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f20:	d106      	bne.n	8006f30 <HAL_RCC_OscConfig+0x74>
 8006f22:	4b76      	ldr	r3, [pc, #472]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a75      	ldr	r2, [pc, #468]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f2c:	6013      	str	r3, [r2, #0]
 8006f2e:	e01d      	b.n	8006f6c <HAL_RCC_OscConfig+0xb0>
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	685b      	ldr	r3, [r3, #4]
 8006f34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006f38:	d10c      	bne.n	8006f54 <HAL_RCC_OscConfig+0x98>
 8006f3a:	4b70      	ldr	r3, [pc, #448]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a6f      	ldr	r2, [pc, #444]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006f44:	6013      	str	r3, [r2, #0]
 8006f46:	4b6d      	ldr	r3, [pc, #436]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	4a6c      	ldr	r2, [pc, #432]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f50:	6013      	str	r3, [r2, #0]
 8006f52:	e00b      	b.n	8006f6c <HAL_RCC_OscConfig+0xb0>
 8006f54:	4b69      	ldr	r3, [pc, #420]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	4a68      	ldr	r2, [pc, #416]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f5e:	6013      	str	r3, [r2, #0]
 8006f60:	4b66      	ldr	r3, [pc, #408]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4a65      	ldr	r2, [pc, #404]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d013      	beq.n	8006f9c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f74:	f7fc fee6 	bl	8003d44 <HAL_GetTick>
 8006f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f7a:	e008      	b.n	8006f8e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f7c:	f7fc fee2 	bl	8003d44 <HAL_GetTick>
 8006f80:	4602      	mov	r2, r0
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	2b64      	cmp	r3, #100	@ 0x64
 8006f88:	d901      	bls.n	8006f8e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f8a:	2303      	movs	r3, #3
 8006f8c:	e213      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f8e:	4b5b      	ldr	r3, [pc, #364]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d0f0      	beq.n	8006f7c <HAL_RCC_OscConfig+0xc0>
 8006f9a:	e014      	b.n	8006fc6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f9c:	f7fc fed2 	bl	8003d44 <HAL_GetTick>
 8006fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fa2:	e008      	b.n	8006fb6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006fa4:	f7fc fece 	bl	8003d44 <HAL_GetTick>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	693b      	ldr	r3, [r7, #16]
 8006fac:	1ad3      	subs	r3, r2, r3
 8006fae:	2b64      	cmp	r3, #100	@ 0x64
 8006fb0:	d901      	bls.n	8006fb6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006fb2:	2303      	movs	r3, #3
 8006fb4:	e1ff      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006fb6:	4b51      	ldr	r3, [pc, #324]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1f0      	bne.n	8006fa4 <HAL_RCC_OscConfig+0xe8>
 8006fc2:	e000      	b.n	8006fc6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0302 	and.w	r3, r3, #2
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d063      	beq.n	800709a <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006fd2:	4b4a      	ldr	r3, [pc, #296]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006fd4:	689b      	ldr	r3, [r3, #8]
 8006fd6:	f003 030c 	and.w	r3, r3, #12
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d00b      	beq.n	8006ff6 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fde:	4b47      	ldr	r3, [pc, #284]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f003 030c 	and.w	r3, r3, #12
        || \
 8006fe6:	2b08      	cmp	r3, #8
 8006fe8:	d11c      	bne.n	8007024 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006fea:	4b44      	ldr	r3, [pc, #272]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006fec:	685b      	ldr	r3, [r3, #4]
 8006fee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d116      	bne.n	8007024 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006ff6:	4b41      	ldr	r3, [pc, #260]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f003 0302 	and.w	r3, r3, #2
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d005      	beq.n	800700e <HAL_RCC_OscConfig+0x152>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	68db      	ldr	r3, [r3, #12]
 8007006:	2b01      	cmp	r3, #1
 8007008:	d001      	beq.n	800700e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e1d3      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800700e:	4b3b      	ldr	r3, [pc, #236]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
 800701a:	00db      	lsls	r3, r3, #3
 800701c:	4937      	ldr	r1, [pc, #220]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 800701e:	4313      	orrs	r3, r2
 8007020:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007022:	e03a      	b.n	800709a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d020      	beq.n	800706e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800702c:	4b34      	ldr	r3, [pc, #208]	@ (8007100 <HAL_RCC_OscConfig+0x244>)
 800702e:	2201      	movs	r2, #1
 8007030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007032:	f7fc fe87 	bl	8003d44 <HAL_GetTick>
 8007036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007038:	e008      	b.n	800704c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800703a:	f7fc fe83 	bl	8003d44 <HAL_GetTick>
 800703e:	4602      	mov	r2, r0
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	2b02      	cmp	r3, #2
 8007046:	d901      	bls.n	800704c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007048:	2303      	movs	r3, #3
 800704a:	e1b4      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800704c:	4b2b      	ldr	r3, [pc, #172]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 0302 	and.w	r3, r3, #2
 8007054:	2b00      	cmp	r3, #0
 8007056:	d0f0      	beq.n	800703a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007058:	4b28      	ldr	r3, [pc, #160]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	00db      	lsls	r3, r3, #3
 8007066:	4925      	ldr	r1, [pc, #148]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8007068:	4313      	orrs	r3, r2
 800706a:	600b      	str	r3, [r1, #0]
 800706c:	e015      	b.n	800709a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800706e:	4b24      	ldr	r3, [pc, #144]	@ (8007100 <HAL_RCC_OscConfig+0x244>)
 8007070:	2200      	movs	r2, #0
 8007072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007074:	f7fc fe66 	bl	8003d44 <HAL_GetTick>
 8007078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800707a:	e008      	b.n	800708e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800707c:	f7fc fe62 	bl	8003d44 <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	693b      	ldr	r3, [r7, #16]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	2b02      	cmp	r3, #2
 8007088:	d901      	bls.n	800708e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e193      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800708e:	4b1b      	ldr	r3, [pc, #108]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1f0      	bne.n	800707c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0308 	and.w	r3, r3, #8
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d036      	beq.n	8007114 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d016      	beq.n	80070dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070ae:	4b15      	ldr	r3, [pc, #84]	@ (8007104 <HAL_RCC_OscConfig+0x248>)
 80070b0:	2201      	movs	r2, #1
 80070b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070b4:	f7fc fe46 	bl	8003d44 <HAL_GetTick>
 80070b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070ba:	e008      	b.n	80070ce <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070bc:	f7fc fe42 	bl	8003d44 <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	693b      	ldr	r3, [r7, #16]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d901      	bls.n	80070ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	e173      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80070ce:	4b0b      	ldr	r3, [pc, #44]	@ (80070fc <HAL_RCC_OscConfig+0x240>)
 80070d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070d2:	f003 0302 	and.w	r3, r3, #2
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d0f0      	beq.n	80070bc <HAL_RCC_OscConfig+0x200>
 80070da:	e01b      	b.n	8007114 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070dc:	4b09      	ldr	r3, [pc, #36]	@ (8007104 <HAL_RCC_OscConfig+0x248>)
 80070de:	2200      	movs	r2, #0
 80070e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070e2:	f7fc fe2f 	bl	8003d44 <HAL_GetTick>
 80070e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80070e8:	e00e      	b.n	8007108 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070ea:	f7fc fe2b 	bl	8003d44 <HAL_GetTick>
 80070ee:	4602      	mov	r2, r0
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	1ad3      	subs	r3, r2, r3
 80070f4:	2b02      	cmp	r3, #2
 80070f6:	d907      	bls.n	8007108 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80070f8:	2303      	movs	r3, #3
 80070fa:	e15c      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
 80070fc:	40023800 	.word	0x40023800
 8007100:	42470000 	.word	0x42470000
 8007104:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007108:	4b8a      	ldr	r3, [pc, #552]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 800710a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800710c:	f003 0302 	and.w	r3, r3, #2
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1ea      	bne.n	80070ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	f000 8097 	beq.w	8007250 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007122:	2300      	movs	r3, #0
 8007124:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007126:	4b83      	ldr	r3, [pc, #524]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 8007128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800712a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800712e:	2b00      	cmp	r3, #0
 8007130:	d10f      	bne.n	8007152 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007132:	2300      	movs	r3, #0
 8007134:	60bb      	str	r3, [r7, #8]
 8007136:	4b7f      	ldr	r3, [pc, #508]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 8007138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713a:	4a7e      	ldr	r2, [pc, #504]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 800713c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007140:	6413      	str	r3, [r2, #64]	@ 0x40
 8007142:	4b7c      	ldr	r3, [pc, #496]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 8007144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800714a:	60bb      	str	r3, [r7, #8]
 800714c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800714e:	2301      	movs	r3, #1
 8007150:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007152:	4b79      	ldr	r3, [pc, #484]	@ (8007338 <HAL_RCC_OscConfig+0x47c>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800715a:	2b00      	cmp	r3, #0
 800715c:	d118      	bne.n	8007190 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800715e:	4b76      	ldr	r3, [pc, #472]	@ (8007338 <HAL_RCC_OscConfig+0x47c>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a75      	ldr	r2, [pc, #468]	@ (8007338 <HAL_RCC_OscConfig+0x47c>)
 8007164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800716a:	f7fc fdeb 	bl	8003d44 <HAL_GetTick>
 800716e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007170:	e008      	b.n	8007184 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007172:	f7fc fde7 	bl	8003d44 <HAL_GetTick>
 8007176:	4602      	mov	r2, r0
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	1ad3      	subs	r3, r2, r3
 800717c:	2b02      	cmp	r3, #2
 800717e:	d901      	bls.n	8007184 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007180:	2303      	movs	r3, #3
 8007182:	e118      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007184:	4b6c      	ldr	r3, [pc, #432]	@ (8007338 <HAL_RCC_OscConfig+0x47c>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800718c:	2b00      	cmp	r3, #0
 800718e:	d0f0      	beq.n	8007172 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	2b01      	cmp	r3, #1
 8007196:	d106      	bne.n	80071a6 <HAL_RCC_OscConfig+0x2ea>
 8007198:	4b66      	ldr	r3, [pc, #408]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 800719a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800719c:	4a65      	ldr	r2, [pc, #404]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 800719e:	f043 0301 	orr.w	r3, r3, #1
 80071a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80071a4:	e01c      	b.n	80071e0 <HAL_RCC_OscConfig+0x324>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	2b05      	cmp	r3, #5
 80071ac:	d10c      	bne.n	80071c8 <HAL_RCC_OscConfig+0x30c>
 80071ae:	4b61      	ldr	r3, [pc, #388]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071b2:	4a60      	ldr	r2, [pc, #384]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071b4:	f043 0304 	orr.w	r3, r3, #4
 80071b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80071ba:	4b5e      	ldr	r3, [pc, #376]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071be:	4a5d      	ldr	r2, [pc, #372]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071c0:	f043 0301 	orr.w	r3, r3, #1
 80071c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80071c6:	e00b      	b.n	80071e0 <HAL_RCC_OscConfig+0x324>
 80071c8:	4b5a      	ldr	r3, [pc, #360]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071cc:	4a59      	ldr	r2, [pc, #356]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071ce:	f023 0301 	bic.w	r3, r3, #1
 80071d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80071d4:	4b57      	ldr	r3, [pc, #348]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071d8:	4a56      	ldr	r2, [pc, #344]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80071da:	f023 0304 	bic.w	r3, r3, #4
 80071de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d015      	beq.n	8007214 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071e8:	f7fc fdac 	bl	8003d44 <HAL_GetTick>
 80071ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80071ee:	e00a      	b.n	8007206 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071f0:	f7fc fda8 	bl	8003d44 <HAL_GetTick>
 80071f4:	4602      	mov	r2, r0
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	1ad3      	subs	r3, r2, r3
 80071fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071fe:	4293      	cmp	r3, r2
 8007200:	d901      	bls.n	8007206 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e0d7      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007206:	4b4b      	ldr	r3, [pc, #300]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 8007208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800720a:	f003 0302 	and.w	r3, r3, #2
 800720e:	2b00      	cmp	r3, #0
 8007210:	d0ee      	beq.n	80071f0 <HAL_RCC_OscConfig+0x334>
 8007212:	e014      	b.n	800723e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007214:	f7fc fd96 	bl	8003d44 <HAL_GetTick>
 8007218:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800721a:	e00a      	b.n	8007232 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800721c:	f7fc fd92 	bl	8003d44 <HAL_GetTick>
 8007220:	4602      	mov	r2, r0
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	f241 3288 	movw	r2, #5000	@ 0x1388
 800722a:	4293      	cmp	r3, r2
 800722c:	d901      	bls.n	8007232 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e0c1      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007232:	4b40      	ldr	r3, [pc, #256]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 8007234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007236:	f003 0302 	and.w	r3, r3, #2
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1ee      	bne.n	800721c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800723e:	7dfb      	ldrb	r3, [r7, #23]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d105      	bne.n	8007250 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007244:	4b3b      	ldr	r3, [pc, #236]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 8007246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007248:	4a3a      	ldr	r2, [pc, #232]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 800724a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800724e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	699b      	ldr	r3, [r3, #24]
 8007254:	2b00      	cmp	r3, #0
 8007256:	f000 80ad 	beq.w	80073b4 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800725a:	4b36      	ldr	r3, [pc, #216]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f003 030c 	and.w	r3, r3, #12
 8007262:	2b08      	cmp	r3, #8
 8007264:	d060      	beq.n	8007328 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	699b      	ldr	r3, [r3, #24]
 800726a:	2b02      	cmp	r3, #2
 800726c:	d145      	bne.n	80072fa <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800726e:	4b33      	ldr	r3, [pc, #204]	@ (800733c <HAL_RCC_OscConfig+0x480>)
 8007270:	2200      	movs	r2, #0
 8007272:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007274:	f7fc fd66 	bl	8003d44 <HAL_GetTick>
 8007278:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800727a:	e008      	b.n	800728e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800727c:	f7fc fd62 	bl	8003d44 <HAL_GetTick>
 8007280:	4602      	mov	r2, r0
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	2b02      	cmp	r3, #2
 8007288:	d901      	bls.n	800728e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	e093      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800728e:	4b29      	ldr	r3, [pc, #164]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1f0      	bne.n	800727c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	69da      	ldr	r2, [r3, #28]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a1b      	ldr	r3, [r3, #32]
 80072a2:	431a      	orrs	r2, r3
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a8:	019b      	lsls	r3, r3, #6
 80072aa:	431a      	orrs	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b0:	085b      	lsrs	r3, r3, #1
 80072b2:	3b01      	subs	r3, #1
 80072b4:	041b      	lsls	r3, r3, #16
 80072b6:	431a      	orrs	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072bc:	061b      	lsls	r3, r3, #24
 80072be:	431a      	orrs	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c4:	071b      	lsls	r3, r3, #28
 80072c6:	491b      	ldr	r1, [pc, #108]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80072c8:	4313      	orrs	r3, r2
 80072ca:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072cc:	4b1b      	ldr	r3, [pc, #108]	@ (800733c <HAL_RCC_OscConfig+0x480>)
 80072ce:	2201      	movs	r2, #1
 80072d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072d2:	f7fc fd37 	bl	8003d44 <HAL_GetTick>
 80072d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072d8:	e008      	b.n	80072ec <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072da:	f7fc fd33 	bl	8003d44 <HAL_GetTick>
 80072de:	4602      	mov	r2, r0
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	1ad3      	subs	r3, r2, r3
 80072e4:	2b02      	cmp	r3, #2
 80072e6:	d901      	bls.n	80072ec <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 80072e8:	2303      	movs	r3, #3
 80072ea:	e064      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80072ec:	4b11      	ldr	r3, [pc, #68]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d0f0      	beq.n	80072da <HAL_RCC_OscConfig+0x41e>
 80072f8:	e05c      	b.n	80073b4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80072fa:	4b10      	ldr	r3, [pc, #64]	@ (800733c <HAL_RCC_OscConfig+0x480>)
 80072fc:	2200      	movs	r2, #0
 80072fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007300:	f7fc fd20 	bl	8003d44 <HAL_GetTick>
 8007304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007306:	e008      	b.n	800731a <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007308:	f7fc fd1c 	bl	8003d44 <HAL_GetTick>
 800730c:	4602      	mov	r2, r0
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	1ad3      	subs	r3, r2, r3
 8007312:	2b02      	cmp	r3, #2
 8007314:	d901      	bls.n	800731a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e04d      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800731a:	4b06      	ldr	r3, [pc, #24]	@ (8007334 <HAL_RCC_OscConfig+0x478>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007322:	2b00      	cmp	r3, #0
 8007324:	d1f0      	bne.n	8007308 <HAL_RCC_OscConfig+0x44c>
 8007326:	e045      	b.n	80073b4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	699b      	ldr	r3, [r3, #24]
 800732c:	2b01      	cmp	r3, #1
 800732e:	d107      	bne.n	8007340 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8007330:	2301      	movs	r3, #1
 8007332:	e040      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
 8007334:	40023800 	.word	0x40023800
 8007338:	40007000 	.word	0x40007000
 800733c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007340:	4b1f      	ldr	r3, [pc, #124]	@ (80073c0 <HAL_RCC_OscConfig+0x504>)
 8007342:	685b      	ldr	r3, [r3, #4]
 8007344:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d030      	beq.n	80073b0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007358:	429a      	cmp	r2, r3
 800735a:	d129      	bne.n	80073b0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007366:	429a      	cmp	r2, r3
 8007368:	d122      	bne.n	80073b0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800736a:	68fa      	ldr	r2, [r7, #12]
 800736c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007370:	4013      	ands	r3, r2
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007376:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007378:	4293      	cmp	r3, r2
 800737a:	d119      	bne.n	80073b0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007386:	085b      	lsrs	r3, r3, #1
 8007388:	3b01      	subs	r3, #1
 800738a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800738c:	429a      	cmp	r2, r3
 800738e:	d10f      	bne.n	80073b0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800739a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800739c:	429a      	cmp	r2, r3
 800739e:	d107      	bne.n	80073b0 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073aa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d001      	beq.n	80073b4 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e000      	b.n	80073b6 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3718      	adds	r7, #24
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	40023800 	.word	0x40023800

080073c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e041      	b.n	800745a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d106      	bne.n	80073f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f7fc f9a8 	bl	8003740 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	3304      	adds	r3, #4
 8007400:	4619      	mov	r1, r3
 8007402:	4610      	mov	r0, r2
 8007404:	f000 fad8 	bl	80079b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3708      	adds	r7, #8
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}

08007462 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007462:	b580      	push	{r7, lr}
 8007464:	b082      	sub	sp, #8
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d101      	bne.n	8007474 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e041      	b.n	80074f8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800747a:	b2db      	uxtb	r3, r3
 800747c:	2b00      	cmp	r3, #0
 800747e:	d106      	bne.n	800748e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 f839 	bl	8007500 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2202      	movs	r2, #2
 8007492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	3304      	adds	r3, #4
 800749e:	4619      	mov	r1, r3
 80074a0:	4610      	mov	r0, r2
 80074a2:	f000 fa89 	bl	80079b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2201      	movs	r2, #1
 80074d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2201      	movs	r2, #1
 80074da:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2201      	movs	r2, #1
 80074e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2201      	movs	r2, #1
 80074ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2201      	movs	r2, #1
 80074f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80074f6:	2300      	movs	r3, #0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007500:	b480      	push	{r7}
 8007502:	b083      	sub	sp, #12
 8007504:	af00      	add	r7, sp, #0
 8007506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007508:	bf00      	nop
 800750a:	370c      	adds	r7, #12
 800750c:	46bd      	mov	sp, r7
 800750e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007512:	4770      	bx	lr

08007514 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d109      	bne.n	8007538 <HAL_TIM_PWM_Start+0x24>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800752a:	b2db      	uxtb	r3, r3
 800752c:	2b01      	cmp	r3, #1
 800752e:	bf14      	ite	ne
 8007530:	2301      	movne	r3, #1
 8007532:	2300      	moveq	r3, #0
 8007534:	b2db      	uxtb	r3, r3
 8007536:	e022      	b.n	800757e <HAL_TIM_PWM_Start+0x6a>
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	2b04      	cmp	r3, #4
 800753c:	d109      	bne.n	8007552 <HAL_TIM_PWM_Start+0x3e>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b01      	cmp	r3, #1
 8007548:	bf14      	ite	ne
 800754a:	2301      	movne	r3, #1
 800754c:	2300      	moveq	r3, #0
 800754e:	b2db      	uxtb	r3, r3
 8007550:	e015      	b.n	800757e <HAL_TIM_PWM_Start+0x6a>
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	2b08      	cmp	r3, #8
 8007556:	d109      	bne.n	800756c <HAL_TIM_PWM_Start+0x58>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800755e:	b2db      	uxtb	r3, r3
 8007560:	2b01      	cmp	r3, #1
 8007562:	bf14      	ite	ne
 8007564:	2301      	movne	r3, #1
 8007566:	2300      	moveq	r3, #0
 8007568:	b2db      	uxtb	r3, r3
 800756a:	e008      	b.n	800757e <HAL_TIM_PWM_Start+0x6a>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007572:	b2db      	uxtb	r3, r3
 8007574:	2b01      	cmp	r3, #1
 8007576:	bf14      	ite	ne
 8007578:	2301      	movne	r3, #1
 800757a:	2300      	moveq	r3, #0
 800757c:	b2db      	uxtb	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	d001      	beq.n	8007586 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007582:	2301      	movs	r3, #1
 8007584:	e07c      	b.n	8007680 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d104      	bne.n	8007596 <HAL_TIM_PWM_Start+0x82>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007594:	e013      	b.n	80075be <HAL_TIM_PWM_Start+0xaa>
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	2b04      	cmp	r3, #4
 800759a:	d104      	bne.n	80075a6 <HAL_TIM_PWM_Start+0x92>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2202      	movs	r2, #2
 80075a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075a4:	e00b      	b.n	80075be <HAL_TIM_PWM_Start+0xaa>
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	2b08      	cmp	r3, #8
 80075aa:	d104      	bne.n	80075b6 <HAL_TIM_PWM_Start+0xa2>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2202      	movs	r2, #2
 80075b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075b4:	e003      	b.n	80075be <HAL_TIM_PWM_Start+0xaa>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2202      	movs	r2, #2
 80075ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	2201      	movs	r2, #1
 80075c4:	6839      	ldr	r1, [r7, #0]
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 fcec 	bl	8007fa4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007688 <HAL_TIM_PWM_Start+0x174>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d004      	beq.n	80075e0 <HAL_TIM_PWM_Start+0xcc>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a2c      	ldr	r2, [pc, #176]	@ (800768c <HAL_TIM_PWM_Start+0x178>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d101      	bne.n	80075e4 <HAL_TIM_PWM_Start+0xd0>
 80075e0:	2301      	movs	r3, #1
 80075e2:	e000      	b.n	80075e6 <HAL_TIM_PWM_Start+0xd2>
 80075e4:	2300      	movs	r3, #0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d007      	beq.n	80075fa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80075f8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a22      	ldr	r2, [pc, #136]	@ (8007688 <HAL_TIM_PWM_Start+0x174>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d022      	beq.n	800764a <HAL_TIM_PWM_Start+0x136>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800760c:	d01d      	beq.n	800764a <HAL_TIM_PWM_Start+0x136>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a1f      	ldr	r2, [pc, #124]	@ (8007690 <HAL_TIM_PWM_Start+0x17c>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d018      	beq.n	800764a <HAL_TIM_PWM_Start+0x136>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a1d      	ldr	r2, [pc, #116]	@ (8007694 <HAL_TIM_PWM_Start+0x180>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d013      	beq.n	800764a <HAL_TIM_PWM_Start+0x136>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a1c      	ldr	r2, [pc, #112]	@ (8007698 <HAL_TIM_PWM_Start+0x184>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d00e      	beq.n	800764a <HAL_TIM_PWM_Start+0x136>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a16      	ldr	r2, [pc, #88]	@ (800768c <HAL_TIM_PWM_Start+0x178>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d009      	beq.n	800764a <HAL_TIM_PWM_Start+0x136>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a18      	ldr	r2, [pc, #96]	@ (800769c <HAL_TIM_PWM_Start+0x188>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d004      	beq.n	800764a <HAL_TIM_PWM_Start+0x136>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a16      	ldr	r2, [pc, #88]	@ (80076a0 <HAL_TIM_PWM_Start+0x18c>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d111      	bne.n	800766e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	f003 0307 	and.w	r3, r3, #7
 8007654:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2b06      	cmp	r3, #6
 800765a:	d010      	beq.n	800767e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f042 0201 	orr.w	r2, r2, #1
 800766a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800766c:	e007      	b.n	800767e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f042 0201 	orr.w	r2, r2, #1
 800767c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800767e:	2300      	movs	r3, #0
}
 8007680:	4618      	mov	r0, r3
 8007682:	3710      	adds	r7, #16
 8007684:	46bd      	mov	sp, r7
 8007686:	bd80      	pop	{r7, pc}
 8007688:	40010000 	.word	0x40010000
 800768c:	40010400 	.word	0x40010400
 8007690:	40000400 	.word	0x40000400
 8007694:	40000800 	.word	0x40000800
 8007698:	40000c00 	.word	0x40000c00
 800769c:	40014000 	.word	0x40014000
 80076a0:	40001800 	.word	0x40001800

080076a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b086      	sub	sp, #24
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	60f8      	str	r0, [r7, #12]
 80076ac:	60b9      	str	r1, [r7, #8]
 80076ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80076b0:	2300      	movs	r3, #0
 80076b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076ba:	2b01      	cmp	r3, #1
 80076bc:	d101      	bne.n	80076c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80076be:	2302      	movs	r3, #2
 80076c0:	e0ae      	b.n	8007820 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2201      	movs	r2, #1
 80076c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	2b0c      	cmp	r3, #12
 80076ce:	f200 809f 	bhi.w	8007810 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80076d2:	a201      	add	r2, pc, #4	@ (adr r2, 80076d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80076d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076d8:	0800770d 	.word	0x0800770d
 80076dc:	08007811 	.word	0x08007811
 80076e0:	08007811 	.word	0x08007811
 80076e4:	08007811 	.word	0x08007811
 80076e8:	0800774d 	.word	0x0800774d
 80076ec:	08007811 	.word	0x08007811
 80076f0:	08007811 	.word	0x08007811
 80076f4:	08007811 	.word	0x08007811
 80076f8:	0800778f 	.word	0x0800778f
 80076fc:	08007811 	.word	0x08007811
 8007700:	08007811 	.word	0x08007811
 8007704:	08007811 	.word	0x08007811
 8007708:	080077cf 	.word	0x080077cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	68b9      	ldr	r1, [r7, #8]
 8007712:	4618      	mov	r0, r3
 8007714:	f000 f9fc 	bl	8007b10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	699a      	ldr	r2, [r3, #24]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f042 0208 	orr.w	r2, r2, #8
 8007726:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	699a      	ldr	r2, [r3, #24]
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f022 0204 	bic.w	r2, r2, #4
 8007736:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	6999      	ldr	r1, [r3, #24]
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	691a      	ldr	r2, [r3, #16]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	619a      	str	r2, [r3, #24]
      break;
 800774a:	e064      	b.n	8007816 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68b9      	ldr	r1, [r7, #8]
 8007752:	4618      	mov	r0, r3
 8007754:	f000 fa4c 	bl	8007bf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	699a      	ldr	r2, [r3, #24]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007766:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	699a      	ldr	r2, [r3, #24]
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007776:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	6999      	ldr	r1, [r3, #24]
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	691b      	ldr	r3, [r3, #16]
 8007782:	021a      	lsls	r2, r3, #8
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	430a      	orrs	r2, r1
 800778a:	619a      	str	r2, [r3, #24]
      break;
 800778c:	e043      	b.n	8007816 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68b9      	ldr	r1, [r7, #8]
 8007794:	4618      	mov	r0, r3
 8007796:	f000 faa1 	bl	8007cdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	69da      	ldr	r2, [r3, #28]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f042 0208 	orr.w	r2, r2, #8
 80077a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	69da      	ldr	r2, [r3, #28]
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f022 0204 	bic.w	r2, r2, #4
 80077b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	69d9      	ldr	r1, [r3, #28]
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	691a      	ldr	r2, [r3, #16]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	430a      	orrs	r2, r1
 80077ca:	61da      	str	r2, [r3, #28]
      break;
 80077cc:	e023      	b.n	8007816 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	68b9      	ldr	r1, [r7, #8]
 80077d4:	4618      	mov	r0, r3
 80077d6:	f000 faf5 	bl	8007dc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	69da      	ldr	r2, [r3, #28]
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80077e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	69da      	ldr	r2, [r3, #28]
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80077f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	69d9      	ldr	r1, [r3, #28]
 8007800:	68bb      	ldr	r3, [r7, #8]
 8007802:	691b      	ldr	r3, [r3, #16]
 8007804:	021a      	lsls	r2, r3, #8
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	430a      	orrs	r2, r1
 800780c:	61da      	str	r2, [r3, #28]
      break;
 800780e:	e002      	b.n	8007816 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	75fb      	strb	r3, [r7, #23]
      break;
 8007814:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800781e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3718      	adds	r7, #24
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007832:	2300      	movs	r3, #0
 8007834:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800783c:	2b01      	cmp	r3, #1
 800783e:	d101      	bne.n	8007844 <HAL_TIM_ConfigClockSource+0x1c>
 8007840:	2302      	movs	r3, #2
 8007842:	e0b4      	b.n	80079ae <HAL_TIM_ConfigClockSource+0x186>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	2202      	movs	r2, #2
 8007850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007862:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007864:	68bb      	ldr	r3, [r7, #8]
 8007866:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800786a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800787c:	d03e      	beq.n	80078fc <HAL_TIM_ConfigClockSource+0xd4>
 800787e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007882:	f200 8087 	bhi.w	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 8007886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800788a:	f000 8086 	beq.w	800799a <HAL_TIM_ConfigClockSource+0x172>
 800788e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007892:	d87f      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 8007894:	2b70      	cmp	r3, #112	@ 0x70
 8007896:	d01a      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0xa6>
 8007898:	2b70      	cmp	r3, #112	@ 0x70
 800789a:	d87b      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 800789c:	2b60      	cmp	r3, #96	@ 0x60
 800789e:	d050      	beq.n	8007942 <HAL_TIM_ConfigClockSource+0x11a>
 80078a0:	2b60      	cmp	r3, #96	@ 0x60
 80078a2:	d877      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 80078a4:	2b50      	cmp	r3, #80	@ 0x50
 80078a6:	d03c      	beq.n	8007922 <HAL_TIM_ConfigClockSource+0xfa>
 80078a8:	2b50      	cmp	r3, #80	@ 0x50
 80078aa:	d873      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 80078ac:	2b40      	cmp	r3, #64	@ 0x40
 80078ae:	d058      	beq.n	8007962 <HAL_TIM_ConfigClockSource+0x13a>
 80078b0:	2b40      	cmp	r3, #64	@ 0x40
 80078b2:	d86f      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 80078b4:	2b30      	cmp	r3, #48	@ 0x30
 80078b6:	d064      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x15a>
 80078b8:	2b30      	cmp	r3, #48	@ 0x30
 80078ba:	d86b      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 80078bc:	2b20      	cmp	r3, #32
 80078be:	d060      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x15a>
 80078c0:	2b20      	cmp	r3, #32
 80078c2:	d867      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d05c      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x15a>
 80078c8:	2b10      	cmp	r3, #16
 80078ca:	d05a      	beq.n	8007982 <HAL_TIM_ConfigClockSource+0x15a>
 80078cc:	e062      	b.n	8007994 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078de:	f000 fb41 	bl	8007f64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	689b      	ldr	r3, [r3, #8]
 80078e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80078f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68ba      	ldr	r2, [r7, #8]
 80078f8:	609a      	str	r2, [r3, #8]
      break;
 80078fa:	e04f      	b.n	800799c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800790c:	f000 fb2a 	bl	8007f64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	689a      	ldr	r2, [r3, #8]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800791e:	609a      	str	r2, [r3, #8]
      break;
 8007920:	e03c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800792e:	461a      	mov	r2, r3
 8007930:	f000 fa9e 	bl	8007e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2150      	movs	r1, #80	@ 0x50
 800793a:	4618      	mov	r0, r3
 800793c:	f000 faf7 	bl	8007f2e <TIM_ITRx_SetConfig>
      break;
 8007940:	e02c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800794a:	683b      	ldr	r3, [r7, #0]
 800794c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800794e:	461a      	mov	r2, r3
 8007950:	f000 fabd 	bl	8007ece <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2160      	movs	r1, #96	@ 0x60
 800795a:	4618      	mov	r0, r3
 800795c:	f000 fae7 	bl	8007f2e <TIM_ITRx_SetConfig>
      break;
 8007960:	e01c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800796e:	461a      	mov	r2, r3
 8007970:	f000 fa7e 	bl	8007e70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	2140      	movs	r1, #64	@ 0x40
 800797a:	4618      	mov	r0, r3
 800797c:	f000 fad7 	bl	8007f2e <TIM_ITRx_SetConfig>
      break;
 8007980:	e00c      	b.n	800799c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4619      	mov	r1, r3
 800798c:	4610      	mov	r0, r2
 800798e:	f000 face 	bl	8007f2e <TIM_ITRx_SetConfig>
      break;
 8007992:	e003      	b.n	800799c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	73fb      	strb	r3, [r7, #15]
      break;
 8007998:	e000      	b.n	800799c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800799a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2200      	movs	r2, #0
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3710      	adds	r7, #16
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
	...

080079b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b085      	sub	sp, #20
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	4a46      	ldr	r2, [pc, #280]	@ (8007ae4 <TIM_Base_SetConfig+0x12c>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d013      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079d6:	d00f      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a43      	ldr	r2, [pc, #268]	@ (8007ae8 <TIM_Base_SetConfig+0x130>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d00b      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a42      	ldr	r2, [pc, #264]	@ (8007aec <TIM_Base_SetConfig+0x134>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d007      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a41      	ldr	r2, [pc, #260]	@ (8007af0 <TIM_Base_SetConfig+0x138>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d003      	beq.n	80079f8 <TIM_Base_SetConfig+0x40>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a40      	ldr	r2, [pc, #256]	@ (8007af4 <TIM_Base_SetConfig+0x13c>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d108      	bne.n	8007a0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	4a35      	ldr	r2, [pc, #212]	@ (8007ae4 <TIM_Base_SetConfig+0x12c>)
 8007a0e:	4293      	cmp	r3, r2
 8007a10:	d02b      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a18:	d027      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a32      	ldr	r2, [pc, #200]	@ (8007ae8 <TIM_Base_SetConfig+0x130>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d023      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a31      	ldr	r2, [pc, #196]	@ (8007aec <TIM_Base_SetConfig+0x134>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d01f      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a30      	ldr	r2, [pc, #192]	@ (8007af0 <TIM_Base_SetConfig+0x138>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d01b      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a2f      	ldr	r2, [pc, #188]	@ (8007af4 <TIM_Base_SetConfig+0x13c>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d017      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a2e      	ldr	r2, [pc, #184]	@ (8007af8 <TIM_Base_SetConfig+0x140>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d013      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a2d      	ldr	r2, [pc, #180]	@ (8007afc <TIM_Base_SetConfig+0x144>)
 8007a46:	4293      	cmp	r3, r2
 8007a48:	d00f      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a2c      	ldr	r2, [pc, #176]	@ (8007b00 <TIM_Base_SetConfig+0x148>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d00b      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	4a2b      	ldr	r2, [pc, #172]	@ (8007b04 <TIM_Base_SetConfig+0x14c>)
 8007a56:	4293      	cmp	r3, r2
 8007a58:	d007      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	4a2a      	ldr	r2, [pc, #168]	@ (8007b08 <TIM_Base_SetConfig+0x150>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d003      	beq.n	8007a6a <TIM_Base_SetConfig+0xb2>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	4a29      	ldr	r2, [pc, #164]	@ (8007b0c <TIM_Base_SetConfig+0x154>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d108      	bne.n	8007a7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	695b      	ldr	r3, [r3, #20]
 8007a86:	4313      	orrs	r3, r2
 8007a88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	689a      	ldr	r2, [r3, #8]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a10      	ldr	r2, [pc, #64]	@ (8007ae4 <TIM_Base_SetConfig+0x12c>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d003      	beq.n	8007ab0 <TIM_Base_SetConfig+0xf8>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a12      	ldr	r2, [pc, #72]	@ (8007af4 <TIM_Base_SetConfig+0x13c>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d103      	bne.n	8007ab8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	691a      	ldr	r2, [r3, #16]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	f003 0301 	and.w	r3, r3, #1
 8007ac6:	2b01      	cmp	r3, #1
 8007ac8:	d105      	bne.n	8007ad6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	691b      	ldr	r3, [r3, #16]
 8007ace:	f023 0201 	bic.w	r2, r3, #1
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	611a      	str	r2, [r3, #16]
  }
}
 8007ad6:	bf00      	nop
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	40010000 	.word	0x40010000
 8007ae8:	40000400 	.word	0x40000400
 8007aec:	40000800 	.word	0x40000800
 8007af0:	40000c00 	.word	0x40000c00
 8007af4:	40010400 	.word	0x40010400
 8007af8:	40014000 	.word	0x40014000
 8007afc:	40014400 	.word	0x40014400
 8007b00:	40014800 	.word	0x40014800
 8007b04:	40001800 	.word	0x40001800
 8007b08:	40001c00 	.word	0x40001c00
 8007b0c:	40002000 	.word	0x40002000

08007b10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b087      	sub	sp, #28
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
 8007b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6a1b      	ldr	r3, [r3, #32]
 8007b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a1b      	ldr	r3, [r3, #32]
 8007b24:	f023 0201 	bic.w	r2, r3, #1
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	699b      	ldr	r3, [r3, #24]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f023 0303 	bic.w	r3, r3, #3
 8007b46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	68fa      	ldr	r2, [r7, #12]
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f023 0302 	bic.w	r3, r3, #2
 8007b58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	697a      	ldr	r2, [r7, #20]
 8007b60:	4313      	orrs	r3, r2
 8007b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	4a20      	ldr	r2, [pc, #128]	@ (8007be8 <TIM_OC1_SetConfig+0xd8>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d003      	beq.n	8007b74 <TIM_OC1_SetConfig+0x64>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	4a1f      	ldr	r2, [pc, #124]	@ (8007bec <TIM_OC1_SetConfig+0xdc>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d10c      	bne.n	8007b8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b74:	697b      	ldr	r3, [r7, #20]
 8007b76:	f023 0308 	bic.w	r3, r3, #8
 8007b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007b7c:	683b      	ldr	r3, [r7, #0]
 8007b7e:	68db      	ldr	r3, [r3, #12]
 8007b80:	697a      	ldr	r2, [r7, #20]
 8007b82:	4313      	orrs	r3, r2
 8007b84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f023 0304 	bic.w	r3, r3, #4
 8007b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a15      	ldr	r2, [pc, #84]	@ (8007be8 <TIM_OC1_SetConfig+0xd8>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d003      	beq.n	8007b9e <TIM_OC1_SetConfig+0x8e>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a14      	ldr	r2, [pc, #80]	@ (8007bec <TIM_OC1_SetConfig+0xdc>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d111      	bne.n	8007bc2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ba4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007bac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	695b      	ldr	r3, [r3, #20]
 8007bb2:	693a      	ldr	r2, [r7, #16]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bb8:	683b      	ldr	r3, [r7, #0]
 8007bba:	699b      	ldr	r3, [r3, #24]
 8007bbc:	693a      	ldr	r2, [r7, #16]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	68fa      	ldr	r2, [r7, #12]
 8007bcc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	685a      	ldr	r2, [r3, #4]
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	697a      	ldr	r2, [r7, #20]
 8007bda:	621a      	str	r2, [r3, #32]
}
 8007bdc:	bf00      	nop
 8007bde:	371c      	adds	r7, #28
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr
 8007be8:	40010000 	.word	0x40010000
 8007bec:	40010400 	.word	0x40010400

08007bf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b087      	sub	sp, #28
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a1b      	ldr	r3, [r3, #32]
 8007bfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a1b      	ldr	r3, [r3, #32]
 8007c04:	f023 0210 	bic.w	r2, r3, #16
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	021b      	lsls	r3, r3, #8
 8007c2e:	68fa      	ldr	r2, [r7, #12]
 8007c30:	4313      	orrs	r3, r2
 8007c32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c34:	697b      	ldr	r3, [r7, #20]
 8007c36:	f023 0320 	bic.w	r3, r3, #32
 8007c3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	689b      	ldr	r3, [r3, #8]
 8007c40:	011b      	lsls	r3, r3, #4
 8007c42:	697a      	ldr	r2, [r7, #20]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a22      	ldr	r2, [pc, #136]	@ (8007cd4 <TIM_OC2_SetConfig+0xe4>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d003      	beq.n	8007c58 <TIM_OC2_SetConfig+0x68>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	4a21      	ldr	r2, [pc, #132]	@ (8007cd8 <TIM_OC2_SetConfig+0xe8>)
 8007c54:	4293      	cmp	r3, r2
 8007c56:	d10d      	bne.n	8007c74 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	011b      	lsls	r3, r3, #4
 8007c66:	697a      	ldr	r2, [r7, #20]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	4a17      	ldr	r2, [pc, #92]	@ (8007cd4 <TIM_OC2_SetConfig+0xe4>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d003      	beq.n	8007c84 <TIM_OC2_SetConfig+0x94>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	4a16      	ldr	r2, [pc, #88]	@ (8007cd8 <TIM_OC2_SetConfig+0xe8>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d113      	bne.n	8007cac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c8c:	693b      	ldr	r3, [r7, #16]
 8007c8e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	695b      	ldr	r3, [r3, #20]
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	693a      	ldr	r2, [r7, #16]
 8007c9c:	4313      	orrs	r3, r2
 8007c9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	699b      	ldr	r3, [r3, #24]
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	693a      	ldr	r2, [r7, #16]
 8007cb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	685a      	ldr	r2, [r3, #4]
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	621a      	str	r2, [r3, #32]
}
 8007cc6:	bf00      	nop
 8007cc8:	371c      	adds	r7, #28
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr
 8007cd2:	bf00      	nop
 8007cd4:	40010000 	.word	0x40010000
 8007cd8:	40010400 	.word	0x40010400

08007cdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b087      	sub	sp, #28
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a1b      	ldr	r3, [r3, #32]
 8007cea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	69db      	ldr	r3, [r3, #28]
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f023 0303 	bic.w	r3, r3, #3
 8007d12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	689b      	ldr	r3, [r3, #8]
 8007d2a:	021b      	lsls	r3, r3, #8
 8007d2c:	697a      	ldr	r2, [r7, #20]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	4a21      	ldr	r2, [pc, #132]	@ (8007dbc <TIM_OC3_SetConfig+0xe0>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d003      	beq.n	8007d42 <TIM_OC3_SetConfig+0x66>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	4a20      	ldr	r2, [pc, #128]	@ (8007dc0 <TIM_OC3_SetConfig+0xe4>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d10d      	bne.n	8007d5e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007d48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	021b      	lsls	r3, r3, #8
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007d5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	4a16      	ldr	r2, [pc, #88]	@ (8007dbc <TIM_OC3_SetConfig+0xe0>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d003      	beq.n	8007d6e <TIM_OC3_SetConfig+0x92>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	4a15      	ldr	r2, [pc, #84]	@ (8007dc0 <TIM_OC3_SetConfig+0xe4>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d113      	bne.n	8007d96 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	695b      	ldr	r3, [r3, #20]
 8007d82:	011b      	lsls	r3, r3, #4
 8007d84:	693a      	ldr	r2, [r7, #16]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	011b      	lsls	r3, r3, #4
 8007d90:	693a      	ldr	r2, [r7, #16]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	693a      	ldr	r2, [r7, #16]
 8007d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	685a      	ldr	r2, [r3, #4]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	697a      	ldr	r2, [r7, #20]
 8007dae:	621a      	str	r2, [r3, #32]
}
 8007db0:	bf00      	nop
 8007db2:	371c      	adds	r7, #28
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr
 8007dbc:	40010000 	.word	0x40010000
 8007dc0:	40010400 	.word	0x40010400

08007dc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b087      	sub	sp, #28
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6a1b      	ldr	r3, [r3, #32]
 8007dd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a1b      	ldr	r3, [r3, #32]
 8007dd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	69db      	ldr	r3, [r3, #28]
 8007dea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007df2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	021b      	lsls	r3, r3, #8
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	4313      	orrs	r3, r2
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007e08:	693b      	ldr	r3, [r7, #16]
 8007e0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007e0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	031b      	lsls	r3, r3, #12
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a12      	ldr	r2, [pc, #72]	@ (8007e68 <TIM_OC4_SetConfig+0xa4>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d003      	beq.n	8007e2c <TIM_OC4_SetConfig+0x68>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	4a11      	ldr	r2, [pc, #68]	@ (8007e6c <TIM_OC4_SetConfig+0xa8>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d109      	bne.n	8007e40 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	695b      	ldr	r3, [r3, #20]
 8007e38:	019b      	lsls	r3, r3, #6
 8007e3a:	697a      	ldr	r2, [r7, #20]
 8007e3c:	4313      	orrs	r3, r2
 8007e3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	697a      	ldr	r2, [r7, #20]
 8007e44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	685a      	ldr	r2, [r3, #4]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	693a      	ldr	r2, [r7, #16]
 8007e58:	621a      	str	r2, [r3, #32]
}
 8007e5a:	bf00      	nop
 8007e5c:	371c      	adds	r7, #28
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	40010000 	.word	0x40010000
 8007e6c:	40010400 	.word	0x40010400

08007e70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e70:	b480      	push	{r7}
 8007e72:	b087      	sub	sp, #28
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	60f8      	str	r0, [r7, #12]
 8007e78:	60b9      	str	r1, [r7, #8]
 8007e7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	6a1b      	ldr	r3, [r3, #32]
 8007e80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	6a1b      	ldr	r3, [r3, #32]
 8007e86:	f023 0201 	bic.w	r2, r3, #1
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	699b      	ldr	r3, [r3, #24]
 8007e92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e94:	693b      	ldr	r3, [r7, #16]
 8007e96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	011b      	lsls	r3, r3, #4
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	4313      	orrs	r3, r2
 8007ea4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	f023 030a 	bic.w	r3, r3, #10
 8007eac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	693a      	ldr	r2, [r7, #16]
 8007eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	621a      	str	r2, [r3, #32]
}
 8007ec2:	bf00      	nop
 8007ec4:	371c      	adds	r7, #28
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr

08007ece <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ece:	b480      	push	{r7}
 8007ed0:	b087      	sub	sp, #28
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	60f8      	str	r0, [r7, #12]
 8007ed6:	60b9      	str	r1, [r7, #8]
 8007ed8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6a1b      	ldr	r3, [r3, #32]
 8007ede:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	f023 0210 	bic.w	r2, r3, #16
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	699b      	ldr	r3, [r3, #24]
 8007ef0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ef8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	031b      	lsls	r3, r3, #12
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	011b      	lsls	r3, r3, #4
 8007f10:	697a      	ldr	r2, [r7, #20]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	693a      	ldr	r2, [r7, #16]
 8007f1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	697a      	ldr	r2, [r7, #20]
 8007f20:	621a      	str	r2, [r3, #32]
}
 8007f22:	bf00      	nop
 8007f24:	371c      	adds	r7, #28
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b085      	sub	sp, #20
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
 8007f36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	689b      	ldr	r3, [r3, #8]
 8007f3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	f043 0307 	orr.w	r3, r3, #7
 8007f50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	68fa      	ldr	r2, [r7, #12]
 8007f56:	609a      	str	r2, [r3, #8]
}
 8007f58:	bf00      	nop
 8007f5a:	3714      	adds	r7, #20
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	021a      	lsls	r2, r3, #8
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	431a      	orrs	r2, r3
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	609a      	str	r2, [r3, #8]
}
 8007f98:	bf00      	nop
 8007f9a:	371c      	adds	r7, #28
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	f003 031f 	and.w	r3, r3, #31
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fbc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	6a1a      	ldr	r2, [r3, #32]
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	43db      	mvns	r3, r3
 8007fc6:	401a      	ands	r2, r3
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6a1a      	ldr	r2, [r3, #32]
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	f003 031f 	and.w	r3, r3, #31
 8007fd6:	6879      	ldr	r1, [r7, #4]
 8007fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8007fdc:	431a      	orrs	r2, r3
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	621a      	str	r2, [r3, #32]
}
 8007fe2:	bf00      	nop
 8007fe4:	371c      	adds	r7, #28
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fec:	4770      	bx	lr
	...

08007ff0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008000:	2b01      	cmp	r3, #1
 8008002:	d101      	bne.n	8008008 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008004:	2302      	movs	r3, #2
 8008006:	e05a      	b.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	2201      	movs	r2, #1
 800800c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2202      	movs	r2, #2
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800802e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008030:	683b      	ldr	r3, [r7, #0]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	4313      	orrs	r3, r2
 8008038:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	68fa      	ldr	r2, [r7, #12]
 8008040:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a21      	ldr	r2, [pc, #132]	@ (80080cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d022      	beq.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008054:	d01d      	beq.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a1d      	ldr	r2, [pc, #116]	@ (80080d0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800805c:	4293      	cmp	r3, r2
 800805e:	d018      	beq.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	4a1b      	ldr	r2, [pc, #108]	@ (80080d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d013      	beq.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4a1a      	ldr	r2, [pc, #104]	@ (80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d00e      	beq.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a18      	ldr	r2, [pc, #96]	@ (80080dc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800807a:	4293      	cmp	r3, r2
 800807c:	d009      	beq.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a17      	ldr	r2, [pc, #92]	@ (80080e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008084:	4293      	cmp	r3, r2
 8008086:	d004      	beq.n	8008092 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a15      	ldr	r2, [pc, #84]	@ (80080e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d10c      	bne.n	80080ac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008092:	68bb      	ldr	r3, [r7, #8]
 8008094:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008098:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	685b      	ldr	r3, [r3, #4]
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	4313      	orrs	r3, r2
 80080a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	68ba      	ldr	r2, [r7, #8]
 80080aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80080bc:	2300      	movs	r3, #0
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3714      	adds	r7, #20
 80080c2:	46bd      	mov	sp, r7
 80080c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c8:	4770      	bx	lr
 80080ca:	bf00      	nop
 80080cc:	40010000 	.word	0x40010000
 80080d0:	40000400 	.word	0x40000400
 80080d4:	40000800 	.word	0x40000800
 80080d8:	40000c00 	.word	0x40000c00
 80080dc:	40010400 	.word	0x40010400
 80080e0:	40014000 	.word	0x40014000
 80080e4:	40001800 	.word	0x40001800

080080e8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e042      	b.n	8008180 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	d106      	bne.n	8008114 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7fb fb6e 	bl	80037f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2224      	movs	r2, #36	@ 0x24
 8008118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68da      	ldr	r2, [r3, #12]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800812a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800812c:	6878      	ldr	r0, [r7, #4]
 800812e:	f000 fdf3 	bl	8008d18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	691a      	ldr	r2, [r3, #16]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008140:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	695a      	ldr	r2, [r3, #20]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008150:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68da      	ldr	r2, [r3, #12]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008160:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	2200      	movs	r2, #0
 8008166:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2220      	movs	r2, #32
 800816c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2220      	movs	r2, #32
 8008174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800817e:	2300      	movs	r3, #0
}
 8008180:	4618      	mov	r0, r3
 8008182:	3708      	adds	r7, #8
 8008184:	46bd      	mov	sp, r7
 8008186:	bd80      	pop	{r7, pc}

08008188 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b08a      	sub	sp, #40	@ 0x28
 800818c:	af02      	add	r7, sp, #8
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	603b      	str	r3, [r7, #0]
 8008194:	4613      	mov	r3, r2
 8008196:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008198:	2300      	movs	r3, #0
 800819a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80081a2:	b2db      	uxtb	r3, r3
 80081a4:	2b20      	cmp	r3, #32
 80081a6:	d175      	bne.n	8008294 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80081a8:	68bb      	ldr	r3, [r7, #8]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d002      	beq.n	80081b4 <HAL_UART_Transmit+0x2c>
 80081ae:	88fb      	ldrh	r3, [r7, #6]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d101      	bne.n	80081b8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e06e      	b.n	8008296 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2200      	movs	r2, #0
 80081bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2221      	movs	r2, #33	@ 0x21
 80081c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081c6:	f7fb fdbd 	bl	8003d44 <HAL_GetTick>
 80081ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	88fa      	ldrh	r2, [r7, #6]
 80081d0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	88fa      	ldrh	r2, [r7, #6]
 80081d6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081e0:	d108      	bne.n	80081f4 <HAL_UART_Transmit+0x6c>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d104      	bne.n	80081f4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80081ea:	2300      	movs	r3, #0
 80081ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	61bb      	str	r3, [r7, #24]
 80081f2:	e003      	b.n	80081fc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081f8:	2300      	movs	r3, #0
 80081fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081fc:	e02e      	b.n	800825c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	2200      	movs	r2, #0
 8008206:	2180      	movs	r1, #128	@ 0x80
 8008208:	68f8      	ldr	r0, [r7, #12]
 800820a:	f000 fb55 	bl	80088b8 <UART_WaitOnFlagUntilTimeout>
 800820e:	4603      	mov	r3, r0
 8008210:	2b00      	cmp	r3, #0
 8008212:	d005      	beq.n	8008220 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2220      	movs	r2, #32
 8008218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	e03a      	b.n	8008296 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10b      	bne.n	800823e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	881b      	ldrh	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008234:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	3302      	adds	r3, #2
 800823a:	61bb      	str	r3, [r7, #24]
 800823c:	e007      	b.n	800824e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	781a      	ldrb	r2, [r3, #0]
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	3301      	adds	r3, #1
 800824c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008252:	b29b      	uxth	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	b29a      	uxth	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008260:	b29b      	uxth	r3, r3
 8008262:	2b00      	cmp	r3, #0
 8008264:	d1cb      	bne.n	80081fe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	697b      	ldr	r3, [r7, #20]
 800826c:	2200      	movs	r2, #0
 800826e:	2140      	movs	r1, #64	@ 0x40
 8008270:	68f8      	ldr	r0, [r7, #12]
 8008272:	f000 fb21 	bl	80088b8 <UART_WaitOnFlagUntilTimeout>
 8008276:	4603      	mov	r3, r0
 8008278:	2b00      	cmp	r3, #0
 800827a:	d005      	beq.n	8008288 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2220      	movs	r2, #32
 8008280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008284:	2303      	movs	r3, #3
 8008286:	e006      	b.n	8008296 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2220      	movs	r2, #32
 800828c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008290:	2300      	movs	r3, #0
 8008292:	e000      	b.n	8008296 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008294:	2302      	movs	r3, #2
  }
}
 8008296:	4618      	mov	r0, r3
 8008298:	3720      	adds	r7, #32
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}

0800829e <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800829e:	b580      	push	{r7, lr}
 80082a0:	b08c      	sub	sp, #48	@ 0x30
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	60f8      	str	r0, [r7, #12]
 80082a6:	60b9      	str	r1, [r7, #8]
 80082a8:	4613      	mov	r3, r2
 80082aa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80082b2:	b2db      	uxtb	r3, r3
 80082b4:	2b20      	cmp	r3, #32
 80082b6:	d14a      	bne.n	800834e <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d002      	beq.n	80082c4 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 80082be:	88fb      	ldrh	r3, [r7, #6]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 80082c4:	2301      	movs	r3, #1
 80082c6:	e043      	b.n	8008350 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2201      	movs	r2, #1
 80082cc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2200      	movs	r2, #0
 80082d2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 80082d4:	88fb      	ldrh	r3, [r7, #6]
 80082d6:	461a      	mov	r2, r3
 80082d8:	68b9      	ldr	r1, [r7, #8]
 80082da:	68f8      	ldr	r0, [r7, #12]
 80082dc:	f000 fb45 	bl	800896a <UART_Start_Receive_IT>
 80082e0:	4603      	mov	r3, r0
 80082e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80082e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d12c      	bne.n	8008348 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d125      	bne.n	8008342 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082f6:	2300      	movs	r3, #0
 80082f8:	613b      	str	r3, [r7, #16]
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	613b      	str	r3, [r7, #16]
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	613b      	str	r3, [r7, #16]
 800830a:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	330c      	adds	r3, #12
 8008312:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008314:	69bb      	ldr	r3, [r7, #24]
 8008316:	e853 3f00 	ldrex	r3, [r3]
 800831a:	617b      	str	r3, [r7, #20]
   return(result);
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	f043 0310 	orr.w	r3, r3, #16
 8008322:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	330c      	adds	r3, #12
 800832a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800832c:	627a      	str	r2, [r7, #36]	@ 0x24
 800832e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008330:	6a39      	ldr	r1, [r7, #32]
 8008332:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008334:	e841 2300 	strex	r3, r2, [r1]
 8008338:	61fb      	str	r3, [r7, #28]
   return(result);
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d1e5      	bne.n	800830c <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8008340:	e002      	b.n	8008348 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008342:	2301      	movs	r3, #1
 8008344:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008348:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800834c:	e000      	b.n	8008350 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800834e:	2302      	movs	r3, #2
  }
}
 8008350:	4618      	mov	r0, r3
 8008352:	3730      	adds	r7, #48	@ 0x30
 8008354:	46bd      	mov	sp, r7
 8008356:	bd80      	pop	{r7, pc}

08008358 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b0ba      	sub	sp, #232	@ 0xe8
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	695b      	ldr	r3, [r3, #20]
 800837a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800837e:	2300      	movs	r3, #0
 8008380:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008384:	2300      	movs	r3, #0
 8008386:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800838a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800838e:	f003 030f 	and.w	r3, r3, #15
 8008392:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008396:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10f      	bne.n	80083be <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800839e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083a2:	f003 0320 	and.w	r3, r3, #32
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d009      	beq.n	80083be <HAL_UART_IRQHandler+0x66>
 80083aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083ae:	f003 0320 	and.w	r3, r3, #32
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d003      	beq.n	80083be <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 fbf0 	bl	8008b9c <UART_Receive_IT>
      return;
 80083bc:	e25b      	b.n	8008876 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80083be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	f000 80de 	beq.w	8008584 <HAL_UART_IRQHandler+0x22c>
 80083c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083cc:	f003 0301 	and.w	r3, r3, #1
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d106      	bne.n	80083e2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80083d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083d8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80083dc:	2b00      	cmp	r3, #0
 80083de:	f000 80d1 	beq.w	8008584 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80083e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083e6:	f003 0301 	and.w	r3, r3, #1
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00b      	beq.n	8008406 <HAL_UART_IRQHandler+0xae>
 80083ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d005      	beq.n	8008406 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80083fe:	f043 0201 	orr.w	r2, r3, #1
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800840a:	f003 0304 	and.w	r3, r3, #4
 800840e:	2b00      	cmp	r3, #0
 8008410:	d00b      	beq.n	800842a <HAL_UART_IRQHandler+0xd2>
 8008412:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008416:	f003 0301 	and.w	r3, r3, #1
 800841a:	2b00      	cmp	r3, #0
 800841c:	d005      	beq.n	800842a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008422:	f043 0202 	orr.w	r2, r3, #2
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800842a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800842e:	f003 0302 	and.w	r3, r3, #2
 8008432:	2b00      	cmp	r3, #0
 8008434:	d00b      	beq.n	800844e <HAL_UART_IRQHandler+0xf6>
 8008436:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800843a:	f003 0301 	and.w	r3, r3, #1
 800843e:	2b00      	cmp	r3, #0
 8008440:	d005      	beq.n	800844e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008446:	f043 0204 	orr.w	r2, r3, #4
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800844e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008452:	f003 0308 	and.w	r3, r3, #8
 8008456:	2b00      	cmp	r3, #0
 8008458:	d011      	beq.n	800847e <HAL_UART_IRQHandler+0x126>
 800845a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800845e:	f003 0320 	and.w	r3, r3, #32
 8008462:	2b00      	cmp	r3, #0
 8008464:	d105      	bne.n	8008472 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008466:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800846a:	f003 0301 	and.w	r3, r3, #1
 800846e:	2b00      	cmp	r3, #0
 8008470:	d005      	beq.n	800847e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008476:	f043 0208 	orr.w	r2, r3, #8
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008482:	2b00      	cmp	r3, #0
 8008484:	f000 81f2 	beq.w	800886c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008488:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800848c:	f003 0320 	and.w	r3, r3, #32
 8008490:	2b00      	cmp	r3, #0
 8008492:	d008      	beq.n	80084a6 <HAL_UART_IRQHandler+0x14e>
 8008494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008498:	f003 0320 	and.w	r3, r3, #32
 800849c:	2b00      	cmp	r3, #0
 800849e:	d002      	beq.n	80084a6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 fb7b 	bl	8008b9c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	695b      	ldr	r3, [r3, #20]
 80084ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084b0:	2b40      	cmp	r3, #64	@ 0x40
 80084b2:	bf0c      	ite	eq
 80084b4:	2301      	moveq	r3, #1
 80084b6:	2300      	movne	r3, #0
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80084c2:	f003 0308 	and.w	r3, r3, #8
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d103      	bne.n	80084d2 <HAL_UART_IRQHandler+0x17a>
 80084ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d04f      	beq.n	8008572 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084d2:	6878      	ldr	r0, [r7, #4]
 80084d4:	f000 fa83 	bl	80089de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	695b      	ldr	r3, [r3, #20]
 80084de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084e2:	2b40      	cmp	r3, #64	@ 0x40
 80084e4:	d141      	bne.n	800856a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	3314      	adds	r3, #20
 80084ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084f4:	e853 3f00 	ldrex	r3, [r3]
 80084f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80084fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008500:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008504:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3314      	adds	r3, #20
 800850e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008512:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008516:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800851e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008522:	e841 2300 	strex	r3, r2, [r1]
 8008526:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800852a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1d9      	bne.n	80084e6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008536:	2b00      	cmp	r3, #0
 8008538:	d013      	beq.n	8008562 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800853e:	4a7e      	ldr	r2, [pc, #504]	@ (8008738 <HAL_UART_IRQHandler+0x3e0>)
 8008540:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008546:	4618      	mov	r0, r3
 8008548:	f7fb fdad 	bl	80040a6 <HAL_DMA_Abort_IT>
 800854c:	4603      	mov	r3, r0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d016      	beq.n	8008580 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008556:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800855c:	4610      	mov	r0, r2
 800855e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008560:	e00e      	b.n	8008580 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f000 f99e 	bl	80088a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008568:	e00a      	b.n	8008580 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f000 f99a 	bl	80088a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008570:	e006      	b.n	8008580 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f000 f996 	bl	80088a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800857e:	e175      	b.n	800886c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008580:	bf00      	nop
    return;
 8008582:	e173      	b.n	800886c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008588:	2b01      	cmp	r3, #1
 800858a:	f040 814f 	bne.w	800882c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800858e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008592:	f003 0310 	and.w	r3, r3, #16
 8008596:	2b00      	cmp	r3, #0
 8008598:	f000 8148 	beq.w	800882c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800859c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085a0:	f003 0310 	and.w	r3, r3, #16
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f000 8141 	beq.w	800882c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085aa:	2300      	movs	r3, #0
 80085ac:	60bb      	str	r3, [r7, #8]
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	60bb      	str	r3, [r7, #8]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	60bb      	str	r3, [r7, #8]
 80085be:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ca:	2b40      	cmp	r3, #64	@ 0x40
 80085cc:	f040 80b6 	bne.w	800873c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	f000 8145 	beq.w	8008870 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80085ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085ee:	429a      	cmp	r2, r3
 80085f0:	f080 813e 	bcs.w	8008870 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008600:	69db      	ldr	r3, [r3, #28]
 8008602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008606:	f000 8088 	beq.w	800871a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	330c      	adds	r3, #12
 8008610:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008614:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008618:	e853 3f00 	ldrex	r3, [r3]
 800861c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008620:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008628:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	330c      	adds	r3, #12
 8008632:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008636:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800863a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008642:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008646:	e841 2300 	strex	r3, r2, [r1]
 800864a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800864e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1d9      	bne.n	800860a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	3314      	adds	r3, #20
 800865c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008660:	e853 3f00 	ldrex	r3, [r3]
 8008664:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008666:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008668:	f023 0301 	bic.w	r3, r3, #1
 800866c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3314      	adds	r3, #20
 8008676:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800867a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800867e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008680:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008682:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008686:	e841 2300 	strex	r3, r2, [r1]
 800868a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800868c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1e1      	bne.n	8008656 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	3314      	adds	r3, #20
 8008698:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800869c:	e853 3f00 	ldrex	r3, [r3]
 80086a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80086a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80086a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	3314      	adds	r3, #20
 80086b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80086b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80086b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80086bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80086be:	e841 2300 	strex	r3, r2, [r1]
 80086c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80086c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1e3      	bne.n	8008692 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2220      	movs	r2, #32
 80086ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	330c      	adds	r3, #12
 80086de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086e2:	e853 3f00 	ldrex	r3, [r3]
 80086e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80086e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086ea:	f023 0310 	bic.w	r3, r3, #16
 80086ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	330c      	adds	r3, #12
 80086f8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80086fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80086fe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008700:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008702:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008704:	e841 2300 	strex	r3, r2, [r1]
 8008708:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800870a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800870c:	2b00      	cmp	r3, #0
 800870e:	d1e3      	bne.n	80086d8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008714:	4618      	mov	r0, r3
 8008716:	f7fb fc56 	bl	8003fc6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2202      	movs	r2, #2
 800871e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008728:	b29b      	uxth	r3, r3
 800872a:	1ad3      	subs	r3, r2, r3
 800872c:	b29b      	uxth	r3, r3
 800872e:	4619      	mov	r1, r3
 8008730:	6878      	ldr	r0, [r7, #4]
 8008732:	f7fa fbdd 	bl	8002ef0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008736:	e09b      	b.n	8008870 <HAL_UART_IRQHandler+0x518>
 8008738:	08008aa5 	.word	0x08008aa5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008744:	b29b      	uxth	r3, r3
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008750:	b29b      	uxth	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	f000 808e 	beq.w	8008874 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008758:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800875c:	2b00      	cmp	r3, #0
 800875e:	f000 8089 	beq.w	8008874 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	330c      	adds	r3, #12
 8008768:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800876c:	e853 3f00 	ldrex	r3, [r3]
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008774:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008778:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	330c      	adds	r3, #12
 8008782:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008786:	647a      	str	r2, [r7, #68]	@ 0x44
 8008788:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800878c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800878e:	e841 2300 	strex	r3, r2, [r1]
 8008792:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008796:	2b00      	cmp	r3, #0
 8008798:	d1e3      	bne.n	8008762 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	3314      	adds	r3, #20
 80087a0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a4:	e853 3f00 	ldrex	r3, [r3]
 80087a8:	623b      	str	r3, [r7, #32]
   return(result);
 80087aa:	6a3b      	ldr	r3, [r7, #32]
 80087ac:	f023 0301 	bic.w	r3, r3, #1
 80087b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	3314      	adds	r3, #20
 80087ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80087be:	633a      	str	r2, [r7, #48]	@ 0x30
 80087c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c6:	e841 2300 	strex	r3, r2, [r1]
 80087ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d1e3      	bne.n	800879a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2220      	movs	r2, #32
 80087d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2200      	movs	r2, #0
 80087de:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	330c      	adds	r3, #12
 80087e6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	e853 3f00 	ldrex	r3, [r3]
 80087ee:	60fb      	str	r3, [r7, #12]
   return(result);
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	f023 0310 	bic.w	r3, r3, #16
 80087f6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	330c      	adds	r3, #12
 8008800:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008804:	61fa      	str	r2, [r7, #28]
 8008806:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008808:	69b9      	ldr	r1, [r7, #24]
 800880a:	69fa      	ldr	r2, [r7, #28]
 800880c:	e841 2300 	strex	r3, r2, [r1]
 8008810:	617b      	str	r3, [r7, #20]
   return(result);
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	2b00      	cmp	r3, #0
 8008816:	d1e3      	bne.n	80087e0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800881e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008822:	4619      	mov	r1, r3
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f7fa fb63 	bl	8002ef0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800882a:	e023      	b.n	8008874 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800882c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008834:	2b00      	cmp	r3, #0
 8008836:	d009      	beq.n	800884c <HAL_UART_IRQHandler+0x4f4>
 8008838:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800883c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008840:	2b00      	cmp	r3, #0
 8008842:	d003      	beq.n	800884c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f000 f941 	bl	8008acc <UART_Transmit_IT>
    return;
 800884a:	e014      	b.n	8008876 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800884c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00e      	beq.n	8008876 <HAL_UART_IRQHandler+0x51e>
 8008858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800885c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008860:	2b00      	cmp	r3, #0
 8008862:	d008      	beq.n	8008876 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f981 	bl	8008b6c <UART_EndTransmit_IT>
    return;
 800886a:	e004      	b.n	8008876 <HAL_UART_IRQHandler+0x51e>
    return;
 800886c:	bf00      	nop
 800886e:	e002      	b.n	8008876 <HAL_UART_IRQHandler+0x51e>
      return;
 8008870:	bf00      	nop
 8008872:	e000      	b.n	8008876 <HAL_UART_IRQHandler+0x51e>
      return;
 8008874:	bf00      	nop
  }
}
 8008876:	37e8      	adds	r7, #232	@ 0xe8
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008884:	bf00      	nop
 8008886:	370c      	adds	r7, #12
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr

08008890 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008890:	b480      	push	{r7}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008898:	bf00      	nop
 800889a:	370c      	adds	r7, #12
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr

080088a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088a4:	b480      	push	{r7}
 80088a6:	b083      	sub	sp, #12
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80088ac:	bf00      	nop
 80088ae:	370c      	adds	r7, #12
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr

080088b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b086      	sub	sp, #24
 80088bc:	af00      	add	r7, sp, #0
 80088be:	60f8      	str	r0, [r7, #12]
 80088c0:	60b9      	str	r1, [r7, #8]
 80088c2:	603b      	str	r3, [r7, #0]
 80088c4:	4613      	mov	r3, r2
 80088c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088c8:	e03b      	b.n	8008942 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088ca:	6a3b      	ldr	r3, [r7, #32]
 80088cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088d0:	d037      	beq.n	8008942 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088d2:	f7fb fa37 	bl	8003d44 <HAL_GetTick>
 80088d6:	4602      	mov	r2, r0
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	1ad3      	subs	r3, r2, r3
 80088dc:	6a3a      	ldr	r2, [r7, #32]
 80088de:	429a      	cmp	r2, r3
 80088e0:	d302      	bcc.n	80088e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80088e2:	6a3b      	ldr	r3, [r7, #32]
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d101      	bne.n	80088ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80088e8:	2303      	movs	r3, #3
 80088ea:	e03a      	b.n	8008962 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	f003 0304 	and.w	r3, r3, #4
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d023      	beq.n	8008942 <UART_WaitOnFlagUntilTimeout+0x8a>
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2b80      	cmp	r3, #128	@ 0x80
 80088fe:	d020      	beq.n	8008942 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	2b40      	cmp	r3, #64	@ 0x40
 8008904:	d01d      	beq.n	8008942 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f003 0308 	and.w	r3, r3, #8
 8008910:	2b08      	cmp	r3, #8
 8008912:	d116      	bne.n	8008942 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008914:	2300      	movs	r3, #0
 8008916:	617b      	str	r3, [r7, #20]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	617b      	str	r3, [r7, #20]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	617b      	str	r3, [r7, #20]
 8008928:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800892a:	68f8      	ldr	r0, [r7, #12]
 800892c:	f000 f857 	bl	80089de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2208      	movs	r2, #8
 8008934:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800893e:	2301      	movs	r3, #1
 8008940:	e00f      	b.n	8008962 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	4013      	ands	r3, r2
 800894c:	68ba      	ldr	r2, [r7, #8]
 800894e:	429a      	cmp	r2, r3
 8008950:	bf0c      	ite	eq
 8008952:	2301      	moveq	r3, #1
 8008954:	2300      	movne	r3, #0
 8008956:	b2db      	uxtb	r3, r3
 8008958:	461a      	mov	r2, r3
 800895a:	79fb      	ldrb	r3, [r7, #7]
 800895c:	429a      	cmp	r2, r3
 800895e:	d0b4      	beq.n	80088ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008960:	2300      	movs	r3, #0
}
 8008962:	4618      	mov	r0, r3
 8008964:	3718      	adds	r7, #24
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}

0800896a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800896a:	b480      	push	{r7}
 800896c:	b085      	sub	sp, #20
 800896e:	af00      	add	r7, sp, #0
 8008970:	60f8      	str	r0, [r7, #12]
 8008972:	60b9      	str	r1, [r7, #8]
 8008974:	4613      	mov	r3, r2
 8008976:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	68ba      	ldr	r2, [r7, #8]
 800897c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	88fa      	ldrh	r2, [r7, #6]
 8008982:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	88fa      	ldrh	r2, [r7, #6]
 8008988:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2222      	movs	r2, #34	@ 0x22
 8008994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	691b      	ldr	r3, [r3, #16]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d007      	beq.n	80089b0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	68da      	ldr	r2, [r3, #12]
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80089ae:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	695a      	ldr	r2, [r3, #20]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f042 0201 	orr.w	r2, r2, #1
 80089be:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68da      	ldr	r2, [r3, #12]
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	f042 0220 	orr.w	r2, r2, #32
 80089ce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80089d0:	2300      	movs	r3, #0
}
 80089d2:	4618      	mov	r0, r3
 80089d4:	3714      	adds	r7, #20
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089de:	b480      	push	{r7}
 80089e0:	b095      	sub	sp, #84	@ 0x54
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	330c      	adds	r3, #12
 80089ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f0:	e853 3f00 	ldrex	r3, [r3]
 80089f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	330c      	adds	r3, #12
 8008a04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a06:	643a      	str	r2, [r7, #64]	@ 0x40
 8008a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a0e:	e841 2300 	strex	r3, r2, [r1]
 8008a12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1e5      	bne.n	80089e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	3314      	adds	r3, #20
 8008a20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a22:	6a3b      	ldr	r3, [r7, #32]
 8008a24:	e853 3f00 	ldrex	r3, [r3]
 8008a28:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	f023 0301 	bic.w	r3, r3, #1
 8008a30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	3314      	adds	r3, #20
 8008a38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a42:	e841 2300 	strex	r3, r2, [r1]
 8008a46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d1e5      	bne.n	8008a1a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d119      	bne.n	8008a8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	330c      	adds	r3, #12
 8008a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	e853 3f00 	ldrex	r3, [r3]
 8008a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	f023 0310 	bic.w	r3, r3, #16
 8008a6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	330c      	adds	r3, #12
 8008a74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a76:	61ba      	str	r2, [r7, #24]
 8008a78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7a:	6979      	ldr	r1, [r7, #20]
 8008a7c:	69ba      	ldr	r2, [r7, #24]
 8008a7e:	e841 2300 	strex	r3, r2, [r1]
 8008a82:	613b      	str	r3, [r7, #16]
   return(result);
 8008a84:	693b      	ldr	r3, [r7, #16]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1e5      	bne.n	8008a56 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2220      	movs	r2, #32
 8008a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008a98:	bf00      	nop
 8008a9a:	3754      	adds	r7, #84	@ 0x54
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr

08008aa4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b084      	sub	sp, #16
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2200      	movs	r2, #0
 8008abc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	f7ff fef0 	bl	80088a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ac4:	bf00      	nop
 8008ac6:	3710      	adds	r7, #16
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}

08008acc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008acc:	b480      	push	{r7}
 8008ace:	b085      	sub	sp, #20
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008ada:	b2db      	uxtb	r3, r3
 8008adc:	2b21      	cmp	r3, #33	@ 0x21
 8008ade:	d13e      	bne.n	8008b5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ae8:	d114      	bne.n	8008b14 <UART_Transmit_IT+0x48>
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	691b      	ldr	r3, [r3, #16]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d110      	bne.n	8008b14 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a1b      	ldr	r3, [r3, #32]
 8008af6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	881b      	ldrh	r3, [r3, #0]
 8008afc:	461a      	mov	r2, r3
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6a1b      	ldr	r3, [r3, #32]
 8008b0c:	1c9a      	adds	r2, r3, #2
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	621a      	str	r2, [r3, #32]
 8008b12:	e008      	b.n	8008b26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a1b      	ldr	r3, [r3, #32]
 8008b18:	1c59      	adds	r1, r3, #1
 8008b1a:	687a      	ldr	r2, [r7, #4]
 8008b1c:	6211      	str	r1, [r2, #32]
 8008b1e:	781a      	ldrb	r2, [r3, #0]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	3b01      	subs	r3, #1
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	687a      	ldr	r2, [r7, #4]
 8008b32:	4619      	mov	r1, r3
 8008b34:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d10f      	bne.n	8008b5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008b48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68da      	ldr	r2, [r3, #12]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008b58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	e000      	b.n	8008b60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008b5e:	2302      	movs	r3, #2
  }
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3714      	adds	r7, #20
 8008b64:	46bd      	mov	sp, r7
 8008b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6a:	4770      	bx	lr

08008b6c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	68da      	ldr	r2, [r3, #12]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b82:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2220      	movs	r2, #32
 8008b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f7ff fe75 	bl	800887c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3708      	adds	r7, #8
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}

08008b9c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b08c      	sub	sp, #48	@ 0x30
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	2b22      	cmp	r3, #34	@ 0x22
 8008bae:	f040 80ae 	bne.w	8008d0e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	689b      	ldr	r3, [r3, #8]
 8008bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bba:	d117      	bne.n	8008bec <UART_Receive_IT+0x50>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	691b      	ldr	r3, [r3, #16]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d113      	bne.n	8008bec <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bda:	b29a      	uxth	r2, r3
 8008bdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bde:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be4:	1c9a      	adds	r2, r3, #2
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	629a      	str	r2, [r3, #40]	@ 0x28
 8008bea:	e026      	b.n	8008c3a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689b      	ldr	r3, [r3, #8]
 8008bfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bfe:	d007      	beq.n	8008c10 <UART_Receive_IT+0x74>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d10a      	bne.n	8008c1e <UART_Receive_IT+0x82>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	691b      	ldr	r3, [r3, #16]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d106      	bne.n	8008c1e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	b2da      	uxtb	r2, r3
 8008c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c1a:	701a      	strb	r2, [r3, #0]
 8008c1c:	e008      	b.n	8008c30 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c2a:	b2da      	uxtb	r2, r3
 8008c2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c34:	1c5a      	adds	r2, r3, #1
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	3b01      	subs	r3, #1
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	4619      	mov	r1, r3
 8008c48:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d15d      	bne.n	8008d0a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68da      	ldr	r2, [r3, #12]
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f022 0220 	bic.w	r2, r2, #32
 8008c5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68da      	ldr	r2, [r3, #12]
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008c6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	695a      	ldr	r2, [r3, #20]
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f022 0201 	bic.w	r2, r2, #1
 8008c7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2220      	movs	r2, #32
 8008c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d135      	bne.n	8008d00 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	330c      	adds	r3, #12
 8008ca0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	e853 3f00 	ldrex	r3, [r3]
 8008ca8:	613b      	str	r3, [r7, #16]
   return(result);
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	f023 0310 	bic.w	r3, r3, #16
 8008cb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	330c      	adds	r3, #12
 8008cb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008cba:	623a      	str	r2, [r7, #32]
 8008cbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cbe:	69f9      	ldr	r1, [r7, #28]
 8008cc0:	6a3a      	ldr	r2, [r7, #32]
 8008cc2:	e841 2300 	strex	r3, r2, [r1]
 8008cc6:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d1e5      	bne.n	8008c9a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f003 0310 	and.w	r3, r3, #16
 8008cd8:	2b10      	cmp	r3, #16
 8008cda:	d10a      	bne.n	8008cf2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008cdc:	2300      	movs	r3, #0
 8008cde:	60fb      	str	r3, [r7, #12]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	60fb      	str	r3, [r7, #12]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008cf6:	4619      	mov	r1, r3
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f7fa f8f9 	bl	8002ef0 <HAL_UARTEx_RxEventCallback>
 8008cfe:	e002      	b.n	8008d06 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008d00:	6878      	ldr	r0, [r7, #4]
 8008d02:	f7ff fdc5 	bl	8008890 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008d06:	2300      	movs	r3, #0
 8008d08:	e002      	b.n	8008d10 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	e000      	b.n	8008d10 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008d0e:	2302      	movs	r3, #2
  }
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	3730      	adds	r7, #48	@ 0x30
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d1c:	b0c0      	sub	sp, #256	@ 0x100
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	691b      	ldr	r3, [r3, #16]
 8008d2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008d30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d34:	68d9      	ldr	r1, [r3, #12]
 8008d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	ea40 0301 	orr.w	r3, r0, r1
 8008d40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d46:	689a      	ldr	r2, [r3, #8]
 8008d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d4c:	691b      	ldr	r3, [r3, #16]
 8008d4e:	431a      	orrs	r2, r3
 8008d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d54:	695b      	ldr	r3, [r3, #20]
 8008d56:	431a      	orrs	r2, r3
 8008d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d5c:	69db      	ldr	r3, [r3, #28]
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	68db      	ldr	r3, [r3, #12]
 8008d6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008d70:	f021 010c 	bic.w	r1, r1, #12
 8008d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008d7e:	430b      	orrs	r3, r1
 8008d80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	695b      	ldr	r3, [r3, #20]
 8008d8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d92:	6999      	ldr	r1, [r3, #24]
 8008d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d98:	681a      	ldr	r2, [r3, #0]
 8008d9a:	ea40 0301 	orr.w	r3, r0, r1
 8008d9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	4b8f      	ldr	r3, [pc, #572]	@ (8008fe4 <UART_SetConfig+0x2cc>)
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d005      	beq.n	8008db8 <UART_SetConfig+0xa0>
 8008dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	4b8d      	ldr	r3, [pc, #564]	@ (8008fe8 <UART_SetConfig+0x2d0>)
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d104      	bne.n	8008dc2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008db8:	f7fd fe9e 	bl	8006af8 <HAL_RCC_GetPCLK2Freq>
 8008dbc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008dc0:	e003      	b.n	8008dca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008dc2:	f7fd fe85 	bl	8006ad0 <HAL_RCC_GetPCLK1Freq>
 8008dc6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dce:	69db      	ldr	r3, [r3, #28]
 8008dd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008dd4:	f040 810c 	bne.w	8008ff0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008dd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ddc:	2200      	movs	r2, #0
 8008dde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008de2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008de6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008dea:	4622      	mov	r2, r4
 8008dec:	462b      	mov	r3, r5
 8008dee:	1891      	adds	r1, r2, r2
 8008df0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008df2:	415b      	adcs	r3, r3
 8008df4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008df6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008dfa:	4621      	mov	r1, r4
 8008dfc:	eb12 0801 	adds.w	r8, r2, r1
 8008e00:	4629      	mov	r1, r5
 8008e02:	eb43 0901 	adc.w	r9, r3, r1
 8008e06:	f04f 0200 	mov.w	r2, #0
 8008e0a:	f04f 0300 	mov.w	r3, #0
 8008e0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e1a:	4690      	mov	r8, r2
 8008e1c:	4699      	mov	r9, r3
 8008e1e:	4623      	mov	r3, r4
 8008e20:	eb18 0303 	adds.w	r3, r8, r3
 8008e24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008e28:	462b      	mov	r3, r5
 8008e2a:	eb49 0303 	adc.w	r3, r9, r3
 8008e2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e36:	685b      	ldr	r3, [r3, #4]
 8008e38:	2200      	movs	r2, #0
 8008e3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008e3e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008e42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008e46:	460b      	mov	r3, r1
 8008e48:	18db      	adds	r3, r3, r3
 8008e4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8008e4c:	4613      	mov	r3, r2
 8008e4e:	eb42 0303 	adc.w	r3, r2, r3
 8008e52:	657b      	str	r3, [r7, #84]	@ 0x54
 8008e54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008e58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008e5c:	f7f7 ff34 	bl	8000cc8 <__aeabi_uldivmod>
 8008e60:	4602      	mov	r2, r0
 8008e62:	460b      	mov	r3, r1
 8008e64:	4b61      	ldr	r3, [pc, #388]	@ (8008fec <UART_SetConfig+0x2d4>)
 8008e66:	fba3 2302 	umull	r2, r3, r3, r2
 8008e6a:	095b      	lsrs	r3, r3, #5
 8008e6c:	011c      	lsls	r4, r3, #4
 8008e6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e72:	2200      	movs	r2, #0
 8008e74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008e78:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008e7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008e80:	4642      	mov	r2, r8
 8008e82:	464b      	mov	r3, r9
 8008e84:	1891      	adds	r1, r2, r2
 8008e86:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008e88:	415b      	adcs	r3, r3
 8008e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008e90:	4641      	mov	r1, r8
 8008e92:	eb12 0a01 	adds.w	sl, r2, r1
 8008e96:	4649      	mov	r1, r9
 8008e98:	eb43 0b01 	adc.w	fp, r3, r1
 8008e9c:	f04f 0200 	mov.w	r2, #0
 8008ea0:	f04f 0300 	mov.w	r3, #0
 8008ea4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008ea8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008eac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008eb0:	4692      	mov	sl, r2
 8008eb2:	469b      	mov	fp, r3
 8008eb4:	4643      	mov	r3, r8
 8008eb6:	eb1a 0303 	adds.w	r3, sl, r3
 8008eba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ebe:	464b      	mov	r3, r9
 8008ec0:	eb4b 0303 	adc.w	r3, fp, r3
 8008ec4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ed4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008ed8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008edc:	460b      	mov	r3, r1
 8008ede:	18db      	adds	r3, r3, r3
 8008ee0:	643b      	str	r3, [r7, #64]	@ 0x40
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	eb42 0303 	adc.w	r3, r2, r3
 8008ee8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008eee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008ef2:	f7f7 fee9 	bl	8000cc8 <__aeabi_uldivmod>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	460b      	mov	r3, r1
 8008efa:	4611      	mov	r1, r2
 8008efc:	4b3b      	ldr	r3, [pc, #236]	@ (8008fec <UART_SetConfig+0x2d4>)
 8008efe:	fba3 2301 	umull	r2, r3, r3, r1
 8008f02:	095b      	lsrs	r3, r3, #5
 8008f04:	2264      	movs	r2, #100	@ 0x64
 8008f06:	fb02 f303 	mul.w	r3, r2, r3
 8008f0a:	1acb      	subs	r3, r1, r3
 8008f0c:	00db      	lsls	r3, r3, #3
 8008f0e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008f12:	4b36      	ldr	r3, [pc, #216]	@ (8008fec <UART_SetConfig+0x2d4>)
 8008f14:	fba3 2302 	umull	r2, r3, r3, r2
 8008f18:	095b      	lsrs	r3, r3, #5
 8008f1a:	005b      	lsls	r3, r3, #1
 8008f1c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008f20:	441c      	add	r4, r3
 8008f22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f26:	2200      	movs	r2, #0
 8008f28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008f2c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008f30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008f34:	4642      	mov	r2, r8
 8008f36:	464b      	mov	r3, r9
 8008f38:	1891      	adds	r1, r2, r2
 8008f3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008f3c:	415b      	adcs	r3, r3
 8008f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008f44:	4641      	mov	r1, r8
 8008f46:	1851      	adds	r1, r2, r1
 8008f48:	6339      	str	r1, [r7, #48]	@ 0x30
 8008f4a:	4649      	mov	r1, r9
 8008f4c:	414b      	adcs	r3, r1
 8008f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008f50:	f04f 0200 	mov.w	r2, #0
 8008f54:	f04f 0300 	mov.w	r3, #0
 8008f58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008f5c:	4659      	mov	r1, fp
 8008f5e:	00cb      	lsls	r3, r1, #3
 8008f60:	4651      	mov	r1, sl
 8008f62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f66:	4651      	mov	r1, sl
 8008f68:	00ca      	lsls	r2, r1, #3
 8008f6a:	4610      	mov	r0, r2
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	4603      	mov	r3, r0
 8008f70:	4642      	mov	r2, r8
 8008f72:	189b      	adds	r3, r3, r2
 8008f74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f78:	464b      	mov	r3, r9
 8008f7a:	460a      	mov	r2, r1
 8008f7c:	eb42 0303 	adc.w	r3, r2, r3
 8008f80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008f90:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008f94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008f98:	460b      	mov	r3, r1
 8008f9a:	18db      	adds	r3, r3, r3
 8008f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008f9e:	4613      	mov	r3, r2
 8008fa0:	eb42 0303 	adc.w	r3, r2, r3
 8008fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fa6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008faa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008fae:	f7f7 fe8b 	bl	8000cc8 <__aeabi_uldivmod>
 8008fb2:	4602      	mov	r2, r0
 8008fb4:	460b      	mov	r3, r1
 8008fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8008fec <UART_SetConfig+0x2d4>)
 8008fb8:	fba3 1302 	umull	r1, r3, r3, r2
 8008fbc:	095b      	lsrs	r3, r3, #5
 8008fbe:	2164      	movs	r1, #100	@ 0x64
 8008fc0:	fb01 f303 	mul.w	r3, r1, r3
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	00db      	lsls	r3, r3, #3
 8008fc8:	3332      	adds	r3, #50	@ 0x32
 8008fca:	4a08      	ldr	r2, [pc, #32]	@ (8008fec <UART_SetConfig+0x2d4>)
 8008fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8008fd0:	095b      	lsrs	r3, r3, #5
 8008fd2:	f003 0207 	and.w	r2, r3, #7
 8008fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4422      	add	r2, r4
 8008fde:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008fe0:	e106      	b.n	80091f0 <UART_SetConfig+0x4d8>
 8008fe2:	bf00      	nop
 8008fe4:	40011000 	.word	0x40011000
 8008fe8:	40011400 	.word	0x40011400
 8008fec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ff0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008ffa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008ffe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009002:	4642      	mov	r2, r8
 8009004:	464b      	mov	r3, r9
 8009006:	1891      	adds	r1, r2, r2
 8009008:	6239      	str	r1, [r7, #32]
 800900a:	415b      	adcs	r3, r3
 800900c:	627b      	str	r3, [r7, #36]	@ 0x24
 800900e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009012:	4641      	mov	r1, r8
 8009014:	1854      	adds	r4, r2, r1
 8009016:	4649      	mov	r1, r9
 8009018:	eb43 0501 	adc.w	r5, r3, r1
 800901c:	f04f 0200 	mov.w	r2, #0
 8009020:	f04f 0300 	mov.w	r3, #0
 8009024:	00eb      	lsls	r3, r5, #3
 8009026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800902a:	00e2      	lsls	r2, r4, #3
 800902c:	4614      	mov	r4, r2
 800902e:	461d      	mov	r5, r3
 8009030:	4643      	mov	r3, r8
 8009032:	18e3      	adds	r3, r4, r3
 8009034:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009038:	464b      	mov	r3, r9
 800903a:	eb45 0303 	adc.w	r3, r5, r3
 800903e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	2200      	movs	r2, #0
 800904a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800904e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009052:	f04f 0200 	mov.w	r2, #0
 8009056:	f04f 0300 	mov.w	r3, #0
 800905a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800905e:	4629      	mov	r1, r5
 8009060:	008b      	lsls	r3, r1, #2
 8009062:	4621      	mov	r1, r4
 8009064:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009068:	4621      	mov	r1, r4
 800906a:	008a      	lsls	r2, r1, #2
 800906c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009070:	f7f7 fe2a 	bl	8000cc8 <__aeabi_uldivmod>
 8009074:	4602      	mov	r2, r0
 8009076:	460b      	mov	r3, r1
 8009078:	4b60      	ldr	r3, [pc, #384]	@ (80091fc <UART_SetConfig+0x4e4>)
 800907a:	fba3 2302 	umull	r2, r3, r3, r2
 800907e:	095b      	lsrs	r3, r3, #5
 8009080:	011c      	lsls	r4, r3, #4
 8009082:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009086:	2200      	movs	r2, #0
 8009088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800908c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009090:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009094:	4642      	mov	r2, r8
 8009096:	464b      	mov	r3, r9
 8009098:	1891      	adds	r1, r2, r2
 800909a:	61b9      	str	r1, [r7, #24]
 800909c:	415b      	adcs	r3, r3
 800909e:	61fb      	str	r3, [r7, #28]
 80090a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090a4:	4641      	mov	r1, r8
 80090a6:	1851      	adds	r1, r2, r1
 80090a8:	6139      	str	r1, [r7, #16]
 80090aa:	4649      	mov	r1, r9
 80090ac:	414b      	adcs	r3, r1
 80090ae:	617b      	str	r3, [r7, #20]
 80090b0:	f04f 0200 	mov.w	r2, #0
 80090b4:	f04f 0300 	mov.w	r3, #0
 80090b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80090bc:	4659      	mov	r1, fp
 80090be:	00cb      	lsls	r3, r1, #3
 80090c0:	4651      	mov	r1, sl
 80090c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80090c6:	4651      	mov	r1, sl
 80090c8:	00ca      	lsls	r2, r1, #3
 80090ca:	4610      	mov	r0, r2
 80090cc:	4619      	mov	r1, r3
 80090ce:	4603      	mov	r3, r0
 80090d0:	4642      	mov	r2, r8
 80090d2:	189b      	adds	r3, r3, r2
 80090d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80090d8:	464b      	mov	r3, r9
 80090da:	460a      	mov	r2, r1
 80090dc:	eb42 0303 	adc.w	r3, r2, r3
 80090e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80090e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	2200      	movs	r2, #0
 80090ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80090f0:	f04f 0200 	mov.w	r2, #0
 80090f4:	f04f 0300 	mov.w	r3, #0
 80090f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80090fc:	4649      	mov	r1, r9
 80090fe:	008b      	lsls	r3, r1, #2
 8009100:	4641      	mov	r1, r8
 8009102:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009106:	4641      	mov	r1, r8
 8009108:	008a      	lsls	r2, r1, #2
 800910a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800910e:	f7f7 fddb 	bl	8000cc8 <__aeabi_uldivmod>
 8009112:	4602      	mov	r2, r0
 8009114:	460b      	mov	r3, r1
 8009116:	4611      	mov	r1, r2
 8009118:	4b38      	ldr	r3, [pc, #224]	@ (80091fc <UART_SetConfig+0x4e4>)
 800911a:	fba3 2301 	umull	r2, r3, r3, r1
 800911e:	095b      	lsrs	r3, r3, #5
 8009120:	2264      	movs	r2, #100	@ 0x64
 8009122:	fb02 f303 	mul.w	r3, r2, r3
 8009126:	1acb      	subs	r3, r1, r3
 8009128:	011b      	lsls	r3, r3, #4
 800912a:	3332      	adds	r3, #50	@ 0x32
 800912c:	4a33      	ldr	r2, [pc, #204]	@ (80091fc <UART_SetConfig+0x4e4>)
 800912e:	fba2 2303 	umull	r2, r3, r2, r3
 8009132:	095b      	lsrs	r3, r3, #5
 8009134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009138:	441c      	add	r4, r3
 800913a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800913e:	2200      	movs	r2, #0
 8009140:	673b      	str	r3, [r7, #112]	@ 0x70
 8009142:	677a      	str	r2, [r7, #116]	@ 0x74
 8009144:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009148:	4642      	mov	r2, r8
 800914a:	464b      	mov	r3, r9
 800914c:	1891      	adds	r1, r2, r2
 800914e:	60b9      	str	r1, [r7, #8]
 8009150:	415b      	adcs	r3, r3
 8009152:	60fb      	str	r3, [r7, #12]
 8009154:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009158:	4641      	mov	r1, r8
 800915a:	1851      	adds	r1, r2, r1
 800915c:	6039      	str	r1, [r7, #0]
 800915e:	4649      	mov	r1, r9
 8009160:	414b      	adcs	r3, r1
 8009162:	607b      	str	r3, [r7, #4]
 8009164:	f04f 0200 	mov.w	r2, #0
 8009168:	f04f 0300 	mov.w	r3, #0
 800916c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009170:	4659      	mov	r1, fp
 8009172:	00cb      	lsls	r3, r1, #3
 8009174:	4651      	mov	r1, sl
 8009176:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800917a:	4651      	mov	r1, sl
 800917c:	00ca      	lsls	r2, r1, #3
 800917e:	4610      	mov	r0, r2
 8009180:	4619      	mov	r1, r3
 8009182:	4603      	mov	r3, r0
 8009184:	4642      	mov	r2, r8
 8009186:	189b      	adds	r3, r3, r2
 8009188:	66bb      	str	r3, [r7, #104]	@ 0x68
 800918a:	464b      	mov	r3, r9
 800918c:	460a      	mov	r2, r1
 800918e:	eb42 0303 	adc.w	r3, r2, r3
 8009192:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009194:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	2200      	movs	r2, #0
 800919c:	663b      	str	r3, [r7, #96]	@ 0x60
 800919e:	667a      	str	r2, [r7, #100]	@ 0x64
 80091a0:	f04f 0200 	mov.w	r2, #0
 80091a4:	f04f 0300 	mov.w	r3, #0
 80091a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80091ac:	4649      	mov	r1, r9
 80091ae:	008b      	lsls	r3, r1, #2
 80091b0:	4641      	mov	r1, r8
 80091b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091b6:	4641      	mov	r1, r8
 80091b8:	008a      	lsls	r2, r1, #2
 80091ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80091be:	f7f7 fd83 	bl	8000cc8 <__aeabi_uldivmod>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	4b0d      	ldr	r3, [pc, #52]	@ (80091fc <UART_SetConfig+0x4e4>)
 80091c8:	fba3 1302 	umull	r1, r3, r3, r2
 80091cc:	095b      	lsrs	r3, r3, #5
 80091ce:	2164      	movs	r1, #100	@ 0x64
 80091d0:	fb01 f303 	mul.w	r3, r1, r3
 80091d4:	1ad3      	subs	r3, r2, r3
 80091d6:	011b      	lsls	r3, r3, #4
 80091d8:	3332      	adds	r3, #50	@ 0x32
 80091da:	4a08      	ldr	r2, [pc, #32]	@ (80091fc <UART_SetConfig+0x4e4>)
 80091dc:	fba2 2303 	umull	r2, r3, r2, r3
 80091e0:	095b      	lsrs	r3, r3, #5
 80091e2:	f003 020f 	and.w	r2, r3, #15
 80091e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4422      	add	r2, r4
 80091ee:	609a      	str	r2, [r3, #8]
}
 80091f0:	bf00      	nop
 80091f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80091f6:	46bd      	mov	sp, r7
 80091f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091fc:	51eb851f 	.word	0x51eb851f

08009200 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009200:	b084      	sub	sp, #16
 8009202:	b580      	push	{r7, lr}
 8009204:	b084      	sub	sp, #16
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
 800920a:	f107 001c 	add.w	r0, r7, #28
 800920e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009212:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009216:	2b01      	cmp	r3, #1
 8009218:	d123      	bne.n	8009262 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800921e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800922e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009232:	687a      	ldr	r2, [r7, #4]
 8009234:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	68db      	ldr	r3, [r3, #12]
 800923a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009242:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009246:	2b01      	cmp	r3, #1
 8009248:	d105      	bne.n	8009256 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f000 fa9a 	bl	8009790 <USB_CoreReset>
 800925c:	4603      	mov	r3, r0
 800925e:	73fb      	strb	r3, [r7, #15]
 8009260:	e01b      	b.n	800929a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	68db      	ldr	r3, [r3, #12]
 8009266:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 fa8e 	bl	8009790 <USB_CoreReset>
 8009274:	4603      	mov	r3, r0
 8009276:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009278:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800927c:	2b00      	cmp	r3, #0
 800927e:	d106      	bne.n	800928e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009284:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	639a      	str	r2, [r3, #56]	@ 0x38
 800928c:	e005      	b.n	800929a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009292:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800929a:	7fbb      	ldrb	r3, [r7, #30]
 800929c:	2b01      	cmp	r3, #1
 800929e:	d10b      	bne.n	80092b8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	f043 0206 	orr.w	r2, r3, #6
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	689b      	ldr	r3, [r3, #8]
 80092b0:	f043 0220 	orr.w	r2, r3, #32
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3710      	adds	r7, #16
 80092be:	46bd      	mov	sp, r7
 80092c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80092c4:	b004      	add	sp, #16
 80092c6:	4770      	bx	lr

080092c8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	f023 0201 	bic.w	r2, r3, #1
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	370c      	adds	r7, #12
 80092e2:	46bd      	mov	sp, r7
 80092e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e8:	4770      	bx	lr

080092ea <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80092ea:	b580      	push	{r7, lr}
 80092ec:	b084      	sub	sp, #16
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	460b      	mov	r3, r1
 80092f4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80092f6:	2300      	movs	r3, #0
 80092f8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009306:	78fb      	ldrb	r3, [r7, #3]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d115      	bne.n	8009338 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	68db      	ldr	r3, [r3, #12]
 8009310:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009318:	200a      	movs	r0, #10
 800931a:	f7fa fd1f 	bl	8003d5c <HAL_Delay>
      ms += 10U;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	330a      	adds	r3, #10
 8009322:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009324:	6878      	ldr	r0, [r7, #4]
 8009326:	f000 fa25 	bl	8009774 <USB_GetMode>
 800932a:	4603      	mov	r3, r0
 800932c:	2b01      	cmp	r3, #1
 800932e:	d01e      	beq.n	800936e <USB_SetCurrentMode+0x84>
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2bc7      	cmp	r3, #199	@ 0xc7
 8009334:	d9f0      	bls.n	8009318 <USB_SetCurrentMode+0x2e>
 8009336:	e01a      	b.n	800936e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009338:	78fb      	ldrb	r3, [r7, #3]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d115      	bne.n	800936a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	68db      	ldr	r3, [r3, #12]
 8009342:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800934a:	200a      	movs	r0, #10
 800934c:	f7fa fd06 	bl	8003d5c <HAL_Delay>
      ms += 10U;
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	330a      	adds	r3, #10
 8009354:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 fa0c 	bl	8009774 <USB_GetMode>
 800935c:	4603      	mov	r3, r0
 800935e:	2b00      	cmp	r3, #0
 8009360:	d005      	beq.n	800936e <USB_SetCurrentMode+0x84>
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	2bc7      	cmp	r3, #199	@ 0xc7
 8009366:	d9f0      	bls.n	800934a <USB_SetCurrentMode+0x60>
 8009368:	e001      	b.n	800936e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800936a:	2301      	movs	r3, #1
 800936c:	e005      	b.n	800937a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2bc8      	cmp	r3, #200	@ 0xc8
 8009372:	d101      	bne.n	8009378 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e000      	b.n	800937a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009378:	2300      	movs	r3, #0
}
 800937a:	4618      	mov	r0, r3
 800937c:	3710      	adds	r7, #16
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}
	...

08009384 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009384:	b084      	sub	sp, #16
 8009386:	b580      	push	{r7, lr}
 8009388:	b086      	sub	sp, #24
 800938a:	af00      	add	r7, sp, #0
 800938c:	6078      	str	r0, [r7, #4]
 800938e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009392:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009396:	2300      	movs	r3, #0
 8009398:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800939e:	2300      	movs	r3, #0
 80093a0:	613b      	str	r3, [r7, #16]
 80093a2:	e009      	b.n	80093b8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80093a4:	687a      	ldr	r2, [r7, #4]
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	3340      	adds	r3, #64	@ 0x40
 80093aa:	009b      	lsls	r3, r3, #2
 80093ac:	4413      	add	r3, r2
 80093ae:	2200      	movs	r2, #0
 80093b0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	3301      	adds	r3, #1
 80093b6:	613b      	str	r3, [r7, #16]
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	2b0e      	cmp	r3, #14
 80093bc:	d9f2      	bls.n	80093a4 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80093be:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d11c      	bne.n	8009400 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093cc:	685b      	ldr	r3, [r3, #4]
 80093ce:	68fa      	ldr	r2, [r7, #12]
 80093d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093d4:	f043 0302 	orr.w	r3, r3, #2
 80093d8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093de:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	601a      	str	r2, [r3, #0]
 80093fe:	e005      	b.n	800940c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009404:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009412:	461a      	mov	r2, r3
 8009414:	2300      	movs	r3, #0
 8009416:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009418:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800941c:	2b01      	cmp	r3, #1
 800941e:	d10d      	bne.n	800943c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009424:	2b00      	cmp	r3, #0
 8009426:	d104      	bne.n	8009432 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009428:	2100      	movs	r1, #0
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f000 f968 	bl	8009700 <USB_SetDevSpeed>
 8009430:	e008      	b.n	8009444 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009432:	2101      	movs	r1, #1
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f000 f963 	bl	8009700 <USB_SetDevSpeed>
 800943a:	e003      	b.n	8009444 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800943c:	2103      	movs	r1, #3
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 f95e 	bl	8009700 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009444:	2110      	movs	r1, #16
 8009446:	6878      	ldr	r0, [r7, #4]
 8009448:	f000 f8fa 	bl	8009640 <USB_FlushTxFifo>
 800944c:	4603      	mov	r3, r0
 800944e:	2b00      	cmp	r3, #0
 8009450:	d001      	beq.n	8009456 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8009452:	2301      	movs	r3, #1
 8009454:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 f924 	bl	80096a4 <USB_FlushRxFifo>
 800945c:	4603      	mov	r3, r0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d001      	beq.n	8009466 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8009462:	2301      	movs	r3, #1
 8009464:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800946c:	461a      	mov	r2, r3
 800946e:	2300      	movs	r3, #0
 8009470:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009478:	461a      	mov	r2, r3
 800947a:	2300      	movs	r3, #0
 800947c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009484:	461a      	mov	r2, r3
 8009486:	2300      	movs	r3, #0
 8009488:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800948a:	2300      	movs	r3, #0
 800948c:	613b      	str	r3, [r7, #16]
 800948e:	e043      	b.n	8009518 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	015a      	lsls	r2, r3, #5
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	4413      	add	r3, r2
 8009498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094a6:	d118      	bne.n	80094da <USB_DevInit+0x156>
    {
      if (i == 0U)
 80094a8:	693b      	ldr	r3, [r7, #16]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d10a      	bne.n	80094c4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80094ae:	693b      	ldr	r3, [r7, #16]
 80094b0:	015a      	lsls	r2, r3, #5
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	4413      	add	r3, r2
 80094b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094ba:	461a      	mov	r2, r3
 80094bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80094c0:	6013      	str	r3, [r2, #0]
 80094c2:	e013      	b.n	80094ec <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	015a      	lsls	r2, r3, #5
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	4413      	add	r3, r2
 80094cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094d0:	461a      	mov	r2, r3
 80094d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80094d6:	6013      	str	r3, [r2, #0]
 80094d8:	e008      	b.n	80094ec <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80094da:	693b      	ldr	r3, [r7, #16]
 80094dc:	015a      	lsls	r2, r3, #5
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	4413      	add	r3, r2
 80094e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094e6:	461a      	mov	r2, r3
 80094e8:	2300      	movs	r3, #0
 80094ea:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	015a      	lsls	r2, r3, #5
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	4413      	add	r3, r2
 80094f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094f8:	461a      	mov	r2, r3
 80094fa:	2300      	movs	r3, #0
 80094fc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	015a      	lsls	r2, r3, #5
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	4413      	add	r3, r2
 8009506:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800950a:	461a      	mov	r2, r3
 800950c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009510:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009512:	693b      	ldr	r3, [r7, #16]
 8009514:	3301      	adds	r3, #1
 8009516:	613b      	str	r3, [r7, #16]
 8009518:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800951c:	461a      	mov	r2, r3
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	4293      	cmp	r3, r2
 8009522:	d3b5      	bcc.n	8009490 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009524:	2300      	movs	r3, #0
 8009526:	613b      	str	r3, [r7, #16]
 8009528:	e043      	b.n	80095b2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	015a      	lsls	r2, r3, #5
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	4413      	add	r3, r2
 8009532:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800953c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009540:	d118      	bne.n	8009574 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10a      	bne.n	800955e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009548:	693b      	ldr	r3, [r7, #16]
 800954a:	015a      	lsls	r2, r3, #5
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	4413      	add	r3, r2
 8009550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009554:	461a      	mov	r2, r3
 8009556:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800955a:	6013      	str	r3, [r2, #0]
 800955c:	e013      	b.n	8009586 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	015a      	lsls	r2, r3, #5
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	4413      	add	r3, r2
 8009566:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800956a:	461a      	mov	r2, r3
 800956c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009570:	6013      	str	r3, [r2, #0]
 8009572:	e008      	b.n	8009586 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	015a      	lsls	r2, r3, #5
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	4413      	add	r3, r2
 800957c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009580:	461a      	mov	r2, r3
 8009582:	2300      	movs	r3, #0
 8009584:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	015a      	lsls	r2, r3, #5
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	4413      	add	r3, r2
 800958e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009592:	461a      	mov	r2, r3
 8009594:	2300      	movs	r3, #0
 8009596:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	015a      	lsls	r2, r3, #5
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	4413      	add	r3, r2
 80095a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095a4:	461a      	mov	r2, r3
 80095a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80095aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	3301      	adds	r3, #1
 80095b0:	613b      	str	r3, [r7, #16]
 80095b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80095b6:	461a      	mov	r2, r3
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d3b5      	bcc.n	800952a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095c4:	691b      	ldr	r3, [r3, #16]
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80095cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095d0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2200      	movs	r2, #0
 80095d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80095de:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80095e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d105      	bne.n	80095f4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	699b      	ldr	r3, [r3, #24]
 80095ec:	f043 0210 	orr.w	r2, r3, #16
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	699a      	ldr	r2, [r3, #24]
 80095f8:	4b10      	ldr	r3, [pc, #64]	@ (800963c <USB_DevInit+0x2b8>)
 80095fa:	4313      	orrs	r3, r2
 80095fc:	687a      	ldr	r2, [r7, #4]
 80095fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009600:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8009604:	2b00      	cmp	r3, #0
 8009606:	d005      	beq.n	8009614 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	699b      	ldr	r3, [r3, #24]
 800960c:	f043 0208 	orr.w	r2, r3, #8
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009614:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009618:	2b01      	cmp	r3, #1
 800961a:	d107      	bne.n	800962c <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	699b      	ldr	r3, [r3, #24]
 8009620:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009624:	f043 0304 	orr.w	r3, r3, #4
 8009628:	687a      	ldr	r2, [r7, #4]
 800962a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800962c:	7dfb      	ldrb	r3, [r7, #23]
}
 800962e:	4618      	mov	r0, r3
 8009630:	3718      	adds	r7, #24
 8009632:	46bd      	mov	sp, r7
 8009634:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009638:	b004      	add	sp, #16
 800963a:	4770      	bx	lr
 800963c:	803c3800 	.word	0x803c3800

08009640 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009640:	b480      	push	{r7}
 8009642:	b085      	sub	sp, #20
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800964a:	2300      	movs	r3, #0
 800964c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	3301      	adds	r3, #1
 8009652:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800965a:	d901      	bls.n	8009660 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800965c:	2303      	movs	r3, #3
 800965e:	e01b      	b.n	8009698 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	691b      	ldr	r3, [r3, #16]
 8009664:	2b00      	cmp	r3, #0
 8009666:	daf2      	bge.n	800964e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009668:	2300      	movs	r3, #0
 800966a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800966c:	683b      	ldr	r3, [r7, #0]
 800966e:	019b      	lsls	r3, r3, #6
 8009670:	f043 0220 	orr.w	r2, r3, #32
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	3301      	adds	r3, #1
 800967c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009684:	d901      	bls.n	800968a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009686:	2303      	movs	r3, #3
 8009688:	e006      	b.n	8009698 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	691b      	ldr	r3, [r3, #16]
 800968e:	f003 0320 	and.w	r3, r3, #32
 8009692:	2b20      	cmp	r3, #32
 8009694:	d0f0      	beq.n	8009678 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009696:	2300      	movs	r3, #0
}
 8009698:	4618      	mov	r0, r3
 800969a:	3714      	adds	r7, #20
 800969c:	46bd      	mov	sp, r7
 800969e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a2:	4770      	bx	lr

080096a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b085      	sub	sp, #20
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	3301      	adds	r3, #1
 80096b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096bc:	d901      	bls.n	80096c2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80096be:	2303      	movs	r3, #3
 80096c0:	e018      	b.n	80096f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	691b      	ldr	r3, [r3, #16]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	daf2      	bge.n	80096b0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80096ca:	2300      	movs	r3, #0
 80096cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	2210      	movs	r2, #16
 80096d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	3301      	adds	r3, #1
 80096d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80096e0:	d901      	bls.n	80096e6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80096e2:	2303      	movs	r3, #3
 80096e4:	e006      	b.n	80096f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	691b      	ldr	r3, [r3, #16]
 80096ea:	f003 0310 	and.w	r3, r3, #16
 80096ee:	2b10      	cmp	r3, #16
 80096f0:	d0f0      	beq.n	80096d4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80096f2:	2300      	movs	r3, #0
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3714      	adds	r7, #20
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009700:	b480      	push	{r7}
 8009702:	b085      	sub	sp, #20
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	460b      	mov	r3, r1
 800970a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009716:	681a      	ldr	r2, [r3, #0]
 8009718:	78fb      	ldrb	r3, [r7, #3]
 800971a:	68f9      	ldr	r1, [r7, #12]
 800971c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009720:	4313      	orrs	r3, r2
 8009722:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009724:	2300      	movs	r3, #0
}
 8009726:	4618      	mov	r0, r3
 8009728:	3714      	adds	r7, #20
 800972a:	46bd      	mov	sp, r7
 800972c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009730:	4770      	bx	lr

08009732 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009732:	b480      	push	{r7}
 8009734:	b085      	sub	sp, #20
 8009736:	af00      	add	r7, sp, #0
 8009738:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800974c:	f023 0303 	bic.w	r3, r3, #3
 8009750:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	68fa      	ldr	r2, [r7, #12]
 800975c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009760:	f043 0302 	orr.w	r3, r3, #2
 8009764:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009766:	2300      	movs	r3, #0
}
 8009768:	4618      	mov	r0, r3
 800976a:	3714      	adds	r7, #20
 800976c:	46bd      	mov	sp, r7
 800976e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009772:	4770      	bx	lr

08009774 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009774:	b480      	push	{r7}
 8009776:	b083      	sub	sp, #12
 8009778:	af00      	add	r7, sp, #0
 800977a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	695b      	ldr	r3, [r3, #20]
 8009780:	f003 0301 	and.w	r3, r3, #1
}
 8009784:	4618      	mov	r0, r3
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009790:	b480      	push	{r7}
 8009792:	b085      	sub	sp, #20
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009798:	2300      	movs	r3, #0
 800979a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	3301      	adds	r3, #1
 80097a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80097a8:	d901      	bls.n	80097ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80097aa:	2303      	movs	r3, #3
 80097ac:	e01b      	b.n	80097e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	691b      	ldr	r3, [r3, #16]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	daf2      	bge.n	800979c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80097b6:	2300      	movs	r3, #0
 80097b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	691b      	ldr	r3, [r3, #16]
 80097be:	f043 0201 	orr.w	r2, r3, #1
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	3301      	adds	r3, #1
 80097ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80097d2:	d901      	bls.n	80097d8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80097d4:	2303      	movs	r3, #3
 80097d6:	e006      	b.n	80097e6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	691b      	ldr	r3, [r3, #16]
 80097dc:	f003 0301 	and.w	r3, r3, #1
 80097e0:	2b01      	cmp	r3, #1
 80097e2:	d0f0      	beq.n	80097c6 <USB_CoreReset+0x36>

  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3714      	adds	r7, #20
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr

080097f2 <atof>:
 80097f2:	2100      	movs	r1, #0
 80097f4:	f000 be08 	b.w	800a408 <strtod>

080097f8 <atoi>:
 80097f8:	220a      	movs	r2, #10
 80097fa:	2100      	movs	r1, #0
 80097fc:	f000 be8a 	b.w	800a514 <strtol>

08009800 <sulp>:
 8009800:	b570      	push	{r4, r5, r6, lr}
 8009802:	4604      	mov	r4, r0
 8009804:	460d      	mov	r5, r1
 8009806:	ec45 4b10 	vmov	d0, r4, r5
 800980a:	4616      	mov	r6, r2
 800980c:	f003 fafc 	bl	800ce08 <__ulp>
 8009810:	ec51 0b10 	vmov	r0, r1, d0
 8009814:	b17e      	cbz	r6, 8009836 <sulp+0x36>
 8009816:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800981a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800981e:	2b00      	cmp	r3, #0
 8009820:	dd09      	ble.n	8009836 <sulp+0x36>
 8009822:	051b      	lsls	r3, r3, #20
 8009824:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009828:	2400      	movs	r4, #0
 800982a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800982e:	4622      	mov	r2, r4
 8009830:	462b      	mov	r3, r5
 8009832:	f7f6 ff01 	bl	8000638 <__aeabi_dmul>
 8009836:	ec41 0b10 	vmov	d0, r0, r1
 800983a:	bd70      	pop	{r4, r5, r6, pc}
 800983c:	0000      	movs	r0, r0
	...

08009840 <_strtod_l>:
 8009840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009844:	b09f      	sub	sp, #124	@ 0x7c
 8009846:	460c      	mov	r4, r1
 8009848:	9217      	str	r2, [sp, #92]	@ 0x5c
 800984a:	2200      	movs	r2, #0
 800984c:	921a      	str	r2, [sp, #104]	@ 0x68
 800984e:	9005      	str	r0, [sp, #20]
 8009850:	f04f 0a00 	mov.w	sl, #0
 8009854:	f04f 0b00 	mov.w	fp, #0
 8009858:	460a      	mov	r2, r1
 800985a:	9219      	str	r2, [sp, #100]	@ 0x64
 800985c:	7811      	ldrb	r1, [r2, #0]
 800985e:	292b      	cmp	r1, #43	@ 0x2b
 8009860:	d04a      	beq.n	80098f8 <_strtod_l+0xb8>
 8009862:	d838      	bhi.n	80098d6 <_strtod_l+0x96>
 8009864:	290d      	cmp	r1, #13
 8009866:	d832      	bhi.n	80098ce <_strtod_l+0x8e>
 8009868:	2908      	cmp	r1, #8
 800986a:	d832      	bhi.n	80098d2 <_strtod_l+0x92>
 800986c:	2900      	cmp	r1, #0
 800986e:	d03b      	beq.n	80098e8 <_strtod_l+0xa8>
 8009870:	2200      	movs	r2, #0
 8009872:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009874:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009876:	782a      	ldrb	r2, [r5, #0]
 8009878:	2a30      	cmp	r2, #48	@ 0x30
 800987a:	f040 80b3 	bne.w	80099e4 <_strtod_l+0x1a4>
 800987e:	786a      	ldrb	r2, [r5, #1]
 8009880:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009884:	2a58      	cmp	r2, #88	@ 0x58
 8009886:	d16e      	bne.n	8009966 <_strtod_l+0x126>
 8009888:	9302      	str	r3, [sp, #8]
 800988a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800988c:	9301      	str	r3, [sp, #4]
 800988e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	4a8e      	ldr	r2, [pc, #568]	@ (8009acc <_strtod_l+0x28c>)
 8009894:	9805      	ldr	r0, [sp, #20]
 8009896:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009898:	a919      	add	r1, sp, #100	@ 0x64
 800989a:	f002 fba7 	bl	800bfec <__gethex>
 800989e:	f010 060f 	ands.w	r6, r0, #15
 80098a2:	4604      	mov	r4, r0
 80098a4:	d005      	beq.n	80098b2 <_strtod_l+0x72>
 80098a6:	2e06      	cmp	r6, #6
 80098a8:	d128      	bne.n	80098fc <_strtod_l+0xbc>
 80098aa:	3501      	adds	r5, #1
 80098ac:	2300      	movs	r3, #0
 80098ae:	9519      	str	r5, [sp, #100]	@ 0x64
 80098b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80098b2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	f040 858e 	bne.w	800a3d6 <_strtod_l+0xb96>
 80098ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80098bc:	b1cb      	cbz	r3, 80098f2 <_strtod_l+0xb2>
 80098be:	4652      	mov	r2, sl
 80098c0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 80098c4:	ec43 2b10 	vmov	d0, r2, r3
 80098c8:	b01f      	add	sp, #124	@ 0x7c
 80098ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ce:	2920      	cmp	r1, #32
 80098d0:	d1ce      	bne.n	8009870 <_strtod_l+0x30>
 80098d2:	3201      	adds	r2, #1
 80098d4:	e7c1      	b.n	800985a <_strtod_l+0x1a>
 80098d6:	292d      	cmp	r1, #45	@ 0x2d
 80098d8:	d1ca      	bne.n	8009870 <_strtod_l+0x30>
 80098da:	2101      	movs	r1, #1
 80098dc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80098de:	1c51      	adds	r1, r2, #1
 80098e0:	9119      	str	r1, [sp, #100]	@ 0x64
 80098e2:	7852      	ldrb	r2, [r2, #1]
 80098e4:	2a00      	cmp	r2, #0
 80098e6:	d1c5      	bne.n	8009874 <_strtod_l+0x34>
 80098e8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80098ea:	9419      	str	r4, [sp, #100]	@ 0x64
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	f040 8570 	bne.w	800a3d2 <_strtod_l+0xb92>
 80098f2:	4652      	mov	r2, sl
 80098f4:	465b      	mov	r3, fp
 80098f6:	e7e5      	b.n	80098c4 <_strtod_l+0x84>
 80098f8:	2100      	movs	r1, #0
 80098fa:	e7ef      	b.n	80098dc <_strtod_l+0x9c>
 80098fc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80098fe:	b13a      	cbz	r2, 8009910 <_strtod_l+0xd0>
 8009900:	2135      	movs	r1, #53	@ 0x35
 8009902:	a81c      	add	r0, sp, #112	@ 0x70
 8009904:	f003 fb7a 	bl	800cffc <__copybits>
 8009908:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800990a:	9805      	ldr	r0, [sp, #20]
 800990c:	f002 ff48 	bl	800c7a0 <_Bfree>
 8009910:	3e01      	subs	r6, #1
 8009912:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009914:	2e04      	cmp	r6, #4
 8009916:	d806      	bhi.n	8009926 <_strtod_l+0xe6>
 8009918:	e8df f006 	tbb	[pc, r6]
 800991c:	201d0314 	.word	0x201d0314
 8009920:	14          	.byte	0x14
 8009921:	00          	.byte	0x00
 8009922:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009926:	05e1      	lsls	r1, r4, #23
 8009928:	bf48      	it	mi
 800992a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800992e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009932:	0d1b      	lsrs	r3, r3, #20
 8009934:	051b      	lsls	r3, r3, #20
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1bb      	bne.n	80098b2 <_strtod_l+0x72>
 800993a:	f001 fc0d 	bl	800b158 <__errno>
 800993e:	2322      	movs	r3, #34	@ 0x22
 8009940:	6003      	str	r3, [r0, #0]
 8009942:	e7b6      	b.n	80098b2 <_strtod_l+0x72>
 8009944:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009948:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800994c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009950:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009954:	e7e7      	b.n	8009926 <_strtod_l+0xe6>
 8009956:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009ad4 <_strtod_l+0x294>
 800995a:	e7e4      	b.n	8009926 <_strtod_l+0xe6>
 800995c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009960:	f04f 3aff 	mov.w	sl, #4294967295
 8009964:	e7df      	b.n	8009926 <_strtod_l+0xe6>
 8009966:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009968:	1c5a      	adds	r2, r3, #1
 800996a:	9219      	str	r2, [sp, #100]	@ 0x64
 800996c:	785b      	ldrb	r3, [r3, #1]
 800996e:	2b30      	cmp	r3, #48	@ 0x30
 8009970:	d0f9      	beq.n	8009966 <_strtod_l+0x126>
 8009972:	2b00      	cmp	r3, #0
 8009974:	d09d      	beq.n	80098b2 <_strtod_l+0x72>
 8009976:	2301      	movs	r3, #1
 8009978:	9309      	str	r3, [sp, #36]	@ 0x24
 800997a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800997c:	930c      	str	r3, [sp, #48]	@ 0x30
 800997e:	2300      	movs	r3, #0
 8009980:	9308      	str	r3, [sp, #32]
 8009982:	930a      	str	r3, [sp, #40]	@ 0x28
 8009984:	461f      	mov	r7, r3
 8009986:	220a      	movs	r2, #10
 8009988:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800998a:	7805      	ldrb	r5, [r0, #0]
 800998c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009990:	b2d9      	uxtb	r1, r3
 8009992:	2909      	cmp	r1, #9
 8009994:	d928      	bls.n	80099e8 <_strtod_l+0x1a8>
 8009996:	494e      	ldr	r1, [pc, #312]	@ (8009ad0 <_strtod_l+0x290>)
 8009998:	2201      	movs	r2, #1
 800999a:	f001 fb6d 	bl	800b078 <strncmp>
 800999e:	2800      	cmp	r0, #0
 80099a0:	d032      	beq.n	8009a08 <_strtod_l+0x1c8>
 80099a2:	2000      	movs	r0, #0
 80099a4:	462a      	mov	r2, r5
 80099a6:	4681      	mov	r9, r0
 80099a8:	463d      	mov	r5, r7
 80099aa:	4603      	mov	r3, r0
 80099ac:	2a65      	cmp	r2, #101	@ 0x65
 80099ae:	d001      	beq.n	80099b4 <_strtod_l+0x174>
 80099b0:	2a45      	cmp	r2, #69	@ 0x45
 80099b2:	d114      	bne.n	80099de <_strtod_l+0x19e>
 80099b4:	b91d      	cbnz	r5, 80099be <_strtod_l+0x17e>
 80099b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80099b8:	4302      	orrs	r2, r0
 80099ba:	d095      	beq.n	80098e8 <_strtod_l+0xa8>
 80099bc:	2500      	movs	r5, #0
 80099be:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80099c0:	1c62      	adds	r2, r4, #1
 80099c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80099c4:	7862      	ldrb	r2, [r4, #1]
 80099c6:	2a2b      	cmp	r2, #43	@ 0x2b
 80099c8:	d077      	beq.n	8009aba <_strtod_l+0x27a>
 80099ca:	2a2d      	cmp	r2, #45	@ 0x2d
 80099cc:	d07b      	beq.n	8009ac6 <_strtod_l+0x286>
 80099ce:	f04f 0c00 	mov.w	ip, #0
 80099d2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80099d6:	2909      	cmp	r1, #9
 80099d8:	f240 8082 	bls.w	8009ae0 <_strtod_l+0x2a0>
 80099dc:	9419      	str	r4, [sp, #100]	@ 0x64
 80099de:	f04f 0800 	mov.w	r8, #0
 80099e2:	e0a2      	b.n	8009b2a <_strtod_l+0x2ea>
 80099e4:	2300      	movs	r3, #0
 80099e6:	e7c7      	b.n	8009978 <_strtod_l+0x138>
 80099e8:	2f08      	cmp	r7, #8
 80099ea:	bfd5      	itete	le
 80099ec:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80099ee:	9908      	ldrgt	r1, [sp, #32]
 80099f0:	fb02 3301 	mlale	r3, r2, r1, r3
 80099f4:	fb02 3301 	mlagt	r3, r2, r1, r3
 80099f8:	f100 0001 	add.w	r0, r0, #1
 80099fc:	bfd4      	ite	le
 80099fe:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009a00:	9308      	strgt	r3, [sp, #32]
 8009a02:	3701      	adds	r7, #1
 8009a04:	9019      	str	r0, [sp, #100]	@ 0x64
 8009a06:	e7bf      	b.n	8009988 <_strtod_l+0x148>
 8009a08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a0a:	1c5a      	adds	r2, r3, #1
 8009a0c:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a0e:	785a      	ldrb	r2, [r3, #1]
 8009a10:	b37f      	cbz	r7, 8009a72 <_strtod_l+0x232>
 8009a12:	4681      	mov	r9, r0
 8009a14:	463d      	mov	r5, r7
 8009a16:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a1a:	2b09      	cmp	r3, #9
 8009a1c:	d912      	bls.n	8009a44 <_strtod_l+0x204>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	e7c4      	b.n	80099ac <_strtod_l+0x16c>
 8009a22:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a24:	1c5a      	adds	r2, r3, #1
 8009a26:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a28:	785a      	ldrb	r2, [r3, #1]
 8009a2a:	3001      	adds	r0, #1
 8009a2c:	2a30      	cmp	r2, #48	@ 0x30
 8009a2e:	d0f8      	beq.n	8009a22 <_strtod_l+0x1e2>
 8009a30:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009a34:	2b08      	cmp	r3, #8
 8009a36:	f200 84d3 	bhi.w	800a3e0 <_strtod_l+0xba0>
 8009a3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a3c:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a3e:	4681      	mov	r9, r0
 8009a40:	2000      	movs	r0, #0
 8009a42:	4605      	mov	r5, r0
 8009a44:	3a30      	subs	r2, #48	@ 0x30
 8009a46:	f100 0301 	add.w	r3, r0, #1
 8009a4a:	d02a      	beq.n	8009aa2 <_strtod_l+0x262>
 8009a4c:	4499      	add	r9, r3
 8009a4e:	eb00 0c05 	add.w	ip, r0, r5
 8009a52:	462b      	mov	r3, r5
 8009a54:	210a      	movs	r1, #10
 8009a56:	4563      	cmp	r3, ip
 8009a58:	d10d      	bne.n	8009a76 <_strtod_l+0x236>
 8009a5a:	1c69      	adds	r1, r5, #1
 8009a5c:	4401      	add	r1, r0
 8009a5e:	4428      	add	r0, r5
 8009a60:	2808      	cmp	r0, #8
 8009a62:	dc16      	bgt.n	8009a92 <_strtod_l+0x252>
 8009a64:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009a66:	230a      	movs	r3, #10
 8009a68:	fb03 2300 	mla	r3, r3, r0, r2
 8009a6c:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a6e:	2300      	movs	r3, #0
 8009a70:	e018      	b.n	8009aa4 <_strtod_l+0x264>
 8009a72:	4638      	mov	r0, r7
 8009a74:	e7da      	b.n	8009a2c <_strtod_l+0x1ec>
 8009a76:	2b08      	cmp	r3, #8
 8009a78:	f103 0301 	add.w	r3, r3, #1
 8009a7c:	dc03      	bgt.n	8009a86 <_strtod_l+0x246>
 8009a7e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009a80:	434e      	muls	r6, r1
 8009a82:	960a      	str	r6, [sp, #40]	@ 0x28
 8009a84:	e7e7      	b.n	8009a56 <_strtod_l+0x216>
 8009a86:	2b10      	cmp	r3, #16
 8009a88:	bfde      	ittt	le
 8009a8a:	9e08      	ldrle	r6, [sp, #32]
 8009a8c:	434e      	mulle	r6, r1
 8009a8e:	9608      	strle	r6, [sp, #32]
 8009a90:	e7e1      	b.n	8009a56 <_strtod_l+0x216>
 8009a92:	280f      	cmp	r0, #15
 8009a94:	dceb      	bgt.n	8009a6e <_strtod_l+0x22e>
 8009a96:	9808      	ldr	r0, [sp, #32]
 8009a98:	230a      	movs	r3, #10
 8009a9a:	fb03 2300 	mla	r3, r3, r0, r2
 8009a9e:	9308      	str	r3, [sp, #32]
 8009aa0:	e7e5      	b.n	8009a6e <_strtod_l+0x22e>
 8009aa2:	4629      	mov	r1, r5
 8009aa4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009aa6:	1c50      	adds	r0, r2, #1
 8009aa8:	9019      	str	r0, [sp, #100]	@ 0x64
 8009aaa:	7852      	ldrb	r2, [r2, #1]
 8009aac:	4618      	mov	r0, r3
 8009aae:	460d      	mov	r5, r1
 8009ab0:	e7b1      	b.n	8009a16 <_strtod_l+0x1d6>
 8009ab2:	f04f 0900 	mov.w	r9, #0
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	e77d      	b.n	80099b6 <_strtod_l+0x176>
 8009aba:	f04f 0c00 	mov.w	ip, #0
 8009abe:	1ca2      	adds	r2, r4, #2
 8009ac0:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ac2:	78a2      	ldrb	r2, [r4, #2]
 8009ac4:	e785      	b.n	80099d2 <_strtod_l+0x192>
 8009ac6:	f04f 0c01 	mov.w	ip, #1
 8009aca:	e7f8      	b.n	8009abe <_strtod_l+0x27e>
 8009acc:	0800eac0 	.word	0x0800eac0
 8009ad0:	0800eaa8 	.word	0x0800eaa8
 8009ad4:	7ff00000 	.word	0x7ff00000
 8009ad8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ada:	1c51      	adds	r1, r2, #1
 8009adc:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ade:	7852      	ldrb	r2, [r2, #1]
 8009ae0:	2a30      	cmp	r2, #48	@ 0x30
 8009ae2:	d0f9      	beq.n	8009ad8 <_strtod_l+0x298>
 8009ae4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009ae8:	2908      	cmp	r1, #8
 8009aea:	f63f af78 	bhi.w	80099de <_strtod_l+0x19e>
 8009aee:	3a30      	subs	r2, #48	@ 0x30
 8009af0:	920e      	str	r2, [sp, #56]	@ 0x38
 8009af2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009af4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009af6:	f04f 080a 	mov.w	r8, #10
 8009afa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009afc:	1c56      	adds	r6, r2, #1
 8009afe:	9619      	str	r6, [sp, #100]	@ 0x64
 8009b00:	7852      	ldrb	r2, [r2, #1]
 8009b02:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009b06:	f1be 0f09 	cmp.w	lr, #9
 8009b0a:	d939      	bls.n	8009b80 <_strtod_l+0x340>
 8009b0c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b0e:	1a76      	subs	r6, r6, r1
 8009b10:	2e08      	cmp	r6, #8
 8009b12:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b16:	dc03      	bgt.n	8009b20 <_strtod_l+0x2e0>
 8009b18:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b1a:	4588      	cmp	r8, r1
 8009b1c:	bfa8      	it	ge
 8009b1e:	4688      	movge	r8, r1
 8009b20:	f1bc 0f00 	cmp.w	ip, #0
 8009b24:	d001      	beq.n	8009b2a <_strtod_l+0x2ea>
 8009b26:	f1c8 0800 	rsb	r8, r8, #0
 8009b2a:	2d00      	cmp	r5, #0
 8009b2c:	d14e      	bne.n	8009bcc <_strtod_l+0x38c>
 8009b2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b30:	4308      	orrs	r0, r1
 8009b32:	f47f aebe 	bne.w	80098b2 <_strtod_l+0x72>
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	f47f aed6 	bne.w	80098e8 <_strtod_l+0xa8>
 8009b3c:	2a69      	cmp	r2, #105	@ 0x69
 8009b3e:	d028      	beq.n	8009b92 <_strtod_l+0x352>
 8009b40:	dc25      	bgt.n	8009b8e <_strtod_l+0x34e>
 8009b42:	2a49      	cmp	r2, #73	@ 0x49
 8009b44:	d025      	beq.n	8009b92 <_strtod_l+0x352>
 8009b46:	2a4e      	cmp	r2, #78	@ 0x4e
 8009b48:	f47f aece 	bne.w	80098e8 <_strtod_l+0xa8>
 8009b4c:	499b      	ldr	r1, [pc, #620]	@ (8009dbc <_strtod_l+0x57c>)
 8009b4e:	a819      	add	r0, sp, #100	@ 0x64
 8009b50:	f002 fc6e 	bl	800c430 <__match>
 8009b54:	2800      	cmp	r0, #0
 8009b56:	f43f aec7 	beq.w	80098e8 <_strtod_l+0xa8>
 8009b5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b5c:	781b      	ldrb	r3, [r3, #0]
 8009b5e:	2b28      	cmp	r3, #40	@ 0x28
 8009b60:	d12e      	bne.n	8009bc0 <_strtod_l+0x380>
 8009b62:	4997      	ldr	r1, [pc, #604]	@ (8009dc0 <_strtod_l+0x580>)
 8009b64:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b66:	a819      	add	r0, sp, #100	@ 0x64
 8009b68:	f002 fc76 	bl	800c458 <__hexnan>
 8009b6c:	2805      	cmp	r0, #5
 8009b6e:	d127      	bne.n	8009bc0 <_strtod_l+0x380>
 8009b70:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009b72:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009b76:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009b7a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009b7e:	e698      	b.n	80098b2 <_strtod_l+0x72>
 8009b80:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009b82:	fb08 2101 	mla	r1, r8, r1, r2
 8009b86:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009b8a:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b8c:	e7b5      	b.n	8009afa <_strtod_l+0x2ba>
 8009b8e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009b90:	e7da      	b.n	8009b48 <_strtod_l+0x308>
 8009b92:	498c      	ldr	r1, [pc, #560]	@ (8009dc4 <_strtod_l+0x584>)
 8009b94:	a819      	add	r0, sp, #100	@ 0x64
 8009b96:	f002 fc4b 	bl	800c430 <__match>
 8009b9a:	2800      	cmp	r0, #0
 8009b9c:	f43f aea4 	beq.w	80098e8 <_strtod_l+0xa8>
 8009ba0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009ba2:	4989      	ldr	r1, [pc, #548]	@ (8009dc8 <_strtod_l+0x588>)
 8009ba4:	3b01      	subs	r3, #1
 8009ba6:	a819      	add	r0, sp, #100	@ 0x64
 8009ba8:	9319      	str	r3, [sp, #100]	@ 0x64
 8009baa:	f002 fc41 	bl	800c430 <__match>
 8009bae:	b910      	cbnz	r0, 8009bb6 <_strtod_l+0x376>
 8009bb0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bb2:	3301      	adds	r3, #1
 8009bb4:	9319      	str	r3, [sp, #100]	@ 0x64
 8009bb6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009dd8 <_strtod_l+0x598>
 8009bba:	f04f 0a00 	mov.w	sl, #0
 8009bbe:	e678      	b.n	80098b2 <_strtod_l+0x72>
 8009bc0:	4882      	ldr	r0, [pc, #520]	@ (8009dcc <_strtod_l+0x58c>)
 8009bc2:	f001 fb0d 	bl	800b1e0 <nan>
 8009bc6:	ec5b ab10 	vmov	sl, fp, d0
 8009bca:	e672      	b.n	80098b2 <_strtod_l+0x72>
 8009bcc:	eba8 0309 	sub.w	r3, r8, r9
 8009bd0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009bd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bd4:	2f00      	cmp	r7, #0
 8009bd6:	bf08      	it	eq
 8009bd8:	462f      	moveq	r7, r5
 8009bda:	2d10      	cmp	r5, #16
 8009bdc:	462c      	mov	r4, r5
 8009bde:	bfa8      	it	ge
 8009be0:	2410      	movge	r4, #16
 8009be2:	f7f6 fcaf 	bl	8000544 <__aeabi_ui2d>
 8009be6:	2d09      	cmp	r5, #9
 8009be8:	4682      	mov	sl, r0
 8009bea:	468b      	mov	fp, r1
 8009bec:	dc13      	bgt.n	8009c16 <_strtod_l+0x3d6>
 8009bee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	f43f ae5e 	beq.w	80098b2 <_strtod_l+0x72>
 8009bf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bf8:	dd78      	ble.n	8009cec <_strtod_l+0x4ac>
 8009bfa:	2b16      	cmp	r3, #22
 8009bfc:	dc5f      	bgt.n	8009cbe <_strtod_l+0x47e>
 8009bfe:	4974      	ldr	r1, [pc, #464]	@ (8009dd0 <_strtod_l+0x590>)
 8009c00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c08:	4652      	mov	r2, sl
 8009c0a:	465b      	mov	r3, fp
 8009c0c:	f7f6 fd14 	bl	8000638 <__aeabi_dmul>
 8009c10:	4682      	mov	sl, r0
 8009c12:	468b      	mov	fp, r1
 8009c14:	e64d      	b.n	80098b2 <_strtod_l+0x72>
 8009c16:	4b6e      	ldr	r3, [pc, #440]	@ (8009dd0 <_strtod_l+0x590>)
 8009c18:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c1c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c20:	f7f6 fd0a 	bl	8000638 <__aeabi_dmul>
 8009c24:	4682      	mov	sl, r0
 8009c26:	9808      	ldr	r0, [sp, #32]
 8009c28:	468b      	mov	fp, r1
 8009c2a:	f7f6 fc8b 	bl	8000544 <__aeabi_ui2d>
 8009c2e:	4602      	mov	r2, r0
 8009c30:	460b      	mov	r3, r1
 8009c32:	4650      	mov	r0, sl
 8009c34:	4659      	mov	r1, fp
 8009c36:	f7f6 fb49 	bl	80002cc <__adddf3>
 8009c3a:	2d0f      	cmp	r5, #15
 8009c3c:	4682      	mov	sl, r0
 8009c3e:	468b      	mov	fp, r1
 8009c40:	ddd5      	ble.n	8009bee <_strtod_l+0x3ae>
 8009c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c44:	1b2c      	subs	r4, r5, r4
 8009c46:	441c      	add	r4, r3
 8009c48:	2c00      	cmp	r4, #0
 8009c4a:	f340 8096 	ble.w	8009d7a <_strtod_l+0x53a>
 8009c4e:	f014 030f 	ands.w	r3, r4, #15
 8009c52:	d00a      	beq.n	8009c6a <_strtod_l+0x42a>
 8009c54:	495e      	ldr	r1, [pc, #376]	@ (8009dd0 <_strtod_l+0x590>)
 8009c56:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c5a:	4652      	mov	r2, sl
 8009c5c:	465b      	mov	r3, fp
 8009c5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c62:	f7f6 fce9 	bl	8000638 <__aeabi_dmul>
 8009c66:	4682      	mov	sl, r0
 8009c68:	468b      	mov	fp, r1
 8009c6a:	f034 040f 	bics.w	r4, r4, #15
 8009c6e:	d073      	beq.n	8009d58 <_strtod_l+0x518>
 8009c70:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009c74:	dd48      	ble.n	8009d08 <_strtod_l+0x4c8>
 8009c76:	2400      	movs	r4, #0
 8009c78:	46a0      	mov	r8, r4
 8009c7a:	940a      	str	r4, [sp, #40]	@ 0x28
 8009c7c:	46a1      	mov	r9, r4
 8009c7e:	9a05      	ldr	r2, [sp, #20]
 8009c80:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009dd8 <_strtod_l+0x598>
 8009c84:	2322      	movs	r3, #34	@ 0x22
 8009c86:	6013      	str	r3, [r2, #0]
 8009c88:	f04f 0a00 	mov.w	sl, #0
 8009c8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f43f ae0f 	beq.w	80098b2 <_strtod_l+0x72>
 8009c94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c96:	9805      	ldr	r0, [sp, #20]
 8009c98:	f002 fd82 	bl	800c7a0 <_Bfree>
 8009c9c:	9805      	ldr	r0, [sp, #20]
 8009c9e:	4649      	mov	r1, r9
 8009ca0:	f002 fd7e 	bl	800c7a0 <_Bfree>
 8009ca4:	9805      	ldr	r0, [sp, #20]
 8009ca6:	4641      	mov	r1, r8
 8009ca8:	f002 fd7a 	bl	800c7a0 <_Bfree>
 8009cac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009cae:	9805      	ldr	r0, [sp, #20]
 8009cb0:	f002 fd76 	bl	800c7a0 <_Bfree>
 8009cb4:	9805      	ldr	r0, [sp, #20]
 8009cb6:	4621      	mov	r1, r4
 8009cb8:	f002 fd72 	bl	800c7a0 <_Bfree>
 8009cbc:	e5f9      	b.n	80098b2 <_strtod_l+0x72>
 8009cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009cc0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	dbbc      	blt.n	8009c42 <_strtod_l+0x402>
 8009cc8:	4c41      	ldr	r4, [pc, #260]	@ (8009dd0 <_strtod_l+0x590>)
 8009cca:	f1c5 050f 	rsb	r5, r5, #15
 8009cce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009cd2:	4652      	mov	r2, sl
 8009cd4:	465b      	mov	r3, fp
 8009cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cda:	f7f6 fcad 	bl	8000638 <__aeabi_dmul>
 8009cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ce0:	1b5d      	subs	r5, r3, r5
 8009ce2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009ce6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009cea:	e78f      	b.n	8009c0c <_strtod_l+0x3cc>
 8009cec:	3316      	adds	r3, #22
 8009cee:	dba8      	blt.n	8009c42 <_strtod_l+0x402>
 8009cf0:	4b37      	ldr	r3, [pc, #220]	@ (8009dd0 <_strtod_l+0x590>)
 8009cf2:	eba9 0808 	sub.w	r8, r9, r8
 8009cf6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009cfa:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009cfe:	4650      	mov	r0, sl
 8009d00:	4659      	mov	r1, fp
 8009d02:	f7f6 fdc3 	bl	800088c <__aeabi_ddiv>
 8009d06:	e783      	b.n	8009c10 <_strtod_l+0x3d0>
 8009d08:	4b32      	ldr	r3, [pc, #200]	@ (8009dd4 <_strtod_l+0x594>)
 8009d0a:	9308      	str	r3, [sp, #32]
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	1124      	asrs	r4, r4, #4
 8009d10:	4650      	mov	r0, sl
 8009d12:	4659      	mov	r1, fp
 8009d14:	461e      	mov	r6, r3
 8009d16:	2c01      	cmp	r4, #1
 8009d18:	dc21      	bgt.n	8009d5e <_strtod_l+0x51e>
 8009d1a:	b10b      	cbz	r3, 8009d20 <_strtod_l+0x4e0>
 8009d1c:	4682      	mov	sl, r0
 8009d1e:	468b      	mov	fp, r1
 8009d20:	492c      	ldr	r1, [pc, #176]	@ (8009dd4 <_strtod_l+0x594>)
 8009d22:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d26:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009d2a:	4652      	mov	r2, sl
 8009d2c:	465b      	mov	r3, fp
 8009d2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d32:	f7f6 fc81 	bl	8000638 <__aeabi_dmul>
 8009d36:	4b28      	ldr	r3, [pc, #160]	@ (8009dd8 <_strtod_l+0x598>)
 8009d38:	460a      	mov	r2, r1
 8009d3a:	400b      	ands	r3, r1
 8009d3c:	4927      	ldr	r1, [pc, #156]	@ (8009ddc <_strtod_l+0x59c>)
 8009d3e:	428b      	cmp	r3, r1
 8009d40:	4682      	mov	sl, r0
 8009d42:	d898      	bhi.n	8009c76 <_strtod_l+0x436>
 8009d44:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009d48:	428b      	cmp	r3, r1
 8009d4a:	bf86      	itte	hi
 8009d4c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009de0 <_strtod_l+0x5a0>
 8009d50:	f04f 3aff 	movhi.w	sl, #4294967295
 8009d54:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9308      	str	r3, [sp, #32]
 8009d5c:	e07a      	b.n	8009e54 <_strtod_l+0x614>
 8009d5e:	07e2      	lsls	r2, r4, #31
 8009d60:	d505      	bpl.n	8009d6e <_strtod_l+0x52e>
 8009d62:	9b08      	ldr	r3, [sp, #32]
 8009d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d68:	f7f6 fc66 	bl	8000638 <__aeabi_dmul>
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	9a08      	ldr	r2, [sp, #32]
 8009d70:	3208      	adds	r2, #8
 8009d72:	3601      	adds	r6, #1
 8009d74:	1064      	asrs	r4, r4, #1
 8009d76:	9208      	str	r2, [sp, #32]
 8009d78:	e7cd      	b.n	8009d16 <_strtod_l+0x4d6>
 8009d7a:	d0ed      	beq.n	8009d58 <_strtod_l+0x518>
 8009d7c:	4264      	negs	r4, r4
 8009d7e:	f014 020f 	ands.w	r2, r4, #15
 8009d82:	d00a      	beq.n	8009d9a <_strtod_l+0x55a>
 8009d84:	4b12      	ldr	r3, [pc, #72]	@ (8009dd0 <_strtod_l+0x590>)
 8009d86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d8a:	4650      	mov	r0, sl
 8009d8c:	4659      	mov	r1, fp
 8009d8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d92:	f7f6 fd7b 	bl	800088c <__aeabi_ddiv>
 8009d96:	4682      	mov	sl, r0
 8009d98:	468b      	mov	fp, r1
 8009d9a:	1124      	asrs	r4, r4, #4
 8009d9c:	d0dc      	beq.n	8009d58 <_strtod_l+0x518>
 8009d9e:	2c1f      	cmp	r4, #31
 8009da0:	dd20      	ble.n	8009de4 <_strtod_l+0x5a4>
 8009da2:	2400      	movs	r4, #0
 8009da4:	46a0      	mov	r8, r4
 8009da6:	940a      	str	r4, [sp, #40]	@ 0x28
 8009da8:	46a1      	mov	r9, r4
 8009daa:	9a05      	ldr	r2, [sp, #20]
 8009dac:	2322      	movs	r3, #34	@ 0x22
 8009dae:	f04f 0a00 	mov.w	sl, #0
 8009db2:	f04f 0b00 	mov.w	fp, #0
 8009db6:	6013      	str	r3, [r2, #0]
 8009db8:	e768      	b.n	8009c8c <_strtod_l+0x44c>
 8009dba:	bf00      	nop
 8009dbc:	0800ec0e 	.word	0x0800ec0e
 8009dc0:	0800eaac 	.word	0x0800eaac
 8009dc4:	0800ec06 	.word	0x0800ec06
 8009dc8:	0800ec40 	.word	0x0800ec40
 8009dcc:	0800eecc 	.word	0x0800eecc
 8009dd0:	0800edb8 	.word	0x0800edb8
 8009dd4:	0800ed90 	.word	0x0800ed90
 8009dd8:	7ff00000 	.word	0x7ff00000
 8009ddc:	7ca00000 	.word	0x7ca00000
 8009de0:	7fefffff 	.word	0x7fefffff
 8009de4:	f014 0310 	ands.w	r3, r4, #16
 8009de8:	bf18      	it	ne
 8009dea:	236a      	movne	r3, #106	@ 0x6a
 8009dec:	4ea9      	ldr	r6, [pc, #676]	@ (800a094 <_strtod_l+0x854>)
 8009dee:	9308      	str	r3, [sp, #32]
 8009df0:	4650      	mov	r0, sl
 8009df2:	4659      	mov	r1, fp
 8009df4:	2300      	movs	r3, #0
 8009df6:	07e2      	lsls	r2, r4, #31
 8009df8:	d504      	bpl.n	8009e04 <_strtod_l+0x5c4>
 8009dfa:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009dfe:	f7f6 fc1b 	bl	8000638 <__aeabi_dmul>
 8009e02:	2301      	movs	r3, #1
 8009e04:	1064      	asrs	r4, r4, #1
 8009e06:	f106 0608 	add.w	r6, r6, #8
 8009e0a:	d1f4      	bne.n	8009df6 <_strtod_l+0x5b6>
 8009e0c:	b10b      	cbz	r3, 8009e12 <_strtod_l+0x5d2>
 8009e0e:	4682      	mov	sl, r0
 8009e10:	468b      	mov	fp, r1
 8009e12:	9b08      	ldr	r3, [sp, #32]
 8009e14:	b1b3      	cbz	r3, 8009e44 <_strtod_l+0x604>
 8009e16:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e1a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	4659      	mov	r1, fp
 8009e22:	dd0f      	ble.n	8009e44 <_strtod_l+0x604>
 8009e24:	2b1f      	cmp	r3, #31
 8009e26:	dd55      	ble.n	8009ed4 <_strtod_l+0x694>
 8009e28:	2b34      	cmp	r3, #52	@ 0x34
 8009e2a:	bfde      	ittt	le
 8009e2c:	f04f 33ff 	movle.w	r3, #4294967295
 8009e30:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009e34:	4093      	lslle	r3, r2
 8009e36:	f04f 0a00 	mov.w	sl, #0
 8009e3a:	bfcc      	ite	gt
 8009e3c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009e40:	ea03 0b01 	andle.w	fp, r3, r1
 8009e44:	2200      	movs	r2, #0
 8009e46:	2300      	movs	r3, #0
 8009e48:	4650      	mov	r0, sl
 8009e4a:	4659      	mov	r1, fp
 8009e4c:	f7f6 fe5c 	bl	8000b08 <__aeabi_dcmpeq>
 8009e50:	2800      	cmp	r0, #0
 8009e52:	d1a6      	bne.n	8009da2 <_strtod_l+0x562>
 8009e54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e56:	9300      	str	r3, [sp, #0]
 8009e58:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009e5a:	9805      	ldr	r0, [sp, #20]
 8009e5c:	462b      	mov	r3, r5
 8009e5e:	463a      	mov	r2, r7
 8009e60:	f002 fd06 	bl	800c870 <__s2b>
 8009e64:	900a      	str	r0, [sp, #40]	@ 0x28
 8009e66:	2800      	cmp	r0, #0
 8009e68:	f43f af05 	beq.w	8009c76 <_strtod_l+0x436>
 8009e6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e6e:	2a00      	cmp	r2, #0
 8009e70:	eba9 0308 	sub.w	r3, r9, r8
 8009e74:	bfa8      	it	ge
 8009e76:	2300      	movge	r3, #0
 8009e78:	9312      	str	r3, [sp, #72]	@ 0x48
 8009e7a:	2400      	movs	r4, #0
 8009e7c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009e80:	9316      	str	r3, [sp, #88]	@ 0x58
 8009e82:	46a0      	mov	r8, r4
 8009e84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e86:	9805      	ldr	r0, [sp, #20]
 8009e88:	6859      	ldr	r1, [r3, #4]
 8009e8a:	f002 fc49 	bl	800c720 <_Balloc>
 8009e8e:	4681      	mov	r9, r0
 8009e90:	2800      	cmp	r0, #0
 8009e92:	f43f aef4 	beq.w	8009c7e <_strtod_l+0x43e>
 8009e96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e98:	691a      	ldr	r2, [r3, #16]
 8009e9a:	3202      	adds	r2, #2
 8009e9c:	f103 010c 	add.w	r1, r3, #12
 8009ea0:	0092      	lsls	r2, r2, #2
 8009ea2:	300c      	adds	r0, #12
 8009ea4:	f001 f98d 	bl	800b1c2 <memcpy>
 8009ea8:	ec4b ab10 	vmov	d0, sl, fp
 8009eac:	9805      	ldr	r0, [sp, #20]
 8009eae:	aa1c      	add	r2, sp, #112	@ 0x70
 8009eb0:	a91b      	add	r1, sp, #108	@ 0x6c
 8009eb2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009eb6:	f003 f817 	bl	800cee8 <__d2b>
 8009eba:	901a      	str	r0, [sp, #104]	@ 0x68
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	f43f aede 	beq.w	8009c7e <_strtod_l+0x43e>
 8009ec2:	9805      	ldr	r0, [sp, #20]
 8009ec4:	2101      	movs	r1, #1
 8009ec6:	f002 fd69 	bl	800c99c <__i2b>
 8009eca:	4680      	mov	r8, r0
 8009ecc:	b948      	cbnz	r0, 8009ee2 <_strtod_l+0x6a2>
 8009ece:	f04f 0800 	mov.w	r8, #0
 8009ed2:	e6d4      	b.n	8009c7e <_strtod_l+0x43e>
 8009ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8009edc:	ea03 0a0a 	and.w	sl, r3, sl
 8009ee0:	e7b0      	b.n	8009e44 <_strtod_l+0x604>
 8009ee2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009ee4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009ee6:	2d00      	cmp	r5, #0
 8009ee8:	bfab      	itete	ge
 8009eea:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009eec:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009eee:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009ef0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009ef2:	bfac      	ite	ge
 8009ef4:	18ef      	addge	r7, r5, r3
 8009ef6:	1b5e      	sublt	r6, r3, r5
 8009ef8:	9b08      	ldr	r3, [sp, #32]
 8009efa:	1aed      	subs	r5, r5, r3
 8009efc:	4415      	add	r5, r2
 8009efe:	4b66      	ldr	r3, [pc, #408]	@ (800a098 <_strtod_l+0x858>)
 8009f00:	3d01      	subs	r5, #1
 8009f02:	429d      	cmp	r5, r3
 8009f04:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009f08:	da50      	bge.n	8009fac <_strtod_l+0x76c>
 8009f0a:	1b5b      	subs	r3, r3, r5
 8009f0c:	2b1f      	cmp	r3, #31
 8009f0e:	eba2 0203 	sub.w	r2, r2, r3
 8009f12:	f04f 0101 	mov.w	r1, #1
 8009f16:	dc3d      	bgt.n	8009f94 <_strtod_l+0x754>
 8009f18:	fa01 f303 	lsl.w	r3, r1, r3
 8009f1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f1e:	2300      	movs	r3, #0
 8009f20:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f22:	18bd      	adds	r5, r7, r2
 8009f24:	9b08      	ldr	r3, [sp, #32]
 8009f26:	42af      	cmp	r7, r5
 8009f28:	4416      	add	r6, r2
 8009f2a:	441e      	add	r6, r3
 8009f2c:	463b      	mov	r3, r7
 8009f2e:	bfa8      	it	ge
 8009f30:	462b      	movge	r3, r5
 8009f32:	42b3      	cmp	r3, r6
 8009f34:	bfa8      	it	ge
 8009f36:	4633      	movge	r3, r6
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	bfc2      	ittt	gt
 8009f3c:	1aed      	subgt	r5, r5, r3
 8009f3e:	1af6      	subgt	r6, r6, r3
 8009f40:	1aff      	subgt	r7, r7, r3
 8009f42:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	dd16      	ble.n	8009f76 <_strtod_l+0x736>
 8009f48:	4641      	mov	r1, r8
 8009f4a:	9805      	ldr	r0, [sp, #20]
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	f002 fde5 	bl	800cb1c <__pow5mult>
 8009f52:	4680      	mov	r8, r0
 8009f54:	2800      	cmp	r0, #0
 8009f56:	d0ba      	beq.n	8009ece <_strtod_l+0x68e>
 8009f58:	4601      	mov	r1, r0
 8009f5a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009f5c:	9805      	ldr	r0, [sp, #20]
 8009f5e:	f002 fd33 	bl	800c9c8 <__multiply>
 8009f62:	900e      	str	r0, [sp, #56]	@ 0x38
 8009f64:	2800      	cmp	r0, #0
 8009f66:	f43f ae8a 	beq.w	8009c7e <_strtod_l+0x43e>
 8009f6a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f6c:	9805      	ldr	r0, [sp, #20]
 8009f6e:	f002 fc17 	bl	800c7a0 <_Bfree>
 8009f72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f74:	931a      	str	r3, [sp, #104]	@ 0x68
 8009f76:	2d00      	cmp	r5, #0
 8009f78:	dc1d      	bgt.n	8009fb6 <_strtod_l+0x776>
 8009f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	dd23      	ble.n	8009fc8 <_strtod_l+0x788>
 8009f80:	4649      	mov	r1, r9
 8009f82:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009f84:	9805      	ldr	r0, [sp, #20]
 8009f86:	f002 fdc9 	bl	800cb1c <__pow5mult>
 8009f8a:	4681      	mov	r9, r0
 8009f8c:	b9e0      	cbnz	r0, 8009fc8 <_strtod_l+0x788>
 8009f8e:	f04f 0900 	mov.w	r9, #0
 8009f92:	e674      	b.n	8009c7e <_strtod_l+0x43e>
 8009f94:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009f98:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009f9c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009fa0:	35e2      	adds	r5, #226	@ 0xe2
 8009fa2:	fa01 f305 	lsl.w	r3, r1, r5
 8009fa6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fa8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009faa:	e7ba      	b.n	8009f22 <_strtod_l+0x6e2>
 8009fac:	2300      	movs	r3, #0
 8009fae:	9310      	str	r3, [sp, #64]	@ 0x40
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009fb4:	e7b5      	b.n	8009f22 <_strtod_l+0x6e2>
 8009fb6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fb8:	9805      	ldr	r0, [sp, #20]
 8009fba:	462a      	mov	r2, r5
 8009fbc:	f002 fe08 	bl	800cbd0 <__lshift>
 8009fc0:	901a      	str	r0, [sp, #104]	@ 0x68
 8009fc2:	2800      	cmp	r0, #0
 8009fc4:	d1d9      	bne.n	8009f7a <_strtod_l+0x73a>
 8009fc6:	e65a      	b.n	8009c7e <_strtod_l+0x43e>
 8009fc8:	2e00      	cmp	r6, #0
 8009fca:	dd07      	ble.n	8009fdc <_strtod_l+0x79c>
 8009fcc:	4649      	mov	r1, r9
 8009fce:	9805      	ldr	r0, [sp, #20]
 8009fd0:	4632      	mov	r2, r6
 8009fd2:	f002 fdfd 	bl	800cbd0 <__lshift>
 8009fd6:	4681      	mov	r9, r0
 8009fd8:	2800      	cmp	r0, #0
 8009fda:	d0d8      	beq.n	8009f8e <_strtod_l+0x74e>
 8009fdc:	2f00      	cmp	r7, #0
 8009fde:	dd08      	ble.n	8009ff2 <_strtod_l+0x7b2>
 8009fe0:	4641      	mov	r1, r8
 8009fe2:	9805      	ldr	r0, [sp, #20]
 8009fe4:	463a      	mov	r2, r7
 8009fe6:	f002 fdf3 	bl	800cbd0 <__lshift>
 8009fea:	4680      	mov	r8, r0
 8009fec:	2800      	cmp	r0, #0
 8009fee:	f43f ae46 	beq.w	8009c7e <_strtod_l+0x43e>
 8009ff2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ff4:	9805      	ldr	r0, [sp, #20]
 8009ff6:	464a      	mov	r2, r9
 8009ff8:	f002 fe72 	bl	800cce0 <__mdiff>
 8009ffc:	4604      	mov	r4, r0
 8009ffe:	2800      	cmp	r0, #0
 800a000:	f43f ae3d 	beq.w	8009c7e <_strtod_l+0x43e>
 800a004:	68c3      	ldr	r3, [r0, #12]
 800a006:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a008:	2300      	movs	r3, #0
 800a00a:	60c3      	str	r3, [r0, #12]
 800a00c:	4641      	mov	r1, r8
 800a00e:	f002 fe4b 	bl	800cca8 <__mcmp>
 800a012:	2800      	cmp	r0, #0
 800a014:	da46      	bge.n	800a0a4 <_strtod_l+0x864>
 800a016:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a018:	ea53 030a 	orrs.w	r3, r3, sl
 800a01c:	d16c      	bne.n	800a0f8 <_strtod_l+0x8b8>
 800a01e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a022:	2b00      	cmp	r3, #0
 800a024:	d168      	bne.n	800a0f8 <_strtod_l+0x8b8>
 800a026:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a02a:	0d1b      	lsrs	r3, r3, #20
 800a02c:	051b      	lsls	r3, r3, #20
 800a02e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a032:	d961      	bls.n	800a0f8 <_strtod_l+0x8b8>
 800a034:	6963      	ldr	r3, [r4, #20]
 800a036:	b913      	cbnz	r3, 800a03e <_strtod_l+0x7fe>
 800a038:	6923      	ldr	r3, [r4, #16]
 800a03a:	2b01      	cmp	r3, #1
 800a03c:	dd5c      	ble.n	800a0f8 <_strtod_l+0x8b8>
 800a03e:	4621      	mov	r1, r4
 800a040:	2201      	movs	r2, #1
 800a042:	9805      	ldr	r0, [sp, #20]
 800a044:	f002 fdc4 	bl	800cbd0 <__lshift>
 800a048:	4641      	mov	r1, r8
 800a04a:	4604      	mov	r4, r0
 800a04c:	f002 fe2c 	bl	800cca8 <__mcmp>
 800a050:	2800      	cmp	r0, #0
 800a052:	dd51      	ble.n	800a0f8 <_strtod_l+0x8b8>
 800a054:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a058:	9a08      	ldr	r2, [sp, #32]
 800a05a:	0d1b      	lsrs	r3, r3, #20
 800a05c:	051b      	lsls	r3, r3, #20
 800a05e:	2a00      	cmp	r2, #0
 800a060:	d06b      	beq.n	800a13a <_strtod_l+0x8fa>
 800a062:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a066:	d868      	bhi.n	800a13a <_strtod_l+0x8fa>
 800a068:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a06c:	f67f ae9d 	bls.w	8009daa <_strtod_l+0x56a>
 800a070:	4b0a      	ldr	r3, [pc, #40]	@ (800a09c <_strtod_l+0x85c>)
 800a072:	4650      	mov	r0, sl
 800a074:	4659      	mov	r1, fp
 800a076:	2200      	movs	r2, #0
 800a078:	f7f6 fade 	bl	8000638 <__aeabi_dmul>
 800a07c:	4b08      	ldr	r3, [pc, #32]	@ (800a0a0 <_strtod_l+0x860>)
 800a07e:	400b      	ands	r3, r1
 800a080:	4682      	mov	sl, r0
 800a082:	468b      	mov	fp, r1
 800a084:	2b00      	cmp	r3, #0
 800a086:	f47f ae05 	bne.w	8009c94 <_strtod_l+0x454>
 800a08a:	9a05      	ldr	r2, [sp, #20]
 800a08c:	2322      	movs	r3, #34	@ 0x22
 800a08e:	6013      	str	r3, [r2, #0]
 800a090:	e600      	b.n	8009c94 <_strtod_l+0x454>
 800a092:	bf00      	nop
 800a094:	0800ead8 	.word	0x0800ead8
 800a098:	fffffc02 	.word	0xfffffc02
 800a09c:	39500000 	.word	0x39500000
 800a0a0:	7ff00000 	.word	0x7ff00000
 800a0a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a0a8:	d165      	bne.n	800a176 <_strtod_l+0x936>
 800a0aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a0ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a0b0:	b35a      	cbz	r2, 800a10a <_strtod_l+0x8ca>
 800a0b2:	4a9f      	ldr	r2, [pc, #636]	@ (800a330 <_strtod_l+0xaf0>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d12b      	bne.n	800a110 <_strtod_l+0x8d0>
 800a0b8:	9b08      	ldr	r3, [sp, #32]
 800a0ba:	4651      	mov	r1, sl
 800a0bc:	b303      	cbz	r3, 800a100 <_strtod_l+0x8c0>
 800a0be:	4b9d      	ldr	r3, [pc, #628]	@ (800a334 <_strtod_l+0xaf4>)
 800a0c0:	465a      	mov	r2, fp
 800a0c2:	4013      	ands	r3, r2
 800a0c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a0c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a0cc:	d81b      	bhi.n	800a106 <_strtod_l+0x8c6>
 800a0ce:	0d1b      	lsrs	r3, r3, #20
 800a0d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a0d4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0d8:	4299      	cmp	r1, r3
 800a0da:	d119      	bne.n	800a110 <_strtod_l+0x8d0>
 800a0dc:	4b96      	ldr	r3, [pc, #600]	@ (800a338 <_strtod_l+0xaf8>)
 800a0de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d102      	bne.n	800a0ea <_strtod_l+0x8aa>
 800a0e4:	3101      	adds	r1, #1
 800a0e6:	f43f adca 	beq.w	8009c7e <_strtod_l+0x43e>
 800a0ea:	4b92      	ldr	r3, [pc, #584]	@ (800a334 <_strtod_l+0xaf4>)
 800a0ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a0ee:	401a      	ands	r2, r3
 800a0f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a0f4:	f04f 0a00 	mov.w	sl, #0
 800a0f8:	9b08      	ldr	r3, [sp, #32]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d1b8      	bne.n	800a070 <_strtod_l+0x830>
 800a0fe:	e5c9      	b.n	8009c94 <_strtod_l+0x454>
 800a100:	f04f 33ff 	mov.w	r3, #4294967295
 800a104:	e7e8      	b.n	800a0d8 <_strtod_l+0x898>
 800a106:	4613      	mov	r3, r2
 800a108:	e7e6      	b.n	800a0d8 <_strtod_l+0x898>
 800a10a:	ea53 030a 	orrs.w	r3, r3, sl
 800a10e:	d0a1      	beq.n	800a054 <_strtod_l+0x814>
 800a110:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a112:	b1db      	cbz	r3, 800a14c <_strtod_l+0x90c>
 800a114:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a116:	4213      	tst	r3, r2
 800a118:	d0ee      	beq.n	800a0f8 <_strtod_l+0x8b8>
 800a11a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a11c:	9a08      	ldr	r2, [sp, #32]
 800a11e:	4650      	mov	r0, sl
 800a120:	4659      	mov	r1, fp
 800a122:	b1bb      	cbz	r3, 800a154 <_strtod_l+0x914>
 800a124:	f7ff fb6c 	bl	8009800 <sulp>
 800a128:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a12c:	ec53 2b10 	vmov	r2, r3, d0
 800a130:	f7f6 f8cc 	bl	80002cc <__adddf3>
 800a134:	4682      	mov	sl, r0
 800a136:	468b      	mov	fp, r1
 800a138:	e7de      	b.n	800a0f8 <_strtod_l+0x8b8>
 800a13a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a13e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a142:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a146:	f04f 3aff 	mov.w	sl, #4294967295
 800a14a:	e7d5      	b.n	800a0f8 <_strtod_l+0x8b8>
 800a14c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a14e:	ea13 0f0a 	tst.w	r3, sl
 800a152:	e7e1      	b.n	800a118 <_strtod_l+0x8d8>
 800a154:	f7ff fb54 	bl	8009800 <sulp>
 800a158:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a15c:	ec53 2b10 	vmov	r2, r3, d0
 800a160:	f7f6 f8b2 	bl	80002c8 <__aeabi_dsub>
 800a164:	2200      	movs	r2, #0
 800a166:	2300      	movs	r3, #0
 800a168:	4682      	mov	sl, r0
 800a16a:	468b      	mov	fp, r1
 800a16c:	f7f6 fccc 	bl	8000b08 <__aeabi_dcmpeq>
 800a170:	2800      	cmp	r0, #0
 800a172:	d0c1      	beq.n	800a0f8 <_strtod_l+0x8b8>
 800a174:	e619      	b.n	8009daa <_strtod_l+0x56a>
 800a176:	4641      	mov	r1, r8
 800a178:	4620      	mov	r0, r4
 800a17a:	f002 ff0d 	bl	800cf98 <__ratio>
 800a17e:	ec57 6b10 	vmov	r6, r7, d0
 800a182:	2200      	movs	r2, #0
 800a184:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a188:	4630      	mov	r0, r6
 800a18a:	4639      	mov	r1, r7
 800a18c:	f7f6 fcd0 	bl	8000b30 <__aeabi_dcmple>
 800a190:	2800      	cmp	r0, #0
 800a192:	d06f      	beq.n	800a274 <_strtod_l+0xa34>
 800a194:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a196:	2b00      	cmp	r3, #0
 800a198:	d17a      	bne.n	800a290 <_strtod_l+0xa50>
 800a19a:	f1ba 0f00 	cmp.w	sl, #0
 800a19e:	d158      	bne.n	800a252 <_strtod_l+0xa12>
 800a1a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d15a      	bne.n	800a260 <_strtod_l+0xa20>
 800a1aa:	4b64      	ldr	r3, [pc, #400]	@ (800a33c <_strtod_l+0xafc>)
 800a1ac:	2200      	movs	r2, #0
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	4639      	mov	r1, r7
 800a1b2:	f7f6 fcb3 	bl	8000b1c <__aeabi_dcmplt>
 800a1b6:	2800      	cmp	r0, #0
 800a1b8:	d159      	bne.n	800a26e <_strtod_l+0xa2e>
 800a1ba:	4630      	mov	r0, r6
 800a1bc:	4639      	mov	r1, r7
 800a1be:	4b60      	ldr	r3, [pc, #384]	@ (800a340 <_strtod_l+0xb00>)
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	f7f6 fa39 	bl	8000638 <__aeabi_dmul>
 800a1c6:	4606      	mov	r6, r0
 800a1c8:	460f      	mov	r7, r1
 800a1ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a1ce:	9606      	str	r6, [sp, #24]
 800a1d0:	9307      	str	r3, [sp, #28]
 800a1d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1d6:	4d57      	ldr	r5, [pc, #348]	@ (800a334 <_strtod_l+0xaf4>)
 800a1d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a1dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1de:	401d      	ands	r5, r3
 800a1e0:	4b58      	ldr	r3, [pc, #352]	@ (800a344 <_strtod_l+0xb04>)
 800a1e2:	429d      	cmp	r5, r3
 800a1e4:	f040 80b2 	bne.w	800a34c <_strtod_l+0xb0c>
 800a1e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a1ee:	ec4b ab10 	vmov	d0, sl, fp
 800a1f2:	f002 fe09 	bl	800ce08 <__ulp>
 800a1f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a1fa:	ec51 0b10 	vmov	r0, r1, d0
 800a1fe:	f7f6 fa1b 	bl	8000638 <__aeabi_dmul>
 800a202:	4652      	mov	r2, sl
 800a204:	465b      	mov	r3, fp
 800a206:	f7f6 f861 	bl	80002cc <__adddf3>
 800a20a:	460b      	mov	r3, r1
 800a20c:	4949      	ldr	r1, [pc, #292]	@ (800a334 <_strtod_l+0xaf4>)
 800a20e:	4a4e      	ldr	r2, [pc, #312]	@ (800a348 <_strtod_l+0xb08>)
 800a210:	4019      	ands	r1, r3
 800a212:	4291      	cmp	r1, r2
 800a214:	4682      	mov	sl, r0
 800a216:	d942      	bls.n	800a29e <_strtod_l+0xa5e>
 800a218:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a21a:	4b47      	ldr	r3, [pc, #284]	@ (800a338 <_strtod_l+0xaf8>)
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d103      	bne.n	800a228 <_strtod_l+0x9e8>
 800a220:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a222:	3301      	adds	r3, #1
 800a224:	f43f ad2b 	beq.w	8009c7e <_strtod_l+0x43e>
 800a228:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a338 <_strtod_l+0xaf8>
 800a22c:	f04f 3aff 	mov.w	sl, #4294967295
 800a230:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a232:	9805      	ldr	r0, [sp, #20]
 800a234:	f002 fab4 	bl	800c7a0 <_Bfree>
 800a238:	9805      	ldr	r0, [sp, #20]
 800a23a:	4649      	mov	r1, r9
 800a23c:	f002 fab0 	bl	800c7a0 <_Bfree>
 800a240:	9805      	ldr	r0, [sp, #20]
 800a242:	4641      	mov	r1, r8
 800a244:	f002 faac 	bl	800c7a0 <_Bfree>
 800a248:	9805      	ldr	r0, [sp, #20]
 800a24a:	4621      	mov	r1, r4
 800a24c:	f002 faa8 	bl	800c7a0 <_Bfree>
 800a250:	e618      	b.n	8009e84 <_strtod_l+0x644>
 800a252:	f1ba 0f01 	cmp.w	sl, #1
 800a256:	d103      	bne.n	800a260 <_strtod_l+0xa20>
 800a258:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	f43f ada5 	beq.w	8009daa <_strtod_l+0x56a>
 800a260:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a310 <_strtod_l+0xad0>
 800a264:	4f35      	ldr	r7, [pc, #212]	@ (800a33c <_strtod_l+0xafc>)
 800a266:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a26a:	2600      	movs	r6, #0
 800a26c:	e7b1      	b.n	800a1d2 <_strtod_l+0x992>
 800a26e:	4f34      	ldr	r7, [pc, #208]	@ (800a340 <_strtod_l+0xb00>)
 800a270:	2600      	movs	r6, #0
 800a272:	e7aa      	b.n	800a1ca <_strtod_l+0x98a>
 800a274:	4b32      	ldr	r3, [pc, #200]	@ (800a340 <_strtod_l+0xb00>)
 800a276:	4630      	mov	r0, r6
 800a278:	4639      	mov	r1, r7
 800a27a:	2200      	movs	r2, #0
 800a27c:	f7f6 f9dc 	bl	8000638 <__aeabi_dmul>
 800a280:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a282:	4606      	mov	r6, r0
 800a284:	460f      	mov	r7, r1
 800a286:	2b00      	cmp	r3, #0
 800a288:	d09f      	beq.n	800a1ca <_strtod_l+0x98a>
 800a28a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a28e:	e7a0      	b.n	800a1d2 <_strtod_l+0x992>
 800a290:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a318 <_strtod_l+0xad8>
 800a294:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a298:	ec57 6b17 	vmov	r6, r7, d7
 800a29c:	e799      	b.n	800a1d2 <_strtod_l+0x992>
 800a29e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a2a2:	9b08      	ldr	r3, [sp, #32]
 800a2a4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d1c1      	bne.n	800a230 <_strtod_l+0x9f0>
 800a2ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a2b0:	0d1b      	lsrs	r3, r3, #20
 800a2b2:	051b      	lsls	r3, r3, #20
 800a2b4:	429d      	cmp	r5, r3
 800a2b6:	d1bb      	bne.n	800a230 <_strtod_l+0x9f0>
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	f7f6 fd1c 	bl	8000cf8 <__aeabi_d2lz>
 800a2c0:	f7f6 f98c 	bl	80005dc <__aeabi_l2d>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	460b      	mov	r3, r1
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	4639      	mov	r1, r7
 800a2cc:	f7f5 fffc 	bl	80002c8 <__aeabi_dsub>
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a2d8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a2dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2de:	ea46 060a 	orr.w	r6, r6, sl
 800a2e2:	431e      	orrs	r6, r3
 800a2e4:	d06f      	beq.n	800a3c6 <_strtod_l+0xb86>
 800a2e6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a320 <_strtod_l+0xae0>)
 800a2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ec:	f7f6 fc16 	bl	8000b1c <__aeabi_dcmplt>
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	f47f accf 	bne.w	8009c94 <_strtod_l+0x454>
 800a2f6:	a30c      	add	r3, pc, #48	@ (adr r3, 800a328 <_strtod_l+0xae8>)
 800a2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a300:	f7f6 fc2a 	bl	8000b58 <__aeabi_dcmpgt>
 800a304:	2800      	cmp	r0, #0
 800a306:	d093      	beq.n	800a230 <_strtod_l+0x9f0>
 800a308:	e4c4      	b.n	8009c94 <_strtod_l+0x454>
 800a30a:	bf00      	nop
 800a30c:	f3af 8000 	nop.w
 800a310:	00000000 	.word	0x00000000
 800a314:	bff00000 	.word	0xbff00000
 800a318:	00000000 	.word	0x00000000
 800a31c:	3ff00000 	.word	0x3ff00000
 800a320:	94a03595 	.word	0x94a03595
 800a324:	3fdfffff 	.word	0x3fdfffff
 800a328:	35afe535 	.word	0x35afe535
 800a32c:	3fe00000 	.word	0x3fe00000
 800a330:	000fffff 	.word	0x000fffff
 800a334:	7ff00000 	.word	0x7ff00000
 800a338:	7fefffff 	.word	0x7fefffff
 800a33c:	3ff00000 	.word	0x3ff00000
 800a340:	3fe00000 	.word	0x3fe00000
 800a344:	7fe00000 	.word	0x7fe00000
 800a348:	7c9fffff 	.word	0x7c9fffff
 800a34c:	9b08      	ldr	r3, [sp, #32]
 800a34e:	b323      	cbz	r3, 800a39a <_strtod_l+0xb5a>
 800a350:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a354:	d821      	bhi.n	800a39a <_strtod_l+0xb5a>
 800a356:	a328      	add	r3, pc, #160	@ (adr r3, 800a3f8 <_strtod_l+0xbb8>)
 800a358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35c:	4630      	mov	r0, r6
 800a35e:	4639      	mov	r1, r7
 800a360:	f7f6 fbe6 	bl	8000b30 <__aeabi_dcmple>
 800a364:	b1a0      	cbz	r0, 800a390 <_strtod_l+0xb50>
 800a366:	4639      	mov	r1, r7
 800a368:	4630      	mov	r0, r6
 800a36a:	f7f6 fc3d 	bl	8000be8 <__aeabi_d2uiz>
 800a36e:	2801      	cmp	r0, #1
 800a370:	bf38      	it	cc
 800a372:	2001      	movcc	r0, #1
 800a374:	f7f6 f8e6 	bl	8000544 <__aeabi_ui2d>
 800a378:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a37a:	4606      	mov	r6, r0
 800a37c:	460f      	mov	r7, r1
 800a37e:	b9fb      	cbnz	r3, 800a3c0 <_strtod_l+0xb80>
 800a380:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a384:	9014      	str	r0, [sp, #80]	@ 0x50
 800a386:	9315      	str	r3, [sp, #84]	@ 0x54
 800a388:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a38c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a390:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a392:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a396:	1b5b      	subs	r3, r3, r5
 800a398:	9311      	str	r3, [sp, #68]	@ 0x44
 800a39a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a39e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a3a2:	f002 fd31 	bl	800ce08 <__ulp>
 800a3a6:	4650      	mov	r0, sl
 800a3a8:	ec53 2b10 	vmov	r2, r3, d0
 800a3ac:	4659      	mov	r1, fp
 800a3ae:	f7f6 f943 	bl	8000638 <__aeabi_dmul>
 800a3b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a3b6:	f7f5 ff89 	bl	80002cc <__adddf3>
 800a3ba:	4682      	mov	sl, r0
 800a3bc:	468b      	mov	fp, r1
 800a3be:	e770      	b.n	800a2a2 <_strtod_l+0xa62>
 800a3c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a3c4:	e7e0      	b.n	800a388 <_strtod_l+0xb48>
 800a3c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800a400 <_strtod_l+0xbc0>)
 800a3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3cc:	f7f6 fba6 	bl	8000b1c <__aeabi_dcmplt>
 800a3d0:	e798      	b.n	800a304 <_strtod_l+0xac4>
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a3d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a3da:	6013      	str	r3, [r2, #0]
 800a3dc:	f7ff ba6d 	b.w	80098ba <_strtod_l+0x7a>
 800a3e0:	2a65      	cmp	r2, #101	@ 0x65
 800a3e2:	f43f ab66 	beq.w	8009ab2 <_strtod_l+0x272>
 800a3e6:	2a45      	cmp	r2, #69	@ 0x45
 800a3e8:	f43f ab63 	beq.w	8009ab2 <_strtod_l+0x272>
 800a3ec:	2301      	movs	r3, #1
 800a3ee:	f7ff bb9e 	b.w	8009b2e <_strtod_l+0x2ee>
 800a3f2:	bf00      	nop
 800a3f4:	f3af 8000 	nop.w
 800a3f8:	ffc00000 	.word	0xffc00000
 800a3fc:	41dfffff 	.word	0x41dfffff
 800a400:	94a03595 	.word	0x94a03595
 800a404:	3fcfffff 	.word	0x3fcfffff

0800a408 <strtod>:
 800a408:	460a      	mov	r2, r1
 800a40a:	4601      	mov	r1, r0
 800a40c:	4802      	ldr	r0, [pc, #8]	@ (800a418 <strtod+0x10>)
 800a40e:	4b03      	ldr	r3, [pc, #12]	@ (800a41c <strtod+0x14>)
 800a410:	6800      	ldr	r0, [r0, #0]
 800a412:	f7ff ba15 	b.w	8009840 <_strtod_l>
 800a416:	bf00      	nop
 800a418:	20000250 	.word	0x20000250
 800a41c:	200000e4 	.word	0x200000e4

0800a420 <_strtol_l.constprop.0>:
 800a420:	2b24      	cmp	r3, #36	@ 0x24
 800a422:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a426:	4686      	mov	lr, r0
 800a428:	4690      	mov	r8, r2
 800a42a:	d801      	bhi.n	800a430 <_strtol_l.constprop.0+0x10>
 800a42c:	2b01      	cmp	r3, #1
 800a42e:	d106      	bne.n	800a43e <_strtol_l.constprop.0+0x1e>
 800a430:	f000 fe92 	bl	800b158 <__errno>
 800a434:	2316      	movs	r3, #22
 800a436:	6003      	str	r3, [r0, #0]
 800a438:	2000      	movs	r0, #0
 800a43a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a43e:	4834      	ldr	r0, [pc, #208]	@ (800a510 <_strtol_l.constprop.0+0xf0>)
 800a440:	460d      	mov	r5, r1
 800a442:	462a      	mov	r2, r5
 800a444:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a448:	5d06      	ldrb	r6, [r0, r4]
 800a44a:	f016 0608 	ands.w	r6, r6, #8
 800a44e:	d1f8      	bne.n	800a442 <_strtol_l.constprop.0+0x22>
 800a450:	2c2d      	cmp	r4, #45	@ 0x2d
 800a452:	d12d      	bne.n	800a4b0 <_strtol_l.constprop.0+0x90>
 800a454:	782c      	ldrb	r4, [r5, #0]
 800a456:	2601      	movs	r6, #1
 800a458:	1c95      	adds	r5, r2, #2
 800a45a:	f033 0210 	bics.w	r2, r3, #16
 800a45e:	d109      	bne.n	800a474 <_strtol_l.constprop.0+0x54>
 800a460:	2c30      	cmp	r4, #48	@ 0x30
 800a462:	d12a      	bne.n	800a4ba <_strtol_l.constprop.0+0x9a>
 800a464:	782a      	ldrb	r2, [r5, #0]
 800a466:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a46a:	2a58      	cmp	r2, #88	@ 0x58
 800a46c:	d125      	bne.n	800a4ba <_strtol_l.constprop.0+0x9a>
 800a46e:	786c      	ldrb	r4, [r5, #1]
 800a470:	2310      	movs	r3, #16
 800a472:	3502      	adds	r5, #2
 800a474:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a478:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a47c:	2200      	movs	r2, #0
 800a47e:	fbbc f9f3 	udiv	r9, ip, r3
 800a482:	4610      	mov	r0, r2
 800a484:	fb03 ca19 	mls	sl, r3, r9, ip
 800a488:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a48c:	2f09      	cmp	r7, #9
 800a48e:	d81b      	bhi.n	800a4c8 <_strtol_l.constprop.0+0xa8>
 800a490:	463c      	mov	r4, r7
 800a492:	42a3      	cmp	r3, r4
 800a494:	dd27      	ble.n	800a4e6 <_strtol_l.constprop.0+0xc6>
 800a496:	1c57      	adds	r7, r2, #1
 800a498:	d007      	beq.n	800a4aa <_strtol_l.constprop.0+0x8a>
 800a49a:	4581      	cmp	r9, r0
 800a49c:	d320      	bcc.n	800a4e0 <_strtol_l.constprop.0+0xc0>
 800a49e:	d101      	bne.n	800a4a4 <_strtol_l.constprop.0+0x84>
 800a4a0:	45a2      	cmp	sl, r4
 800a4a2:	db1d      	blt.n	800a4e0 <_strtol_l.constprop.0+0xc0>
 800a4a4:	fb00 4003 	mla	r0, r0, r3, r4
 800a4a8:	2201      	movs	r2, #1
 800a4aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a4ae:	e7eb      	b.n	800a488 <_strtol_l.constprop.0+0x68>
 800a4b0:	2c2b      	cmp	r4, #43	@ 0x2b
 800a4b2:	bf04      	itt	eq
 800a4b4:	782c      	ldrbeq	r4, [r5, #0]
 800a4b6:	1c95      	addeq	r5, r2, #2
 800a4b8:	e7cf      	b.n	800a45a <_strtol_l.constprop.0+0x3a>
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d1da      	bne.n	800a474 <_strtol_l.constprop.0+0x54>
 800a4be:	2c30      	cmp	r4, #48	@ 0x30
 800a4c0:	bf0c      	ite	eq
 800a4c2:	2308      	moveq	r3, #8
 800a4c4:	230a      	movne	r3, #10
 800a4c6:	e7d5      	b.n	800a474 <_strtol_l.constprop.0+0x54>
 800a4c8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a4cc:	2f19      	cmp	r7, #25
 800a4ce:	d801      	bhi.n	800a4d4 <_strtol_l.constprop.0+0xb4>
 800a4d0:	3c37      	subs	r4, #55	@ 0x37
 800a4d2:	e7de      	b.n	800a492 <_strtol_l.constprop.0+0x72>
 800a4d4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a4d8:	2f19      	cmp	r7, #25
 800a4da:	d804      	bhi.n	800a4e6 <_strtol_l.constprop.0+0xc6>
 800a4dc:	3c57      	subs	r4, #87	@ 0x57
 800a4de:	e7d8      	b.n	800a492 <_strtol_l.constprop.0+0x72>
 800a4e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e4:	e7e1      	b.n	800a4aa <_strtol_l.constprop.0+0x8a>
 800a4e6:	1c53      	adds	r3, r2, #1
 800a4e8:	d108      	bne.n	800a4fc <_strtol_l.constprop.0+0xdc>
 800a4ea:	2322      	movs	r3, #34	@ 0x22
 800a4ec:	f8ce 3000 	str.w	r3, [lr]
 800a4f0:	4660      	mov	r0, ip
 800a4f2:	f1b8 0f00 	cmp.w	r8, #0
 800a4f6:	d0a0      	beq.n	800a43a <_strtol_l.constprop.0+0x1a>
 800a4f8:	1e69      	subs	r1, r5, #1
 800a4fa:	e006      	b.n	800a50a <_strtol_l.constprop.0+0xea>
 800a4fc:	b106      	cbz	r6, 800a500 <_strtol_l.constprop.0+0xe0>
 800a4fe:	4240      	negs	r0, r0
 800a500:	f1b8 0f00 	cmp.w	r8, #0
 800a504:	d099      	beq.n	800a43a <_strtol_l.constprop.0+0x1a>
 800a506:	2a00      	cmp	r2, #0
 800a508:	d1f6      	bne.n	800a4f8 <_strtol_l.constprop.0+0xd8>
 800a50a:	f8c8 1000 	str.w	r1, [r8]
 800a50e:	e794      	b.n	800a43a <_strtol_l.constprop.0+0x1a>
 800a510:	0800eb01 	.word	0x0800eb01

0800a514 <strtol>:
 800a514:	4613      	mov	r3, r2
 800a516:	460a      	mov	r2, r1
 800a518:	4601      	mov	r1, r0
 800a51a:	4802      	ldr	r0, [pc, #8]	@ (800a524 <strtol+0x10>)
 800a51c:	6800      	ldr	r0, [r0, #0]
 800a51e:	f7ff bf7f 	b.w	800a420 <_strtol_l.constprop.0>
 800a522:	bf00      	nop
 800a524:	20000250 	.word	0x20000250

0800a528 <__cvt>:
 800a528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a52c:	ec57 6b10 	vmov	r6, r7, d0
 800a530:	2f00      	cmp	r7, #0
 800a532:	460c      	mov	r4, r1
 800a534:	4619      	mov	r1, r3
 800a536:	463b      	mov	r3, r7
 800a538:	bfbb      	ittet	lt
 800a53a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a53e:	461f      	movlt	r7, r3
 800a540:	2300      	movge	r3, #0
 800a542:	232d      	movlt	r3, #45	@ 0x2d
 800a544:	700b      	strb	r3, [r1, #0]
 800a546:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a548:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a54c:	4691      	mov	r9, r2
 800a54e:	f023 0820 	bic.w	r8, r3, #32
 800a552:	bfbc      	itt	lt
 800a554:	4632      	movlt	r2, r6
 800a556:	4616      	movlt	r6, r2
 800a558:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a55c:	d005      	beq.n	800a56a <__cvt+0x42>
 800a55e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a562:	d100      	bne.n	800a566 <__cvt+0x3e>
 800a564:	3401      	adds	r4, #1
 800a566:	2102      	movs	r1, #2
 800a568:	e000      	b.n	800a56c <__cvt+0x44>
 800a56a:	2103      	movs	r1, #3
 800a56c:	ab03      	add	r3, sp, #12
 800a56e:	9301      	str	r3, [sp, #4]
 800a570:	ab02      	add	r3, sp, #8
 800a572:	9300      	str	r3, [sp, #0]
 800a574:	ec47 6b10 	vmov	d0, r6, r7
 800a578:	4653      	mov	r3, sl
 800a57a:	4622      	mov	r2, r4
 800a57c:	f000 fec0 	bl	800b300 <_dtoa_r>
 800a580:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a584:	4605      	mov	r5, r0
 800a586:	d119      	bne.n	800a5bc <__cvt+0x94>
 800a588:	f019 0f01 	tst.w	r9, #1
 800a58c:	d00e      	beq.n	800a5ac <__cvt+0x84>
 800a58e:	eb00 0904 	add.w	r9, r0, r4
 800a592:	2200      	movs	r2, #0
 800a594:	2300      	movs	r3, #0
 800a596:	4630      	mov	r0, r6
 800a598:	4639      	mov	r1, r7
 800a59a:	f7f6 fab5 	bl	8000b08 <__aeabi_dcmpeq>
 800a59e:	b108      	cbz	r0, 800a5a4 <__cvt+0x7c>
 800a5a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a5a4:	2230      	movs	r2, #48	@ 0x30
 800a5a6:	9b03      	ldr	r3, [sp, #12]
 800a5a8:	454b      	cmp	r3, r9
 800a5aa:	d31e      	bcc.n	800a5ea <__cvt+0xc2>
 800a5ac:	9b03      	ldr	r3, [sp, #12]
 800a5ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a5b0:	1b5b      	subs	r3, r3, r5
 800a5b2:	4628      	mov	r0, r5
 800a5b4:	6013      	str	r3, [r2, #0]
 800a5b6:	b004      	add	sp, #16
 800a5b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a5c0:	eb00 0904 	add.w	r9, r0, r4
 800a5c4:	d1e5      	bne.n	800a592 <__cvt+0x6a>
 800a5c6:	7803      	ldrb	r3, [r0, #0]
 800a5c8:	2b30      	cmp	r3, #48	@ 0x30
 800a5ca:	d10a      	bne.n	800a5e2 <__cvt+0xba>
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	4639      	mov	r1, r7
 800a5d4:	f7f6 fa98 	bl	8000b08 <__aeabi_dcmpeq>
 800a5d8:	b918      	cbnz	r0, 800a5e2 <__cvt+0xba>
 800a5da:	f1c4 0401 	rsb	r4, r4, #1
 800a5de:	f8ca 4000 	str.w	r4, [sl]
 800a5e2:	f8da 3000 	ldr.w	r3, [sl]
 800a5e6:	4499      	add	r9, r3
 800a5e8:	e7d3      	b.n	800a592 <__cvt+0x6a>
 800a5ea:	1c59      	adds	r1, r3, #1
 800a5ec:	9103      	str	r1, [sp, #12]
 800a5ee:	701a      	strb	r2, [r3, #0]
 800a5f0:	e7d9      	b.n	800a5a6 <__cvt+0x7e>

0800a5f2 <__exponent>:
 800a5f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5f4:	2900      	cmp	r1, #0
 800a5f6:	bfba      	itte	lt
 800a5f8:	4249      	neglt	r1, r1
 800a5fa:	232d      	movlt	r3, #45	@ 0x2d
 800a5fc:	232b      	movge	r3, #43	@ 0x2b
 800a5fe:	2909      	cmp	r1, #9
 800a600:	7002      	strb	r2, [r0, #0]
 800a602:	7043      	strb	r3, [r0, #1]
 800a604:	dd29      	ble.n	800a65a <__exponent+0x68>
 800a606:	f10d 0307 	add.w	r3, sp, #7
 800a60a:	461d      	mov	r5, r3
 800a60c:	270a      	movs	r7, #10
 800a60e:	461a      	mov	r2, r3
 800a610:	fbb1 f6f7 	udiv	r6, r1, r7
 800a614:	fb07 1416 	mls	r4, r7, r6, r1
 800a618:	3430      	adds	r4, #48	@ 0x30
 800a61a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a61e:	460c      	mov	r4, r1
 800a620:	2c63      	cmp	r4, #99	@ 0x63
 800a622:	f103 33ff 	add.w	r3, r3, #4294967295
 800a626:	4631      	mov	r1, r6
 800a628:	dcf1      	bgt.n	800a60e <__exponent+0x1c>
 800a62a:	3130      	adds	r1, #48	@ 0x30
 800a62c:	1e94      	subs	r4, r2, #2
 800a62e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a632:	1c41      	adds	r1, r0, #1
 800a634:	4623      	mov	r3, r4
 800a636:	42ab      	cmp	r3, r5
 800a638:	d30a      	bcc.n	800a650 <__exponent+0x5e>
 800a63a:	f10d 0309 	add.w	r3, sp, #9
 800a63e:	1a9b      	subs	r3, r3, r2
 800a640:	42ac      	cmp	r4, r5
 800a642:	bf88      	it	hi
 800a644:	2300      	movhi	r3, #0
 800a646:	3302      	adds	r3, #2
 800a648:	4403      	add	r3, r0
 800a64a:	1a18      	subs	r0, r3, r0
 800a64c:	b003      	add	sp, #12
 800a64e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a650:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a654:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a658:	e7ed      	b.n	800a636 <__exponent+0x44>
 800a65a:	2330      	movs	r3, #48	@ 0x30
 800a65c:	3130      	adds	r1, #48	@ 0x30
 800a65e:	7083      	strb	r3, [r0, #2]
 800a660:	70c1      	strb	r1, [r0, #3]
 800a662:	1d03      	adds	r3, r0, #4
 800a664:	e7f1      	b.n	800a64a <__exponent+0x58>
	...

0800a668 <_printf_float>:
 800a668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a66c:	b08d      	sub	sp, #52	@ 0x34
 800a66e:	460c      	mov	r4, r1
 800a670:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a674:	4616      	mov	r6, r2
 800a676:	461f      	mov	r7, r3
 800a678:	4605      	mov	r5, r0
 800a67a:	f000 fd23 	bl	800b0c4 <_localeconv_r>
 800a67e:	6803      	ldr	r3, [r0, #0]
 800a680:	9304      	str	r3, [sp, #16]
 800a682:	4618      	mov	r0, r3
 800a684:	f7f5 fe14 	bl	80002b0 <strlen>
 800a688:	2300      	movs	r3, #0
 800a68a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a68c:	f8d8 3000 	ldr.w	r3, [r8]
 800a690:	9005      	str	r0, [sp, #20]
 800a692:	3307      	adds	r3, #7
 800a694:	f023 0307 	bic.w	r3, r3, #7
 800a698:	f103 0208 	add.w	r2, r3, #8
 800a69c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a6a0:	f8d4 b000 	ldr.w	fp, [r4]
 800a6a4:	f8c8 2000 	str.w	r2, [r8]
 800a6a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a6b0:	9307      	str	r3, [sp, #28]
 800a6b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800a6b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a6ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6be:	4b9c      	ldr	r3, [pc, #624]	@ (800a930 <_printf_float+0x2c8>)
 800a6c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6c4:	f7f6 fa52 	bl	8000b6c <__aeabi_dcmpun>
 800a6c8:	bb70      	cbnz	r0, 800a728 <_printf_float+0xc0>
 800a6ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a6ce:	4b98      	ldr	r3, [pc, #608]	@ (800a930 <_printf_float+0x2c8>)
 800a6d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d4:	f7f6 fa2c 	bl	8000b30 <__aeabi_dcmple>
 800a6d8:	bb30      	cbnz	r0, 800a728 <_printf_float+0xc0>
 800a6da:	2200      	movs	r2, #0
 800a6dc:	2300      	movs	r3, #0
 800a6de:	4640      	mov	r0, r8
 800a6e0:	4649      	mov	r1, r9
 800a6e2:	f7f6 fa1b 	bl	8000b1c <__aeabi_dcmplt>
 800a6e6:	b110      	cbz	r0, 800a6ee <_printf_float+0x86>
 800a6e8:	232d      	movs	r3, #45	@ 0x2d
 800a6ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6ee:	4a91      	ldr	r2, [pc, #580]	@ (800a934 <_printf_float+0x2cc>)
 800a6f0:	4b91      	ldr	r3, [pc, #580]	@ (800a938 <_printf_float+0x2d0>)
 800a6f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a6f6:	bf94      	ite	ls
 800a6f8:	4690      	movls	r8, r2
 800a6fa:	4698      	movhi	r8, r3
 800a6fc:	2303      	movs	r3, #3
 800a6fe:	6123      	str	r3, [r4, #16]
 800a700:	f02b 0304 	bic.w	r3, fp, #4
 800a704:	6023      	str	r3, [r4, #0]
 800a706:	f04f 0900 	mov.w	r9, #0
 800a70a:	9700      	str	r7, [sp, #0]
 800a70c:	4633      	mov	r3, r6
 800a70e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a710:	4621      	mov	r1, r4
 800a712:	4628      	mov	r0, r5
 800a714:	f000 f9d2 	bl	800aabc <_printf_common>
 800a718:	3001      	adds	r0, #1
 800a71a:	f040 808d 	bne.w	800a838 <_printf_float+0x1d0>
 800a71e:	f04f 30ff 	mov.w	r0, #4294967295
 800a722:	b00d      	add	sp, #52	@ 0x34
 800a724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a728:	4642      	mov	r2, r8
 800a72a:	464b      	mov	r3, r9
 800a72c:	4640      	mov	r0, r8
 800a72e:	4649      	mov	r1, r9
 800a730:	f7f6 fa1c 	bl	8000b6c <__aeabi_dcmpun>
 800a734:	b140      	cbz	r0, 800a748 <_printf_float+0xe0>
 800a736:	464b      	mov	r3, r9
 800a738:	2b00      	cmp	r3, #0
 800a73a:	bfbc      	itt	lt
 800a73c:	232d      	movlt	r3, #45	@ 0x2d
 800a73e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a742:	4a7e      	ldr	r2, [pc, #504]	@ (800a93c <_printf_float+0x2d4>)
 800a744:	4b7e      	ldr	r3, [pc, #504]	@ (800a940 <_printf_float+0x2d8>)
 800a746:	e7d4      	b.n	800a6f2 <_printf_float+0x8a>
 800a748:	6863      	ldr	r3, [r4, #4]
 800a74a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a74e:	9206      	str	r2, [sp, #24]
 800a750:	1c5a      	adds	r2, r3, #1
 800a752:	d13b      	bne.n	800a7cc <_printf_float+0x164>
 800a754:	2306      	movs	r3, #6
 800a756:	6063      	str	r3, [r4, #4]
 800a758:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a75c:	2300      	movs	r3, #0
 800a75e:	6022      	str	r2, [r4, #0]
 800a760:	9303      	str	r3, [sp, #12]
 800a762:	ab0a      	add	r3, sp, #40	@ 0x28
 800a764:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a768:	ab09      	add	r3, sp, #36	@ 0x24
 800a76a:	9300      	str	r3, [sp, #0]
 800a76c:	6861      	ldr	r1, [r4, #4]
 800a76e:	ec49 8b10 	vmov	d0, r8, r9
 800a772:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a776:	4628      	mov	r0, r5
 800a778:	f7ff fed6 	bl	800a528 <__cvt>
 800a77c:	9b06      	ldr	r3, [sp, #24]
 800a77e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a780:	2b47      	cmp	r3, #71	@ 0x47
 800a782:	4680      	mov	r8, r0
 800a784:	d129      	bne.n	800a7da <_printf_float+0x172>
 800a786:	1cc8      	adds	r0, r1, #3
 800a788:	db02      	blt.n	800a790 <_printf_float+0x128>
 800a78a:	6863      	ldr	r3, [r4, #4]
 800a78c:	4299      	cmp	r1, r3
 800a78e:	dd41      	ble.n	800a814 <_printf_float+0x1ac>
 800a790:	f1aa 0a02 	sub.w	sl, sl, #2
 800a794:	fa5f fa8a 	uxtb.w	sl, sl
 800a798:	3901      	subs	r1, #1
 800a79a:	4652      	mov	r2, sl
 800a79c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a7a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800a7a2:	f7ff ff26 	bl	800a5f2 <__exponent>
 800a7a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a7a8:	1813      	adds	r3, r2, r0
 800a7aa:	2a01      	cmp	r2, #1
 800a7ac:	4681      	mov	r9, r0
 800a7ae:	6123      	str	r3, [r4, #16]
 800a7b0:	dc02      	bgt.n	800a7b8 <_printf_float+0x150>
 800a7b2:	6822      	ldr	r2, [r4, #0]
 800a7b4:	07d2      	lsls	r2, r2, #31
 800a7b6:	d501      	bpl.n	800a7bc <_printf_float+0x154>
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	6123      	str	r3, [r4, #16]
 800a7bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d0a2      	beq.n	800a70a <_printf_float+0xa2>
 800a7c4:	232d      	movs	r3, #45	@ 0x2d
 800a7c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7ca:	e79e      	b.n	800a70a <_printf_float+0xa2>
 800a7cc:	9a06      	ldr	r2, [sp, #24]
 800a7ce:	2a47      	cmp	r2, #71	@ 0x47
 800a7d0:	d1c2      	bne.n	800a758 <_printf_float+0xf0>
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d1c0      	bne.n	800a758 <_printf_float+0xf0>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e7bd      	b.n	800a756 <_printf_float+0xee>
 800a7da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a7de:	d9db      	bls.n	800a798 <_printf_float+0x130>
 800a7e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a7e4:	d118      	bne.n	800a818 <_printf_float+0x1b0>
 800a7e6:	2900      	cmp	r1, #0
 800a7e8:	6863      	ldr	r3, [r4, #4]
 800a7ea:	dd0b      	ble.n	800a804 <_printf_float+0x19c>
 800a7ec:	6121      	str	r1, [r4, #16]
 800a7ee:	b913      	cbnz	r3, 800a7f6 <_printf_float+0x18e>
 800a7f0:	6822      	ldr	r2, [r4, #0]
 800a7f2:	07d0      	lsls	r0, r2, #31
 800a7f4:	d502      	bpl.n	800a7fc <_printf_float+0x194>
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	440b      	add	r3, r1
 800a7fa:	6123      	str	r3, [r4, #16]
 800a7fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a7fe:	f04f 0900 	mov.w	r9, #0
 800a802:	e7db      	b.n	800a7bc <_printf_float+0x154>
 800a804:	b913      	cbnz	r3, 800a80c <_printf_float+0x1a4>
 800a806:	6822      	ldr	r2, [r4, #0]
 800a808:	07d2      	lsls	r2, r2, #31
 800a80a:	d501      	bpl.n	800a810 <_printf_float+0x1a8>
 800a80c:	3302      	adds	r3, #2
 800a80e:	e7f4      	b.n	800a7fa <_printf_float+0x192>
 800a810:	2301      	movs	r3, #1
 800a812:	e7f2      	b.n	800a7fa <_printf_float+0x192>
 800a814:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a81a:	4299      	cmp	r1, r3
 800a81c:	db05      	blt.n	800a82a <_printf_float+0x1c2>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	6121      	str	r1, [r4, #16]
 800a822:	07d8      	lsls	r0, r3, #31
 800a824:	d5ea      	bpl.n	800a7fc <_printf_float+0x194>
 800a826:	1c4b      	adds	r3, r1, #1
 800a828:	e7e7      	b.n	800a7fa <_printf_float+0x192>
 800a82a:	2900      	cmp	r1, #0
 800a82c:	bfd4      	ite	le
 800a82e:	f1c1 0202 	rsble	r2, r1, #2
 800a832:	2201      	movgt	r2, #1
 800a834:	4413      	add	r3, r2
 800a836:	e7e0      	b.n	800a7fa <_printf_float+0x192>
 800a838:	6823      	ldr	r3, [r4, #0]
 800a83a:	055a      	lsls	r2, r3, #21
 800a83c:	d407      	bmi.n	800a84e <_printf_float+0x1e6>
 800a83e:	6923      	ldr	r3, [r4, #16]
 800a840:	4642      	mov	r2, r8
 800a842:	4631      	mov	r1, r6
 800a844:	4628      	mov	r0, r5
 800a846:	47b8      	blx	r7
 800a848:	3001      	adds	r0, #1
 800a84a:	d12b      	bne.n	800a8a4 <_printf_float+0x23c>
 800a84c:	e767      	b.n	800a71e <_printf_float+0xb6>
 800a84e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a852:	f240 80dd 	bls.w	800aa10 <_printf_float+0x3a8>
 800a856:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a85a:	2200      	movs	r2, #0
 800a85c:	2300      	movs	r3, #0
 800a85e:	f7f6 f953 	bl	8000b08 <__aeabi_dcmpeq>
 800a862:	2800      	cmp	r0, #0
 800a864:	d033      	beq.n	800a8ce <_printf_float+0x266>
 800a866:	4a37      	ldr	r2, [pc, #220]	@ (800a944 <_printf_float+0x2dc>)
 800a868:	2301      	movs	r3, #1
 800a86a:	4631      	mov	r1, r6
 800a86c:	4628      	mov	r0, r5
 800a86e:	47b8      	blx	r7
 800a870:	3001      	adds	r0, #1
 800a872:	f43f af54 	beq.w	800a71e <_printf_float+0xb6>
 800a876:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a87a:	4543      	cmp	r3, r8
 800a87c:	db02      	blt.n	800a884 <_printf_float+0x21c>
 800a87e:	6823      	ldr	r3, [r4, #0]
 800a880:	07d8      	lsls	r0, r3, #31
 800a882:	d50f      	bpl.n	800a8a4 <_printf_float+0x23c>
 800a884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a888:	4631      	mov	r1, r6
 800a88a:	4628      	mov	r0, r5
 800a88c:	47b8      	blx	r7
 800a88e:	3001      	adds	r0, #1
 800a890:	f43f af45 	beq.w	800a71e <_printf_float+0xb6>
 800a894:	f04f 0900 	mov.w	r9, #0
 800a898:	f108 38ff 	add.w	r8, r8, #4294967295
 800a89c:	f104 0a1a 	add.w	sl, r4, #26
 800a8a0:	45c8      	cmp	r8, r9
 800a8a2:	dc09      	bgt.n	800a8b8 <_printf_float+0x250>
 800a8a4:	6823      	ldr	r3, [r4, #0]
 800a8a6:	079b      	lsls	r3, r3, #30
 800a8a8:	f100 8103 	bmi.w	800aab2 <_printf_float+0x44a>
 800a8ac:	68e0      	ldr	r0, [r4, #12]
 800a8ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a8b0:	4298      	cmp	r0, r3
 800a8b2:	bfb8      	it	lt
 800a8b4:	4618      	movlt	r0, r3
 800a8b6:	e734      	b.n	800a722 <_printf_float+0xba>
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	4652      	mov	r2, sl
 800a8bc:	4631      	mov	r1, r6
 800a8be:	4628      	mov	r0, r5
 800a8c0:	47b8      	blx	r7
 800a8c2:	3001      	adds	r0, #1
 800a8c4:	f43f af2b 	beq.w	800a71e <_printf_float+0xb6>
 800a8c8:	f109 0901 	add.w	r9, r9, #1
 800a8cc:	e7e8      	b.n	800a8a0 <_printf_float+0x238>
 800a8ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	dc39      	bgt.n	800a948 <_printf_float+0x2e0>
 800a8d4:	4a1b      	ldr	r2, [pc, #108]	@ (800a944 <_printf_float+0x2dc>)
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	4631      	mov	r1, r6
 800a8da:	4628      	mov	r0, r5
 800a8dc:	47b8      	blx	r7
 800a8de:	3001      	adds	r0, #1
 800a8e0:	f43f af1d 	beq.w	800a71e <_printf_float+0xb6>
 800a8e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a8e8:	ea59 0303 	orrs.w	r3, r9, r3
 800a8ec:	d102      	bne.n	800a8f4 <_printf_float+0x28c>
 800a8ee:	6823      	ldr	r3, [r4, #0]
 800a8f0:	07d9      	lsls	r1, r3, #31
 800a8f2:	d5d7      	bpl.n	800a8a4 <_printf_float+0x23c>
 800a8f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8f8:	4631      	mov	r1, r6
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	47b8      	blx	r7
 800a8fe:	3001      	adds	r0, #1
 800a900:	f43f af0d 	beq.w	800a71e <_printf_float+0xb6>
 800a904:	f04f 0a00 	mov.w	sl, #0
 800a908:	f104 0b1a 	add.w	fp, r4, #26
 800a90c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90e:	425b      	negs	r3, r3
 800a910:	4553      	cmp	r3, sl
 800a912:	dc01      	bgt.n	800a918 <_printf_float+0x2b0>
 800a914:	464b      	mov	r3, r9
 800a916:	e793      	b.n	800a840 <_printf_float+0x1d8>
 800a918:	2301      	movs	r3, #1
 800a91a:	465a      	mov	r2, fp
 800a91c:	4631      	mov	r1, r6
 800a91e:	4628      	mov	r0, r5
 800a920:	47b8      	blx	r7
 800a922:	3001      	adds	r0, #1
 800a924:	f43f aefb 	beq.w	800a71e <_printf_float+0xb6>
 800a928:	f10a 0a01 	add.w	sl, sl, #1
 800a92c:	e7ee      	b.n	800a90c <_printf_float+0x2a4>
 800a92e:	bf00      	nop
 800a930:	7fefffff 	.word	0x7fefffff
 800a934:	0800ec01 	.word	0x0800ec01
 800a938:	0800ec05 	.word	0x0800ec05
 800a93c:	0800ec09 	.word	0x0800ec09
 800a940:	0800ec0d 	.word	0x0800ec0d
 800a944:	0800ec11 	.word	0x0800ec11
 800a948:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a94a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a94e:	4553      	cmp	r3, sl
 800a950:	bfa8      	it	ge
 800a952:	4653      	movge	r3, sl
 800a954:	2b00      	cmp	r3, #0
 800a956:	4699      	mov	r9, r3
 800a958:	dc36      	bgt.n	800a9c8 <_printf_float+0x360>
 800a95a:	f04f 0b00 	mov.w	fp, #0
 800a95e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a962:	f104 021a 	add.w	r2, r4, #26
 800a966:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a968:	9306      	str	r3, [sp, #24]
 800a96a:	eba3 0309 	sub.w	r3, r3, r9
 800a96e:	455b      	cmp	r3, fp
 800a970:	dc31      	bgt.n	800a9d6 <_printf_float+0x36e>
 800a972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a974:	459a      	cmp	sl, r3
 800a976:	dc3a      	bgt.n	800a9ee <_printf_float+0x386>
 800a978:	6823      	ldr	r3, [r4, #0]
 800a97a:	07da      	lsls	r2, r3, #31
 800a97c:	d437      	bmi.n	800a9ee <_printf_float+0x386>
 800a97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a980:	ebaa 0903 	sub.w	r9, sl, r3
 800a984:	9b06      	ldr	r3, [sp, #24]
 800a986:	ebaa 0303 	sub.w	r3, sl, r3
 800a98a:	4599      	cmp	r9, r3
 800a98c:	bfa8      	it	ge
 800a98e:	4699      	movge	r9, r3
 800a990:	f1b9 0f00 	cmp.w	r9, #0
 800a994:	dc33      	bgt.n	800a9fe <_printf_float+0x396>
 800a996:	f04f 0800 	mov.w	r8, #0
 800a99a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a99e:	f104 0b1a 	add.w	fp, r4, #26
 800a9a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9a4:	ebaa 0303 	sub.w	r3, sl, r3
 800a9a8:	eba3 0309 	sub.w	r3, r3, r9
 800a9ac:	4543      	cmp	r3, r8
 800a9ae:	f77f af79 	ble.w	800a8a4 <_printf_float+0x23c>
 800a9b2:	2301      	movs	r3, #1
 800a9b4:	465a      	mov	r2, fp
 800a9b6:	4631      	mov	r1, r6
 800a9b8:	4628      	mov	r0, r5
 800a9ba:	47b8      	blx	r7
 800a9bc:	3001      	adds	r0, #1
 800a9be:	f43f aeae 	beq.w	800a71e <_printf_float+0xb6>
 800a9c2:	f108 0801 	add.w	r8, r8, #1
 800a9c6:	e7ec      	b.n	800a9a2 <_printf_float+0x33a>
 800a9c8:	4642      	mov	r2, r8
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	47b8      	blx	r7
 800a9d0:	3001      	adds	r0, #1
 800a9d2:	d1c2      	bne.n	800a95a <_printf_float+0x2f2>
 800a9d4:	e6a3      	b.n	800a71e <_printf_float+0xb6>
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	4631      	mov	r1, r6
 800a9da:	4628      	mov	r0, r5
 800a9dc:	9206      	str	r2, [sp, #24]
 800a9de:	47b8      	blx	r7
 800a9e0:	3001      	adds	r0, #1
 800a9e2:	f43f ae9c 	beq.w	800a71e <_printf_float+0xb6>
 800a9e6:	9a06      	ldr	r2, [sp, #24]
 800a9e8:	f10b 0b01 	add.w	fp, fp, #1
 800a9ec:	e7bb      	b.n	800a966 <_printf_float+0x2fe>
 800a9ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	47b8      	blx	r7
 800a9f8:	3001      	adds	r0, #1
 800a9fa:	d1c0      	bne.n	800a97e <_printf_float+0x316>
 800a9fc:	e68f      	b.n	800a71e <_printf_float+0xb6>
 800a9fe:	9a06      	ldr	r2, [sp, #24]
 800aa00:	464b      	mov	r3, r9
 800aa02:	4442      	add	r2, r8
 800aa04:	4631      	mov	r1, r6
 800aa06:	4628      	mov	r0, r5
 800aa08:	47b8      	blx	r7
 800aa0a:	3001      	adds	r0, #1
 800aa0c:	d1c3      	bne.n	800a996 <_printf_float+0x32e>
 800aa0e:	e686      	b.n	800a71e <_printf_float+0xb6>
 800aa10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aa14:	f1ba 0f01 	cmp.w	sl, #1
 800aa18:	dc01      	bgt.n	800aa1e <_printf_float+0x3b6>
 800aa1a:	07db      	lsls	r3, r3, #31
 800aa1c:	d536      	bpl.n	800aa8c <_printf_float+0x424>
 800aa1e:	2301      	movs	r3, #1
 800aa20:	4642      	mov	r2, r8
 800aa22:	4631      	mov	r1, r6
 800aa24:	4628      	mov	r0, r5
 800aa26:	47b8      	blx	r7
 800aa28:	3001      	adds	r0, #1
 800aa2a:	f43f ae78 	beq.w	800a71e <_printf_float+0xb6>
 800aa2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa32:	4631      	mov	r1, r6
 800aa34:	4628      	mov	r0, r5
 800aa36:	47b8      	blx	r7
 800aa38:	3001      	adds	r0, #1
 800aa3a:	f43f ae70 	beq.w	800a71e <_printf_float+0xb6>
 800aa3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aa42:	2200      	movs	r2, #0
 800aa44:	2300      	movs	r3, #0
 800aa46:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa4a:	f7f6 f85d 	bl	8000b08 <__aeabi_dcmpeq>
 800aa4e:	b9c0      	cbnz	r0, 800aa82 <_printf_float+0x41a>
 800aa50:	4653      	mov	r3, sl
 800aa52:	f108 0201 	add.w	r2, r8, #1
 800aa56:	4631      	mov	r1, r6
 800aa58:	4628      	mov	r0, r5
 800aa5a:	47b8      	blx	r7
 800aa5c:	3001      	adds	r0, #1
 800aa5e:	d10c      	bne.n	800aa7a <_printf_float+0x412>
 800aa60:	e65d      	b.n	800a71e <_printf_float+0xb6>
 800aa62:	2301      	movs	r3, #1
 800aa64:	465a      	mov	r2, fp
 800aa66:	4631      	mov	r1, r6
 800aa68:	4628      	mov	r0, r5
 800aa6a:	47b8      	blx	r7
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	f43f ae56 	beq.w	800a71e <_printf_float+0xb6>
 800aa72:	f108 0801 	add.w	r8, r8, #1
 800aa76:	45d0      	cmp	r8, sl
 800aa78:	dbf3      	blt.n	800aa62 <_printf_float+0x3fa>
 800aa7a:	464b      	mov	r3, r9
 800aa7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aa80:	e6df      	b.n	800a842 <_printf_float+0x1da>
 800aa82:	f04f 0800 	mov.w	r8, #0
 800aa86:	f104 0b1a 	add.w	fp, r4, #26
 800aa8a:	e7f4      	b.n	800aa76 <_printf_float+0x40e>
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	4642      	mov	r2, r8
 800aa90:	e7e1      	b.n	800aa56 <_printf_float+0x3ee>
 800aa92:	2301      	movs	r3, #1
 800aa94:	464a      	mov	r2, r9
 800aa96:	4631      	mov	r1, r6
 800aa98:	4628      	mov	r0, r5
 800aa9a:	47b8      	blx	r7
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	f43f ae3e 	beq.w	800a71e <_printf_float+0xb6>
 800aaa2:	f108 0801 	add.w	r8, r8, #1
 800aaa6:	68e3      	ldr	r3, [r4, #12]
 800aaa8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aaaa:	1a5b      	subs	r3, r3, r1
 800aaac:	4543      	cmp	r3, r8
 800aaae:	dcf0      	bgt.n	800aa92 <_printf_float+0x42a>
 800aab0:	e6fc      	b.n	800a8ac <_printf_float+0x244>
 800aab2:	f04f 0800 	mov.w	r8, #0
 800aab6:	f104 0919 	add.w	r9, r4, #25
 800aaba:	e7f4      	b.n	800aaa6 <_printf_float+0x43e>

0800aabc <_printf_common>:
 800aabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac0:	4616      	mov	r6, r2
 800aac2:	4698      	mov	r8, r3
 800aac4:	688a      	ldr	r2, [r1, #8]
 800aac6:	690b      	ldr	r3, [r1, #16]
 800aac8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aacc:	4293      	cmp	r3, r2
 800aace:	bfb8      	it	lt
 800aad0:	4613      	movlt	r3, r2
 800aad2:	6033      	str	r3, [r6, #0]
 800aad4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aad8:	4607      	mov	r7, r0
 800aada:	460c      	mov	r4, r1
 800aadc:	b10a      	cbz	r2, 800aae2 <_printf_common+0x26>
 800aade:	3301      	adds	r3, #1
 800aae0:	6033      	str	r3, [r6, #0]
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	0699      	lsls	r1, r3, #26
 800aae6:	bf42      	ittt	mi
 800aae8:	6833      	ldrmi	r3, [r6, #0]
 800aaea:	3302      	addmi	r3, #2
 800aaec:	6033      	strmi	r3, [r6, #0]
 800aaee:	6825      	ldr	r5, [r4, #0]
 800aaf0:	f015 0506 	ands.w	r5, r5, #6
 800aaf4:	d106      	bne.n	800ab04 <_printf_common+0x48>
 800aaf6:	f104 0a19 	add.w	sl, r4, #25
 800aafa:	68e3      	ldr	r3, [r4, #12]
 800aafc:	6832      	ldr	r2, [r6, #0]
 800aafe:	1a9b      	subs	r3, r3, r2
 800ab00:	42ab      	cmp	r3, r5
 800ab02:	dc26      	bgt.n	800ab52 <_printf_common+0x96>
 800ab04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ab08:	6822      	ldr	r2, [r4, #0]
 800ab0a:	3b00      	subs	r3, #0
 800ab0c:	bf18      	it	ne
 800ab0e:	2301      	movne	r3, #1
 800ab10:	0692      	lsls	r2, r2, #26
 800ab12:	d42b      	bmi.n	800ab6c <_printf_common+0xb0>
 800ab14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ab18:	4641      	mov	r1, r8
 800ab1a:	4638      	mov	r0, r7
 800ab1c:	47c8      	blx	r9
 800ab1e:	3001      	adds	r0, #1
 800ab20:	d01e      	beq.n	800ab60 <_printf_common+0xa4>
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	6922      	ldr	r2, [r4, #16]
 800ab26:	f003 0306 	and.w	r3, r3, #6
 800ab2a:	2b04      	cmp	r3, #4
 800ab2c:	bf02      	ittt	eq
 800ab2e:	68e5      	ldreq	r5, [r4, #12]
 800ab30:	6833      	ldreq	r3, [r6, #0]
 800ab32:	1aed      	subeq	r5, r5, r3
 800ab34:	68a3      	ldr	r3, [r4, #8]
 800ab36:	bf0c      	ite	eq
 800ab38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab3c:	2500      	movne	r5, #0
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	bfc4      	itt	gt
 800ab42:	1a9b      	subgt	r3, r3, r2
 800ab44:	18ed      	addgt	r5, r5, r3
 800ab46:	2600      	movs	r6, #0
 800ab48:	341a      	adds	r4, #26
 800ab4a:	42b5      	cmp	r5, r6
 800ab4c:	d11a      	bne.n	800ab84 <_printf_common+0xc8>
 800ab4e:	2000      	movs	r0, #0
 800ab50:	e008      	b.n	800ab64 <_printf_common+0xa8>
 800ab52:	2301      	movs	r3, #1
 800ab54:	4652      	mov	r2, sl
 800ab56:	4641      	mov	r1, r8
 800ab58:	4638      	mov	r0, r7
 800ab5a:	47c8      	blx	r9
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	d103      	bne.n	800ab68 <_printf_common+0xac>
 800ab60:	f04f 30ff 	mov.w	r0, #4294967295
 800ab64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab68:	3501      	adds	r5, #1
 800ab6a:	e7c6      	b.n	800aafa <_printf_common+0x3e>
 800ab6c:	18e1      	adds	r1, r4, r3
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	2030      	movs	r0, #48	@ 0x30
 800ab72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ab76:	4422      	add	r2, r4
 800ab78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ab7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ab80:	3302      	adds	r3, #2
 800ab82:	e7c7      	b.n	800ab14 <_printf_common+0x58>
 800ab84:	2301      	movs	r3, #1
 800ab86:	4622      	mov	r2, r4
 800ab88:	4641      	mov	r1, r8
 800ab8a:	4638      	mov	r0, r7
 800ab8c:	47c8      	blx	r9
 800ab8e:	3001      	adds	r0, #1
 800ab90:	d0e6      	beq.n	800ab60 <_printf_common+0xa4>
 800ab92:	3601      	adds	r6, #1
 800ab94:	e7d9      	b.n	800ab4a <_printf_common+0x8e>
	...

0800ab98 <_printf_i>:
 800ab98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab9c:	7e0f      	ldrb	r7, [r1, #24]
 800ab9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aba0:	2f78      	cmp	r7, #120	@ 0x78
 800aba2:	4691      	mov	r9, r2
 800aba4:	4680      	mov	r8, r0
 800aba6:	460c      	mov	r4, r1
 800aba8:	469a      	mov	sl, r3
 800abaa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800abae:	d807      	bhi.n	800abc0 <_printf_i+0x28>
 800abb0:	2f62      	cmp	r7, #98	@ 0x62
 800abb2:	d80a      	bhi.n	800abca <_printf_i+0x32>
 800abb4:	2f00      	cmp	r7, #0
 800abb6:	f000 80d2 	beq.w	800ad5e <_printf_i+0x1c6>
 800abba:	2f58      	cmp	r7, #88	@ 0x58
 800abbc:	f000 80b9 	beq.w	800ad32 <_printf_i+0x19a>
 800abc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800abc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800abc8:	e03a      	b.n	800ac40 <_printf_i+0xa8>
 800abca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800abce:	2b15      	cmp	r3, #21
 800abd0:	d8f6      	bhi.n	800abc0 <_printf_i+0x28>
 800abd2:	a101      	add	r1, pc, #4	@ (adr r1, 800abd8 <_printf_i+0x40>)
 800abd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abd8:	0800ac31 	.word	0x0800ac31
 800abdc:	0800ac45 	.word	0x0800ac45
 800abe0:	0800abc1 	.word	0x0800abc1
 800abe4:	0800abc1 	.word	0x0800abc1
 800abe8:	0800abc1 	.word	0x0800abc1
 800abec:	0800abc1 	.word	0x0800abc1
 800abf0:	0800ac45 	.word	0x0800ac45
 800abf4:	0800abc1 	.word	0x0800abc1
 800abf8:	0800abc1 	.word	0x0800abc1
 800abfc:	0800abc1 	.word	0x0800abc1
 800ac00:	0800abc1 	.word	0x0800abc1
 800ac04:	0800ad45 	.word	0x0800ad45
 800ac08:	0800ac6f 	.word	0x0800ac6f
 800ac0c:	0800acff 	.word	0x0800acff
 800ac10:	0800abc1 	.word	0x0800abc1
 800ac14:	0800abc1 	.word	0x0800abc1
 800ac18:	0800ad67 	.word	0x0800ad67
 800ac1c:	0800abc1 	.word	0x0800abc1
 800ac20:	0800ac6f 	.word	0x0800ac6f
 800ac24:	0800abc1 	.word	0x0800abc1
 800ac28:	0800abc1 	.word	0x0800abc1
 800ac2c:	0800ad07 	.word	0x0800ad07
 800ac30:	6833      	ldr	r3, [r6, #0]
 800ac32:	1d1a      	adds	r2, r3, #4
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	6032      	str	r2, [r6, #0]
 800ac38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ac3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ac40:	2301      	movs	r3, #1
 800ac42:	e09d      	b.n	800ad80 <_printf_i+0x1e8>
 800ac44:	6833      	ldr	r3, [r6, #0]
 800ac46:	6820      	ldr	r0, [r4, #0]
 800ac48:	1d19      	adds	r1, r3, #4
 800ac4a:	6031      	str	r1, [r6, #0]
 800ac4c:	0606      	lsls	r6, r0, #24
 800ac4e:	d501      	bpl.n	800ac54 <_printf_i+0xbc>
 800ac50:	681d      	ldr	r5, [r3, #0]
 800ac52:	e003      	b.n	800ac5c <_printf_i+0xc4>
 800ac54:	0645      	lsls	r5, r0, #25
 800ac56:	d5fb      	bpl.n	800ac50 <_printf_i+0xb8>
 800ac58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ac5c:	2d00      	cmp	r5, #0
 800ac5e:	da03      	bge.n	800ac68 <_printf_i+0xd0>
 800ac60:	232d      	movs	r3, #45	@ 0x2d
 800ac62:	426d      	negs	r5, r5
 800ac64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac68:	4859      	ldr	r0, [pc, #356]	@ (800add0 <_printf_i+0x238>)
 800ac6a:	230a      	movs	r3, #10
 800ac6c:	e011      	b.n	800ac92 <_printf_i+0xfa>
 800ac6e:	6821      	ldr	r1, [r4, #0]
 800ac70:	6833      	ldr	r3, [r6, #0]
 800ac72:	0608      	lsls	r0, r1, #24
 800ac74:	f853 5b04 	ldr.w	r5, [r3], #4
 800ac78:	d402      	bmi.n	800ac80 <_printf_i+0xe8>
 800ac7a:	0649      	lsls	r1, r1, #25
 800ac7c:	bf48      	it	mi
 800ac7e:	b2ad      	uxthmi	r5, r5
 800ac80:	2f6f      	cmp	r7, #111	@ 0x6f
 800ac82:	4853      	ldr	r0, [pc, #332]	@ (800add0 <_printf_i+0x238>)
 800ac84:	6033      	str	r3, [r6, #0]
 800ac86:	bf14      	ite	ne
 800ac88:	230a      	movne	r3, #10
 800ac8a:	2308      	moveq	r3, #8
 800ac8c:	2100      	movs	r1, #0
 800ac8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ac92:	6866      	ldr	r6, [r4, #4]
 800ac94:	60a6      	str	r6, [r4, #8]
 800ac96:	2e00      	cmp	r6, #0
 800ac98:	bfa2      	ittt	ge
 800ac9a:	6821      	ldrge	r1, [r4, #0]
 800ac9c:	f021 0104 	bicge.w	r1, r1, #4
 800aca0:	6021      	strge	r1, [r4, #0]
 800aca2:	b90d      	cbnz	r5, 800aca8 <_printf_i+0x110>
 800aca4:	2e00      	cmp	r6, #0
 800aca6:	d04b      	beq.n	800ad40 <_printf_i+0x1a8>
 800aca8:	4616      	mov	r6, r2
 800acaa:	fbb5 f1f3 	udiv	r1, r5, r3
 800acae:	fb03 5711 	mls	r7, r3, r1, r5
 800acb2:	5dc7      	ldrb	r7, [r0, r7]
 800acb4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800acb8:	462f      	mov	r7, r5
 800acba:	42bb      	cmp	r3, r7
 800acbc:	460d      	mov	r5, r1
 800acbe:	d9f4      	bls.n	800acaa <_printf_i+0x112>
 800acc0:	2b08      	cmp	r3, #8
 800acc2:	d10b      	bne.n	800acdc <_printf_i+0x144>
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	07df      	lsls	r7, r3, #31
 800acc8:	d508      	bpl.n	800acdc <_printf_i+0x144>
 800acca:	6923      	ldr	r3, [r4, #16]
 800accc:	6861      	ldr	r1, [r4, #4]
 800acce:	4299      	cmp	r1, r3
 800acd0:	bfde      	ittt	le
 800acd2:	2330      	movle	r3, #48	@ 0x30
 800acd4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800acd8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800acdc:	1b92      	subs	r2, r2, r6
 800acde:	6122      	str	r2, [r4, #16]
 800ace0:	f8cd a000 	str.w	sl, [sp]
 800ace4:	464b      	mov	r3, r9
 800ace6:	aa03      	add	r2, sp, #12
 800ace8:	4621      	mov	r1, r4
 800acea:	4640      	mov	r0, r8
 800acec:	f7ff fee6 	bl	800aabc <_printf_common>
 800acf0:	3001      	adds	r0, #1
 800acf2:	d14a      	bne.n	800ad8a <_printf_i+0x1f2>
 800acf4:	f04f 30ff 	mov.w	r0, #4294967295
 800acf8:	b004      	add	sp, #16
 800acfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	f043 0320 	orr.w	r3, r3, #32
 800ad04:	6023      	str	r3, [r4, #0]
 800ad06:	4833      	ldr	r0, [pc, #204]	@ (800add4 <_printf_i+0x23c>)
 800ad08:	2778      	movs	r7, #120	@ 0x78
 800ad0a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ad0e:	6823      	ldr	r3, [r4, #0]
 800ad10:	6831      	ldr	r1, [r6, #0]
 800ad12:	061f      	lsls	r7, r3, #24
 800ad14:	f851 5b04 	ldr.w	r5, [r1], #4
 800ad18:	d402      	bmi.n	800ad20 <_printf_i+0x188>
 800ad1a:	065f      	lsls	r7, r3, #25
 800ad1c:	bf48      	it	mi
 800ad1e:	b2ad      	uxthmi	r5, r5
 800ad20:	6031      	str	r1, [r6, #0]
 800ad22:	07d9      	lsls	r1, r3, #31
 800ad24:	bf44      	itt	mi
 800ad26:	f043 0320 	orrmi.w	r3, r3, #32
 800ad2a:	6023      	strmi	r3, [r4, #0]
 800ad2c:	b11d      	cbz	r5, 800ad36 <_printf_i+0x19e>
 800ad2e:	2310      	movs	r3, #16
 800ad30:	e7ac      	b.n	800ac8c <_printf_i+0xf4>
 800ad32:	4827      	ldr	r0, [pc, #156]	@ (800add0 <_printf_i+0x238>)
 800ad34:	e7e9      	b.n	800ad0a <_printf_i+0x172>
 800ad36:	6823      	ldr	r3, [r4, #0]
 800ad38:	f023 0320 	bic.w	r3, r3, #32
 800ad3c:	6023      	str	r3, [r4, #0]
 800ad3e:	e7f6      	b.n	800ad2e <_printf_i+0x196>
 800ad40:	4616      	mov	r6, r2
 800ad42:	e7bd      	b.n	800acc0 <_printf_i+0x128>
 800ad44:	6833      	ldr	r3, [r6, #0]
 800ad46:	6825      	ldr	r5, [r4, #0]
 800ad48:	6961      	ldr	r1, [r4, #20]
 800ad4a:	1d18      	adds	r0, r3, #4
 800ad4c:	6030      	str	r0, [r6, #0]
 800ad4e:	062e      	lsls	r6, r5, #24
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	d501      	bpl.n	800ad58 <_printf_i+0x1c0>
 800ad54:	6019      	str	r1, [r3, #0]
 800ad56:	e002      	b.n	800ad5e <_printf_i+0x1c6>
 800ad58:	0668      	lsls	r0, r5, #25
 800ad5a:	d5fb      	bpl.n	800ad54 <_printf_i+0x1bc>
 800ad5c:	8019      	strh	r1, [r3, #0]
 800ad5e:	2300      	movs	r3, #0
 800ad60:	6123      	str	r3, [r4, #16]
 800ad62:	4616      	mov	r6, r2
 800ad64:	e7bc      	b.n	800ace0 <_printf_i+0x148>
 800ad66:	6833      	ldr	r3, [r6, #0]
 800ad68:	1d1a      	adds	r2, r3, #4
 800ad6a:	6032      	str	r2, [r6, #0]
 800ad6c:	681e      	ldr	r6, [r3, #0]
 800ad6e:	6862      	ldr	r2, [r4, #4]
 800ad70:	2100      	movs	r1, #0
 800ad72:	4630      	mov	r0, r6
 800ad74:	f7f5 fa4c 	bl	8000210 <memchr>
 800ad78:	b108      	cbz	r0, 800ad7e <_printf_i+0x1e6>
 800ad7a:	1b80      	subs	r0, r0, r6
 800ad7c:	6060      	str	r0, [r4, #4]
 800ad7e:	6863      	ldr	r3, [r4, #4]
 800ad80:	6123      	str	r3, [r4, #16]
 800ad82:	2300      	movs	r3, #0
 800ad84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad88:	e7aa      	b.n	800ace0 <_printf_i+0x148>
 800ad8a:	6923      	ldr	r3, [r4, #16]
 800ad8c:	4632      	mov	r2, r6
 800ad8e:	4649      	mov	r1, r9
 800ad90:	4640      	mov	r0, r8
 800ad92:	47d0      	blx	sl
 800ad94:	3001      	adds	r0, #1
 800ad96:	d0ad      	beq.n	800acf4 <_printf_i+0x15c>
 800ad98:	6823      	ldr	r3, [r4, #0]
 800ad9a:	079b      	lsls	r3, r3, #30
 800ad9c:	d413      	bmi.n	800adc6 <_printf_i+0x22e>
 800ad9e:	68e0      	ldr	r0, [r4, #12]
 800ada0:	9b03      	ldr	r3, [sp, #12]
 800ada2:	4298      	cmp	r0, r3
 800ada4:	bfb8      	it	lt
 800ada6:	4618      	movlt	r0, r3
 800ada8:	e7a6      	b.n	800acf8 <_printf_i+0x160>
 800adaa:	2301      	movs	r3, #1
 800adac:	4632      	mov	r2, r6
 800adae:	4649      	mov	r1, r9
 800adb0:	4640      	mov	r0, r8
 800adb2:	47d0      	blx	sl
 800adb4:	3001      	adds	r0, #1
 800adb6:	d09d      	beq.n	800acf4 <_printf_i+0x15c>
 800adb8:	3501      	adds	r5, #1
 800adba:	68e3      	ldr	r3, [r4, #12]
 800adbc:	9903      	ldr	r1, [sp, #12]
 800adbe:	1a5b      	subs	r3, r3, r1
 800adc0:	42ab      	cmp	r3, r5
 800adc2:	dcf2      	bgt.n	800adaa <_printf_i+0x212>
 800adc4:	e7eb      	b.n	800ad9e <_printf_i+0x206>
 800adc6:	2500      	movs	r5, #0
 800adc8:	f104 0619 	add.w	r6, r4, #25
 800adcc:	e7f5      	b.n	800adba <_printf_i+0x222>
 800adce:	bf00      	nop
 800add0:	0800ec13 	.word	0x0800ec13
 800add4:	0800ec24 	.word	0x0800ec24

0800add8 <std>:
 800add8:	2300      	movs	r3, #0
 800adda:	b510      	push	{r4, lr}
 800addc:	4604      	mov	r4, r0
 800adde:	e9c0 3300 	strd	r3, r3, [r0]
 800ade2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ade6:	6083      	str	r3, [r0, #8]
 800ade8:	8181      	strh	r1, [r0, #12]
 800adea:	6643      	str	r3, [r0, #100]	@ 0x64
 800adec:	81c2      	strh	r2, [r0, #14]
 800adee:	6183      	str	r3, [r0, #24]
 800adf0:	4619      	mov	r1, r3
 800adf2:	2208      	movs	r2, #8
 800adf4:	305c      	adds	r0, #92	@ 0x5c
 800adf6:	f000 f928 	bl	800b04a <memset>
 800adfa:	4b0d      	ldr	r3, [pc, #52]	@ (800ae30 <std+0x58>)
 800adfc:	6263      	str	r3, [r4, #36]	@ 0x24
 800adfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ae34 <std+0x5c>)
 800ae00:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ae02:	4b0d      	ldr	r3, [pc, #52]	@ (800ae38 <std+0x60>)
 800ae04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ae06:	4b0d      	ldr	r3, [pc, #52]	@ (800ae3c <std+0x64>)
 800ae08:	6323      	str	r3, [r4, #48]	@ 0x30
 800ae0a:	4b0d      	ldr	r3, [pc, #52]	@ (800ae40 <std+0x68>)
 800ae0c:	6224      	str	r4, [r4, #32]
 800ae0e:	429c      	cmp	r4, r3
 800ae10:	d006      	beq.n	800ae20 <std+0x48>
 800ae12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ae16:	4294      	cmp	r4, r2
 800ae18:	d002      	beq.n	800ae20 <std+0x48>
 800ae1a:	33d0      	adds	r3, #208	@ 0xd0
 800ae1c:	429c      	cmp	r4, r3
 800ae1e:	d105      	bne.n	800ae2c <std+0x54>
 800ae20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ae24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae28:	f000 b9c0 	b.w	800b1ac <__retarget_lock_init_recursive>
 800ae2c:	bd10      	pop	{r4, pc}
 800ae2e:	bf00      	nop
 800ae30:	0800afc5 	.word	0x0800afc5
 800ae34:	0800afe7 	.word	0x0800afe7
 800ae38:	0800b01f 	.word	0x0800b01f
 800ae3c:	0800b043 	.word	0x0800b043
 800ae40:	20000f8c 	.word	0x20000f8c

0800ae44 <stdio_exit_handler>:
 800ae44:	4a02      	ldr	r2, [pc, #8]	@ (800ae50 <stdio_exit_handler+0xc>)
 800ae46:	4903      	ldr	r1, [pc, #12]	@ (800ae54 <stdio_exit_handler+0x10>)
 800ae48:	4803      	ldr	r0, [pc, #12]	@ (800ae58 <stdio_exit_handler+0x14>)
 800ae4a:	f000 b869 	b.w	800af20 <_fwalk_sglue>
 800ae4e:	bf00      	nop
 800ae50:	200000d8 	.word	0x200000d8
 800ae54:	0800d455 	.word	0x0800d455
 800ae58:	20000254 	.word	0x20000254

0800ae5c <cleanup_stdio>:
 800ae5c:	6841      	ldr	r1, [r0, #4]
 800ae5e:	4b0c      	ldr	r3, [pc, #48]	@ (800ae90 <cleanup_stdio+0x34>)
 800ae60:	4299      	cmp	r1, r3
 800ae62:	b510      	push	{r4, lr}
 800ae64:	4604      	mov	r4, r0
 800ae66:	d001      	beq.n	800ae6c <cleanup_stdio+0x10>
 800ae68:	f002 faf4 	bl	800d454 <_fflush_r>
 800ae6c:	68a1      	ldr	r1, [r4, #8]
 800ae6e:	4b09      	ldr	r3, [pc, #36]	@ (800ae94 <cleanup_stdio+0x38>)
 800ae70:	4299      	cmp	r1, r3
 800ae72:	d002      	beq.n	800ae7a <cleanup_stdio+0x1e>
 800ae74:	4620      	mov	r0, r4
 800ae76:	f002 faed 	bl	800d454 <_fflush_r>
 800ae7a:	68e1      	ldr	r1, [r4, #12]
 800ae7c:	4b06      	ldr	r3, [pc, #24]	@ (800ae98 <cleanup_stdio+0x3c>)
 800ae7e:	4299      	cmp	r1, r3
 800ae80:	d004      	beq.n	800ae8c <cleanup_stdio+0x30>
 800ae82:	4620      	mov	r0, r4
 800ae84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae88:	f002 bae4 	b.w	800d454 <_fflush_r>
 800ae8c:	bd10      	pop	{r4, pc}
 800ae8e:	bf00      	nop
 800ae90:	20000f8c 	.word	0x20000f8c
 800ae94:	20000ff4 	.word	0x20000ff4
 800ae98:	2000105c 	.word	0x2000105c

0800ae9c <global_stdio_init.part.0>:
 800ae9c:	b510      	push	{r4, lr}
 800ae9e:	4b0b      	ldr	r3, [pc, #44]	@ (800aecc <global_stdio_init.part.0+0x30>)
 800aea0:	4c0b      	ldr	r4, [pc, #44]	@ (800aed0 <global_stdio_init.part.0+0x34>)
 800aea2:	4a0c      	ldr	r2, [pc, #48]	@ (800aed4 <global_stdio_init.part.0+0x38>)
 800aea4:	601a      	str	r2, [r3, #0]
 800aea6:	4620      	mov	r0, r4
 800aea8:	2200      	movs	r2, #0
 800aeaa:	2104      	movs	r1, #4
 800aeac:	f7ff ff94 	bl	800add8 <std>
 800aeb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	2109      	movs	r1, #9
 800aeb8:	f7ff ff8e 	bl	800add8 <std>
 800aebc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aec0:	2202      	movs	r2, #2
 800aec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aec6:	2112      	movs	r1, #18
 800aec8:	f7ff bf86 	b.w	800add8 <std>
 800aecc:	200010c4 	.word	0x200010c4
 800aed0:	20000f8c 	.word	0x20000f8c
 800aed4:	0800ae45 	.word	0x0800ae45

0800aed8 <__sfp_lock_acquire>:
 800aed8:	4801      	ldr	r0, [pc, #4]	@ (800aee0 <__sfp_lock_acquire+0x8>)
 800aeda:	f000 b968 	b.w	800b1ae <__retarget_lock_acquire_recursive>
 800aede:	bf00      	nop
 800aee0:	200010cd 	.word	0x200010cd

0800aee4 <__sfp_lock_release>:
 800aee4:	4801      	ldr	r0, [pc, #4]	@ (800aeec <__sfp_lock_release+0x8>)
 800aee6:	f000 b963 	b.w	800b1b0 <__retarget_lock_release_recursive>
 800aeea:	bf00      	nop
 800aeec:	200010cd 	.word	0x200010cd

0800aef0 <__sinit>:
 800aef0:	b510      	push	{r4, lr}
 800aef2:	4604      	mov	r4, r0
 800aef4:	f7ff fff0 	bl	800aed8 <__sfp_lock_acquire>
 800aef8:	6a23      	ldr	r3, [r4, #32]
 800aefa:	b11b      	cbz	r3, 800af04 <__sinit+0x14>
 800aefc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af00:	f7ff bff0 	b.w	800aee4 <__sfp_lock_release>
 800af04:	4b04      	ldr	r3, [pc, #16]	@ (800af18 <__sinit+0x28>)
 800af06:	6223      	str	r3, [r4, #32]
 800af08:	4b04      	ldr	r3, [pc, #16]	@ (800af1c <__sinit+0x2c>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d1f5      	bne.n	800aefc <__sinit+0xc>
 800af10:	f7ff ffc4 	bl	800ae9c <global_stdio_init.part.0>
 800af14:	e7f2      	b.n	800aefc <__sinit+0xc>
 800af16:	bf00      	nop
 800af18:	0800ae5d 	.word	0x0800ae5d
 800af1c:	200010c4 	.word	0x200010c4

0800af20 <_fwalk_sglue>:
 800af20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af24:	4607      	mov	r7, r0
 800af26:	4688      	mov	r8, r1
 800af28:	4614      	mov	r4, r2
 800af2a:	2600      	movs	r6, #0
 800af2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800af30:	f1b9 0901 	subs.w	r9, r9, #1
 800af34:	d505      	bpl.n	800af42 <_fwalk_sglue+0x22>
 800af36:	6824      	ldr	r4, [r4, #0]
 800af38:	2c00      	cmp	r4, #0
 800af3a:	d1f7      	bne.n	800af2c <_fwalk_sglue+0xc>
 800af3c:	4630      	mov	r0, r6
 800af3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af42:	89ab      	ldrh	r3, [r5, #12]
 800af44:	2b01      	cmp	r3, #1
 800af46:	d907      	bls.n	800af58 <_fwalk_sglue+0x38>
 800af48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af4c:	3301      	adds	r3, #1
 800af4e:	d003      	beq.n	800af58 <_fwalk_sglue+0x38>
 800af50:	4629      	mov	r1, r5
 800af52:	4638      	mov	r0, r7
 800af54:	47c0      	blx	r8
 800af56:	4306      	orrs	r6, r0
 800af58:	3568      	adds	r5, #104	@ 0x68
 800af5a:	e7e9      	b.n	800af30 <_fwalk_sglue+0x10>

0800af5c <sniprintf>:
 800af5c:	b40c      	push	{r2, r3}
 800af5e:	b530      	push	{r4, r5, lr}
 800af60:	4b17      	ldr	r3, [pc, #92]	@ (800afc0 <sniprintf+0x64>)
 800af62:	1e0c      	subs	r4, r1, #0
 800af64:	681d      	ldr	r5, [r3, #0]
 800af66:	b09d      	sub	sp, #116	@ 0x74
 800af68:	da08      	bge.n	800af7c <sniprintf+0x20>
 800af6a:	238b      	movs	r3, #139	@ 0x8b
 800af6c:	602b      	str	r3, [r5, #0]
 800af6e:	f04f 30ff 	mov.w	r0, #4294967295
 800af72:	b01d      	add	sp, #116	@ 0x74
 800af74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800af78:	b002      	add	sp, #8
 800af7a:	4770      	bx	lr
 800af7c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800af80:	f8ad 3014 	strh.w	r3, [sp, #20]
 800af84:	bf14      	ite	ne
 800af86:	f104 33ff 	addne.w	r3, r4, #4294967295
 800af8a:	4623      	moveq	r3, r4
 800af8c:	9304      	str	r3, [sp, #16]
 800af8e:	9307      	str	r3, [sp, #28]
 800af90:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800af94:	9002      	str	r0, [sp, #8]
 800af96:	9006      	str	r0, [sp, #24]
 800af98:	f8ad 3016 	strh.w	r3, [sp, #22]
 800af9c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800af9e:	ab21      	add	r3, sp, #132	@ 0x84
 800afa0:	a902      	add	r1, sp, #8
 800afa2:	4628      	mov	r0, r5
 800afa4:	9301      	str	r3, [sp, #4]
 800afa6:	f002 f8d5 	bl	800d154 <_svfiprintf_r>
 800afaa:	1c43      	adds	r3, r0, #1
 800afac:	bfbc      	itt	lt
 800afae:	238b      	movlt	r3, #139	@ 0x8b
 800afb0:	602b      	strlt	r3, [r5, #0]
 800afb2:	2c00      	cmp	r4, #0
 800afb4:	d0dd      	beq.n	800af72 <sniprintf+0x16>
 800afb6:	9b02      	ldr	r3, [sp, #8]
 800afb8:	2200      	movs	r2, #0
 800afba:	701a      	strb	r2, [r3, #0]
 800afbc:	e7d9      	b.n	800af72 <sniprintf+0x16>
 800afbe:	bf00      	nop
 800afc0:	20000250 	.word	0x20000250

0800afc4 <__sread>:
 800afc4:	b510      	push	{r4, lr}
 800afc6:	460c      	mov	r4, r1
 800afc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afcc:	f000 f8a0 	bl	800b110 <_read_r>
 800afd0:	2800      	cmp	r0, #0
 800afd2:	bfab      	itete	ge
 800afd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800afd6:	89a3      	ldrhlt	r3, [r4, #12]
 800afd8:	181b      	addge	r3, r3, r0
 800afda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800afde:	bfac      	ite	ge
 800afe0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800afe2:	81a3      	strhlt	r3, [r4, #12]
 800afe4:	bd10      	pop	{r4, pc}

0800afe6 <__swrite>:
 800afe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800afea:	461f      	mov	r7, r3
 800afec:	898b      	ldrh	r3, [r1, #12]
 800afee:	05db      	lsls	r3, r3, #23
 800aff0:	4605      	mov	r5, r0
 800aff2:	460c      	mov	r4, r1
 800aff4:	4616      	mov	r6, r2
 800aff6:	d505      	bpl.n	800b004 <__swrite+0x1e>
 800aff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800affc:	2302      	movs	r3, #2
 800affe:	2200      	movs	r2, #0
 800b000:	f000 f874 	bl	800b0ec <_lseek_r>
 800b004:	89a3      	ldrh	r3, [r4, #12]
 800b006:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b00a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b00e:	81a3      	strh	r3, [r4, #12]
 800b010:	4632      	mov	r2, r6
 800b012:	463b      	mov	r3, r7
 800b014:	4628      	mov	r0, r5
 800b016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b01a:	f000 b88b 	b.w	800b134 <_write_r>

0800b01e <__sseek>:
 800b01e:	b510      	push	{r4, lr}
 800b020:	460c      	mov	r4, r1
 800b022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b026:	f000 f861 	bl	800b0ec <_lseek_r>
 800b02a:	1c43      	adds	r3, r0, #1
 800b02c:	89a3      	ldrh	r3, [r4, #12]
 800b02e:	bf15      	itete	ne
 800b030:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b032:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b036:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b03a:	81a3      	strheq	r3, [r4, #12]
 800b03c:	bf18      	it	ne
 800b03e:	81a3      	strhne	r3, [r4, #12]
 800b040:	bd10      	pop	{r4, pc}

0800b042 <__sclose>:
 800b042:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b046:	f000 b841 	b.w	800b0cc <_close_r>

0800b04a <memset>:
 800b04a:	4402      	add	r2, r0
 800b04c:	4603      	mov	r3, r0
 800b04e:	4293      	cmp	r3, r2
 800b050:	d100      	bne.n	800b054 <memset+0xa>
 800b052:	4770      	bx	lr
 800b054:	f803 1b01 	strb.w	r1, [r3], #1
 800b058:	e7f9      	b.n	800b04e <memset+0x4>

0800b05a <strcat>:
 800b05a:	b510      	push	{r4, lr}
 800b05c:	4602      	mov	r2, r0
 800b05e:	7814      	ldrb	r4, [r2, #0]
 800b060:	4613      	mov	r3, r2
 800b062:	3201      	adds	r2, #1
 800b064:	2c00      	cmp	r4, #0
 800b066:	d1fa      	bne.n	800b05e <strcat+0x4>
 800b068:	3b01      	subs	r3, #1
 800b06a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b06e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b072:	2a00      	cmp	r2, #0
 800b074:	d1f9      	bne.n	800b06a <strcat+0x10>
 800b076:	bd10      	pop	{r4, pc}

0800b078 <strncmp>:
 800b078:	b510      	push	{r4, lr}
 800b07a:	b16a      	cbz	r2, 800b098 <strncmp+0x20>
 800b07c:	3901      	subs	r1, #1
 800b07e:	1884      	adds	r4, r0, r2
 800b080:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b084:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b088:	429a      	cmp	r2, r3
 800b08a:	d103      	bne.n	800b094 <strncmp+0x1c>
 800b08c:	42a0      	cmp	r0, r4
 800b08e:	d001      	beq.n	800b094 <strncmp+0x1c>
 800b090:	2a00      	cmp	r2, #0
 800b092:	d1f5      	bne.n	800b080 <strncmp+0x8>
 800b094:	1ad0      	subs	r0, r2, r3
 800b096:	bd10      	pop	{r4, pc}
 800b098:	4610      	mov	r0, r2
 800b09a:	e7fc      	b.n	800b096 <strncmp+0x1e>

0800b09c <strncpy>:
 800b09c:	b510      	push	{r4, lr}
 800b09e:	3901      	subs	r1, #1
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	b132      	cbz	r2, 800b0b2 <strncpy+0x16>
 800b0a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b0a8:	f803 4b01 	strb.w	r4, [r3], #1
 800b0ac:	3a01      	subs	r2, #1
 800b0ae:	2c00      	cmp	r4, #0
 800b0b0:	d1f7      	bne.n	800b0a2 <strncpy+0x6>
 800b0b2:	441a      	add	r2, r3
 800b0b4:	2100      	movs	r1, #0
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d100      	bne.n	800b0bc <strncpy+0x20>
 800b0ba:	bd10      	pop	{r4, pc}
 800b0bc:	f803 1b01 	strb.w	r1, [r3], #1
 800b0c0:	e7f9      	b.n	800b0b6 <strncpy+0x1a>
	...

0800b0c4 <_localeconv_r>:
 800b0c4:	4800      	ldr	r0, [pc, #0]	@ (800b0c8 <_localeconv_r+0x4>)
 800b0c6:	4770      	bx	lr
 800b0c8:	200001d4 	.word	0x200001d4

0800b0cc <_close_r>:
 800b0cc:	b538      	push	{r3, r4, r5, lr}
 800b0ce:	4d06      	ldr	r5, [pc, #24]	@ (800b0e8 <_close_r+0x1c>)
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	4604      	mov	r4, r0
 800b0d4:	4608      	mov	r0, r1
 800b0d6:	602b      	str	r3, [r5, #0]
 800b0d8:	f7f8 fd28 	bl	8003b2c <_close>
 800b0dc:	1c43      	adds	r3, r0, #1
 800b0de:	d102      	bne.n	800b0e6 <_close_r+0x1a>
 800b0e0:	682b      	ldr	r3, [r5, #0]
 800b0e2:	b103      	cbz	r3, 800b0e6 <_close_r+0x1a>
 800b0e4:	6023      	str	r3, [r4, #0]
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	200010c8 	.word	0x200010c8

0800b0ec <_lseek_r>:
 800b0ec:	b538      	push	{r3, r4, r5, lr}
 800b0ee:	4d07      	ldr	r5, [pc, #28]	@ (800b10c <_lseek_r+0x20>)
 800b0f0:	4604      	mov	r4, r0
 800b0f2:	4608      	mov	r0, r1
 800b0f4:	4611      	mov	r1, r2
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	602a      	str	r2, [r5, #0]
 800b0fa:	461a      	mov	r2, r3
 800b0fc:	f7f8 fd3d 	bl	8003b7a <_lseek>
 800b100:	1c43      	adds	r3, r0, #1
 800b102:	d102      	bne.n	800b10a <_lseek_r+0x1e>
 800b104:	682b      	ldr	r3, [r5, #0]
 800b106:	b103      	cbz	r3, 800b10a <_lseek_r+0x1e>
 800b108:	6023      	str	r3, [r4, #0]
 800b10a:	bd38      	pop	{r3, r4, r5, pc}
 800b10c:	200010c8 	.word	0x200010c8

0800b110 <_read_r>:
 800b110:	b538      	push	{r3, r4, r5, lr}
 800b112:	4d07      	ldr	r5, [pc, #28]	@ (800b130 <_read_r+0x20>)
 800b114:	4604      	mov	r4, r0
 800b116:	4608      	mov	r0, r1
 800b118:	4611      	mov	r1, r2
 800b11a:	2200      	movs	r2, #0
 800b11c:	602a      	str	r2, [r5, #0]
 800b11e:	461a      	mov	r2, r3
 800b120:	f7f8 fccb 	bl	8003aba <_read>
 800b124:	1c43      	adds	r3, r0, #1
 800b126:	d102      	bne.n	800b12e <_read_r+0x1e>
 800b128:	682b      	ldr	r3, [r5, #0]
 800b12a:	b103      	cbz	r3, 800b12e <_read_r+0x1e>
 800b12c:	6023      	str	r3, [r4, #0]
 800b12e:	bd38      	pop	{r3, r4, r5, pc}
 800b130:	200010c8 	.word	0x200010c8

0800b134 <_write_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	4d07      	ldr	r5, [pc, #28]	@ (800b154 <_write_r+0x20>)
 800b138:	4604      	mov	r4, r0
 800b13a:	4608      	mov	r0, r1
 800b13c:	4611      	mov	r1, r2
 800b13e:	2200      	movs	r2, #0
 800b140:	602a      	str	r2, [r5, #0]
 800b142:	461a      	mov	r2, r3
 800b144:	f7f8 fcd6 	bl	8003af4 <_write>
 800b148:	1c43      	adds	r3, r0, #1
 800b14a:	d102      	bne.n	800b152 <_write_r+0x1e>
 800b14c:	682b      	ldr	r3, [r5, #0]
 800b14e:	b103      	cbz	r3, 800b152 <_write_r+0x1e>
 800b150:	6023      	str	r3, [r4, #0]
 800b152:	bd38      	pop	{r3, r4, r5, pc}
 800b154:	200010c8 	.word	0x200010c8

0800b158 <__errno>:
 800b158:	4b01      	ldr	r3, [pc, #4]	@ (800b160 <__errno+0x8>)
 800b15a:	6818      	ldr	r0, [r3, #0]
 800b15c:	4770      	bx	lr
 800b15e:	bf00      	nop
 800b160:	20000250 	.word	0x20000250

0800b164 <__libc_init_array>:
 800b164:	b570      	push	{r4, r5, r6, lr}
 800b166:	4d0d      	ldr	r5, [pc, #52]	@ (800b19c <__libc_init_array+0x38>)
 800b168:	4c0d      	ldr	r4, [pc, #52]	@ (800b1a0 <__libc_init_array+0x3c>)
 800b16a:	1b64      	subs	r4, r4, r5
 800b16c:	10a4      	asrs	r4, r4, #2
 800b16e:	2600      	movs	r6, #0
 800b170:	42a6      	cmp	r6, r4
 800b172:	d109      	bne.n	800b188 <__libc_init_array+0x24>
 800b174:	4d0b      	ldr	r5, [pc, #44]	@ (800b1a4 <__libc_init_array+0x40>)
 800b176:	4c0c      	ldr	r4, [pc, #48]	@ (800b1a8 <__libc_init_array+0x44>)
 800b178:	f003 fb56 	bl	800e828 <_init>
 800b17c:	1b64      	subs	r4, r4, r5
 800b17e:	10a4      	asrs	r4, r4, #2
 800b180:	2600      	movs	r6, #0
 800b182:	42a6      	cmp	r6, r4
 800b184:	d105      	bne.n	800b192 <__libc_init_array+0x2e>
 800b186:	bd70      	pop	{r4, r5, r6, pc}
 800b188:	f855 3b04 	ldr.w	r3, [r5], #4
 800b18c:	4798      	blx	r3
 800b18e:	3601      	adds	r6, #1
 800b190:	e7ee      	b.n	800b170 <__libc_init_array+0xc>
 800b192:	f855 3b04 	ldr.w	r3, [r5], #4
 800b196:	4798      	blx	r3
 800b198:	3601      	adds	r6, #1
 800b19a:	e7f2      	b.n	800b182 <__libc_init_array+0x1e>
 800b19c:	0800ef60 	.word	0x0800ef60
 800b1a0:	0800ef60 	.word	0x0800ef60
 800b1a4:	0800ef60 	.word	0x0800ef60
 800b1a8:	0800ef64 	.word	0x0800ef64

0800b1ac <__retarget_lock_init_recursive>:
 800b1ac:	4770      	bx	lr

0800b1ae <__retarget_lock_acquire_recursive>:
 800b1ae:	4770      	bx	lr

0800b1b0 <__retarget_lock_release_recursive>:
 800b1b0:	4770      	bx	lr

0800b1b2 <strcpy>:
 800b1b2:	4603      	mov	r3, r0
 800b1b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1b8:	f803 2b01 	strb.w	r2, [r3], #1
 800b1bc:	2a00      	cmp	r2, #0
 800b1be:	d1f9      	bne.n	800b1b4 <strcpy+0x2>
 800b1c0:	4770      	bx	lr

0800b1c2 <memcpy>:
 800b1c2:	440a      	add	r2, r1
 800b1c4:	4291      	cmp	r1, r2
 800b1c6:	f100 33ff 	add.w	r3, r0, #4294967295
 800b1ca:	d100      	bne.n	800b1ce <memcpy+0xc>
 800b1cc:	4770      	bx	lr
 800b1ce:	b510      	push	{r4, lr}
 800b1d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b1d8:	4291      	cmp	r1, r2
 800b1da:	d1f9      	bne.n	800b1d0 <memcpy+0xe>
 800b1dc:	bd10      	pop	{r4, pc}
	...

0800b1e0 <nan>:
 800b1e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b1e8 <nan+0x8>
 800b1e4:	4770      	bx	lr
 800b1e6:	bf00      	nop
 800b1e8:	00000000 	.word	0x00000000
 800b1ec:	7ff80000 	.word	0x7ff80000

0800b1f0 <quorem>:
 800b1f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1f4:	6903      	ldr	r3, [r0, #16]
 800b1f6:	690c      	ldr	r4, [r1, #16]
 800b1f8:	42a3      	cmp	r3, r4
 800b1fa:	4607      	mov	r7, r0
 800b1fc:	db7e      	blt.n	800b2fc <quorem+0x10c>
 800b1fe:	3c01      	subs	r4, #1
 800b200:	f101 0814 	add.w	r8, r1, #20
 800b204:	00a3      	lsls	r3, r4, #2
 800b206:	f100 0514 	add.w	r5, r0, #20
 800b20a:	9300      	str	r3, [sp, #0]
 800b20c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b210:	9301      	str	r3, [sp, #4]
 800b212:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b216:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b21a:	3301      	adds	r3, #1
 800b21c:	429a      	cmp	r2, r3
 800b21e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b222:	fbb2 f6f3 	udiv	r6, r2, r3
 800b226:	d32e      	bcc.n	800b286 <quorem+0x96>
 800b228:	f04f 0a00 	mov.w	sl, #0
 800b22c:	46c4      	mov	ip, r8
 800b22e:	46ae      	mov	lr, r5
 800b230:	46d3      	mov	fp, sl
 800b232:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b236:	b298      	uxth	r0, r3
 800b238:	fb06 a000 	mla	r0, r6, r0, sl
 800b23c:	0c02      	lsrs	r2, r0, #16
 800b23e:	0c1b      	lsrs	r3, r3, #16
 800b240:	fb06 2303 	mla	r3, r6, r3, r2
 800b244:	f8de 2000 	ldr.w	r2, [lr]
 800b248:	b280      	uxth	r0, r0
 800b24a:	b292      	uxth	r2, r2
 800b24c:	1a12      	subs	r2, r2, r0
 800b24e:	445a      	add	r2, fp
 800b250:	f8de 0000 	ldr.w	r0, [lr]
 800b254:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b258:	b29b      	uxth	r3, r3
 800b25a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b25e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b262:	b292      	uxth	r2, r2
 800b264:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b268:	45e1      	cmp	r9, ip
 800b26a:	f84e 2b04 	str.w	r2, [lr], #4
 800b26e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b272:	d2de      	bcs.n	800b232 <quorem+0x42>
 800b274:	9b00      	ldr	r3, [sp, #0]
 800b276:	58eb      	ldr	r3, [r5, r3]
 800b278:	b92b      	cbnz	r3, 800b286 <quorem+0x96>
 800b27a:	9b01      	ldr	r3, [sp, #4]
 800b27c:	3b04      	subs	r3, #4
 800b27e:	429d      	cmp	r5, r3
 800b280:	461a      	mov	r2, r3
 800b282:	d32f      	bcc.n	800b2e4 <quorem+0xf4>
 800b284:	613c      	str	r4, [r7, #16]
 800b286:	4638      	mov	r0, r7
 800b288:	f001 fd0e 	bl	800cca8 <__mcmp>
 800b28c:	2800      	cmp	r0, #0
 800b28e:	db25      	blt.n	800b2dc <quorem+0xec>
 800b290:	4629      	mov	r1, r5
 800b292:	2000      	movs	r0, #0
 800b294:	f858 2b04 	ldr.w	r2, [r8], #4
 800b298:	f8d1 c000 	ldr.w	ip, [r1]
 800b29c:	fa1f fe82 	uxth.w	lr, r2
 800b2a0:	fa1f f38c 	uxth.w	r3, ip
 800b2a4:	eba3 030e 	sub.w	r3, r3, lr
 800b2a8:	4403      	add	r3, r0
 800b2aa:	0c12      	lsrs	r2, r2, #16
 800b2ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b2b0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b2b4:	b29b      	uxth	r3, r3
 800b2b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b2ba:	45c1      	cmp	r9, r8
 800b2bc:	f841 3b04 	str.w	r3, [r1], #4
 800b2c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b2c4:	d2e6      	bcs.n	800b294 <quorem+0xa4>
 800b2c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b2ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b2ce:	b922      	cbnz	r2, 800b2da <quorem+0xea>
 800b2d0:	3b04      	subs	r3, #4
 800b2d2:	429d      	cmp	r5, r3
 800b2d4:	461a      	mov	r2, r3
 800b2d6:	d30b      	bcc.n	800b2f0 <quorem+0x100>
 800b2d8:	613c      	str	r4, [r7, #16]
 800b2da:	3601      	adds	r6, #1
 800b2dc:	4630      	mov	r0, r6
 800b2de:	b003      	add	sp, #12
 800b2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2e4:	6812      	ldr	r2, [r2, #0]
 800b2e6:	3b04      	subs	r3, #4
 800b2e8:	2a00      	cmp	r2, #0
 800b2ea:	d1cb      	bne.n	800b284 <quorem+0x94>
 800b2ec:	3c01      	subs	r4, #1
 800b2ee:	e7c6      	b.n	800b27e <quorem+0x8e>
 800b2f0:	6812      	ldr	r2, [r2, #0]
 800b2f2:	3b04      	subs	r3, #4
 800b2f4:	2a00      	cmp	r2, #0
 800b2f6:	d1ef      	bne.n	800b2d8 <quorem+0xe8>
 800b2f8:	3c01      	subs	r4, #1
 800b2fa:	e7ea      	b.n	800b2d2 <quorem+0xe2>
 800b2fc:	2000      	movs	r0, #0
 800b2fe:	e7ee      	b.n	800b2de <quorem+0xee>

0800b300 <_dtoa_r>:
 800b300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b304:	69c7      	ldr	r7, [r0, #28]
 800b306:	b099      	sub	sp, #100	@ 0x64
 800b308:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b30c:	ec55 4b10 	vmov	r4, r5, d0
 800b310:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b312:	9109      	str	r1, [sp, #36]	@ 0x24
 800b314:	4683      	mov	fp, r0
 800b316:	920e      	str	r2, [sp, #56]	@ 0x38
 800b318:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b31a:	b97f      	cbnz	r7, 800b33c <_dtoa_r+0x3c>
 800b31c:	2010      	movs	r0, #16
 800b31e:	f001 f937 	bl	800c590 <malloc>
 800b322:	4602      	mov	r2, r0
 800b324:	f8cb 001c 	str.w	r0, [fp, #28]
 800b328:	b920      	cbnz	r0, 800b334 <_dtoa_r+0x34>
 800b32a:	4ba7      	ldr	r3, [pc, #668]	@ (800b5c8 <_dtoa_r+0x2c8>)
 800b32c:	21ef      	movs	r1, #239	@ 0xef
 800b32e:	48a7      	ldr	r0, [pc, #668]	@ (800b5cc <_dtoa_r+0x2cc>)
 800b330:	f002 f8e2 	bl	800d4f8 <__assert_func>
 800b334:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b338:	6007      	str	r7, [r0, #0]
 800b33a:	60c7      	str	r7, [r0, #12]
 800b33c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b340:	6819      	ldr	r1, [r3, #0]
 800b342:	b159      	cbz	r1, 800b35c <_dtoa_r+0x5c>
 800b344:	685a      	ldr	r2, [r3, #4]
 800b346:	604a      	str	r2, [r1, #4]
 800b348:	2301      	movs	r3, #1
 800b34a:	4093      	lsls	r3, r2
 800b34c:	608b      	str	r3, [r1, #8]
 800b34e:	4658      	mov	r0, fp
 800b350:	f001 fa26 	bl	800c7a0 <_Bfree>
 800b354:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b358:	2200      	movs	r2, #0
 800b35a:	601a      	str	r2, [r3, #0]
 800b35c:	1e2b      	subs	r3, r5, #0
 800b35e:	bfb9      	ittee	lt
 800b360:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b364:	9303      	strlt	r3, [sp, #12]
 800b366:	2300      	movge	r3, #0
 800b368:	6033      	strge	r3, [r6, #0]
 800b36a:	9f03      	ldr	r7, [sp, #12]
 800b36c:	4b98      	ldr	r3, [pc, #608]	@ (800b5d0 <_dtoa_r+0x2d0>)
 800b36e:	bfbc      	itt	lt
 800b370:	2201      	movlt	r2, #1
 800b372:	6032      	strlt	r2, [r6, #0]
 800b374:	43bb      	bics	r3, r7
 800b376:	d112      	bne.n	800b39e <_dtoa_r+0x9e>
 800b378:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b37a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b37e:	6013      	str	r3, [r2, #0]
 800b380:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b384:	4323      	orrs	r3, r4
 800b386:	f000 854d 	beq.w	800be24 <_dtoa_r+0xb24>
 800b38a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b38c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b5e4 <_dtoa_r+0x2e4>
 800b390:	2b00      	cmp	r3, #0
 800b392:	f000 854f 	beq.w	800be34 <_dtoa_r+0xb34>
 800b396:	f10a 0303 	add.w	r3, sl, #3
 800b39a:	f000 bd49 	b.w	800be30 <_dtoa_r+0xb30>
 800b39e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	ec51 0b17 	vmov	r0, r1, d7
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b3ae:	f7f5 fbab 	bl	8000b08 <__aeabi_dcmpeq>
 800b3b2:	4680      	mov	r8, r0
 800b3b4:	b158      	cbz	r0, 800b3ce <_dtoa_r+0xce>
 800b3b6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	6013      	str	r3, [r2, #0]
 800b3bc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3be:	b113      	cbz	r3, 800b3c6 <_dtoa_r+0xc6>
 800b3c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b3c2:	4b84      	ldr	r3, [pc, #528]	@ (800b5d4 <_dtoa_r+0x2d4>)
 800b3c4:	6013      	str	r3, [r2, #0]
 800b3c6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b5e8 <_dtoa_r+0x2e8>
 800b3ca:	f000 bd33 	b.w	800be34 <_dtoa_r+0xb34>
 800b3ce:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b3d2:	aa16      	add	r2, sp, #88	@ 0x58
 800b3d4:	a917      	add	r1, sp, #92	@ 0x5c
 800b3d6:	4658      	mov	r0, fp
 800b3d8:	f001 fd86 	bl	800cee8 <__d2b>
 800b3dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b3e0:	4681      	mov	r9, r0
 800b3e2:	2e00      	cmp	r6, #0
 800b3e4:	d077      	beq.n	800b4d6 <_dtoa_r+0x1d6>
 800b3e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b3e8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b3ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b3f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b3f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b3f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b3fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b400:	4619      	mov	r1, r3
 800b402:	2200      	movs	r2, #0
 800b404:	4b74      	ldr	r3, [pc, #464]	@ (800b5d8 <_dtoa_r+0x2d8>)
 800b406:	f7f4 ff5f 	bl	80002c8 <__aeabi_dsub>
 800b40a:	a369      	add	r3, pc, #420	@ (adr r3, 800b5b0 <_dtoa_r+0x2b0>)
 800b40c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b410:	f7f5 f912 	bl	8000638 <__aeabi_dmul>
 800b414:	a368      	add	r3, pc, #416	@ (adr r3, 800b5b8 <_dtoa_r+0x2b8>)
 800b416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b41a:	f7f4 ff57 	bl	80002cc <__adddf3>
 800b41e:	4604      	mov	r4, r0
 800b420:	4630      	mov	r0, r6
 800b422:	460d      	mov	r5, r1
 800b424:	f7f5 f89e 	bl	8000564 <__aeabi_i2d>
 800b428:	a365      	add	r3, pc, #404	@ (adr r3, 800b5c0 <_dtoa_r+0x2c0>)
 800b42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b42e:	f7f5 f903 	bl	8000638 <__aeabi_dmul>
 800b432:	4602      	mov	r2, r0
 800b434:	460b      	mov	r3, r1
 800b436:	4620      	mov	r0, r4
 800b438:	4629      	mov	r1, r5
 800b43a:	f7f4 ff47 	bl	80002cc <__adddf3>
 800b43e:	4604      	mov	r4, r0
 800b440:	460d      	mov	r5, r1
 800b442:	f7f5 fba9 	bl	8000b98 <__aeabi_d2iz>
 800b446:	2200      	movs	r2, #0
 800b448:	4607      	mov	r7, r0
 800b44a:	2300      	movs	r3, #0
 800b44c:	4620      	mov	r0, r4
 800b44e:	4629      	mov	r1, r5
 800b450:	f7f5 fb64 	bl	8000b1c <__aeabi_dcmplt>
 800b454:	b140      	cbz	r0, 800b468 <_dtoa_r+0x168>
 800b456:	4638      	mov	r0, r7
 800b458:	f7f5 f884 	bl	8000564 <__aeabi_i2d>
 800b45c:	4622      	mov	r2, r4
 800b45e:	462b      	mov	r3, r5
 800b460:	f7f5 fb52 	bl	8000b08 <__aeabi_dcmpeq>
 800b464:	b900      	cbnz	r0, 800b468 <_dtoa_r+0x168>
 800b466:	3f01      	subs	r7, #1
 800b468:	2f16      	cmp	r7, #22
 800b46a:	d851      	bhi.n	800b510 <_dtoa_r+0x210>
 800b46c:	4b5b      	ldr	r3, [pc, #364]	@ (800b5dc <_dtoa_r+0x2dc>)
 800b46e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b476:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b47a:	f7f5 fb4f 	bl	8000b1c <__aeabi_dcmplt>
 800b47e:	2800      	cmp	r0, #0
 800b480:	d048      	beq.n	800b514 <_dtoa_r+0x214>
 800b482:	3f01      	subs	r7, #1
 800b484:	2300      	movs	r3, #0
 800b486:	9312      	str	r3, [sp, #72]	@ 0x48
 800b488:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b48a:	1b9b      	subs	r3, r3, r6
 800b48c:	1e5a      	subs	r2, r3, #1
 800b48e:	bf44      	itt	mi
 800b490:	f1c3 0801 	rsbmi	r8, r3, #1
 800b494:	2300      	movmi	r3, #0
 800b496:	9208      	str	r2, [sp, #32]
 800b498:	bf54      	ite	pl
 800b49a:	f04f 0800 	movpl.w	r8, #0
 800b49e:	9308      	strmi	r3, [sp, #32]
 800b4a0:	2f00      	cmp	r7, #0
 800b4a2:	db39      	blt.n	800b518 <_dtoa_r+0x218>
 800b4a4:	9b08      	ldr	r3, [sp, #32]
 800b4a6:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b4a8:	443b      	add	r3, r7
 800b4aa:	9308      	str	r3, [sp, #32]
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4b2:	2b09      	cmp	r3, #9
 800b4b4:	d864      	bhi.n	800b580 <_dtoa_r+0x280>
 800b4b6:	2b05      	cmp	r3, #5
 800b4b8:	bfc4      	itt	gt
 800b4ba:	3b04      	subgt	r3, #4
 800b4bc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b4be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4c0:	f1a3 0302 	sub.w	r3, r3, #2
 800b4c4:	bfcc      	ite	gt
 800b4c6:	2400      	movgt	r4, #0
 800b4c8:	2401      	movle	r4, #1
 800b4ca:	2b03      	cmp	r3, #3
 800b4cc:	d863      	bhi.n	800b596 <_dtoa_r+0x296>
 800b4ce:	e8df f003 	tbb	[pc, r3]
 800b4d2:	372a      	.short	0x372a
 800b4d4:	5535      	.short	0x5535
 800b4d6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b4da:	441e      	add	r6, r3
 800b4dc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b4e0:	2b20      	cmp	r3, #32
 800b4e2:	bfc1      	itttt	gt
 800b4e4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b4e8:	409f      	lslgt	r7, r3
 800b4ea:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b4ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b4f2:	bfd6      	itet	le
 800b4f4:	f1c3 0320 	rsble	r3, r3, #32
 800b4f8:	ea47 0003 	orrgt.w	r0, r7, r3
 800b4fc:	fa04 f003 	lslle.w	r0, r4, r3
 800b500:	f7f5 f820 	bl	8000544 <__aeabi_ui2d>
 800b504:	2201      	movs	r2, #1
 800b506:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b50a:	3e01      	subs	r6, #1
 800b50c:	9214      	str	r2, [sp, #80]	@ 0x50
 800b50e:	e777      	b.n	800b400 <_dtoa_r+0x100>
 800b510:	2301      	movs	r3, #1
 800b512:	e7b8      	b.n	800b486 <_dtoa_r+0x186>
 800b514:	9012      	str	r0, [sp, #72]	@ 0x48
 800b516:	e7b7      	b.n	800b488 <_dtoa_r+0x188>
 800b518:	427b      	negs	r3, r7
 800b51a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b51c:	2300      	movs	r3, #0
 800b51e:	eba8 0807 	sub.w	r8, r8, r7
 800b522:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b524:	e7c4      	b.n	800b4b0 <_dtoa_r+0x1b0>
 800b526:	2300      	movs	r3, #0
 800b528:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b52a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	dc35      	bgt.n	800b59c <_dtoa_r+0x29c>
 800b530:	2301      	movs	r3, #1
 800b532:	9300      	str	r3, [sp, #0]
 800b534:	9307      	str	r3, [sp, #28]
 800b536:	461a      	mov	r2, r3
 800b538:	920e      	str	r2, [sp, #56]	@ 0x38
 800b53a:	e00b      	b.n	800b554 <_dtoa_r+0x254>
 800b53c:	2301      	movs	r3, #1
 800b53e:	e7f3      	b.n	800b528 <_dtoa_r+0x228>
 800b540:	2300      	movs	r3, #0
 800b542:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b544:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b546:	18fb      	adds	r3, r7, r3
 800b548:	9300      	str	r3, [sp, #0]
 800b54a:	3301      	adds	r3, #1
 800b54c:	2b01      	cmp	r3, #1
 800b54e:	9307      	str	r3, [sp, #28]
 800b550:	bfb8      	it	lt
 800b552:	2301      	movlt	r3, #1
 800b554:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b558:	2100      	movs	r1, #0
 800b55a:	2204      	movs	r2, #4
 800b55c:	f102 0514 	add.w	r5, r2, #20
 800b560:	429d      	cmp	r5, r3
 800b562:	d91f      	bls.n	800b5a4 <_dtoa_r+0x2a4>
 800b564:	6041      	str	r1, [r0, #4]
 800b566:	4658      	mov	r0, fp
 800b568:	f001 f8da 	bl	800c720 <_Balloc>
 800b56c:	4682      	mov	sl, r0
 800b56e:	2800      	cmp	r0, #0
 800b570:	d13c      	bne.n	800b5ec <_dtoa_r+0x2ec>
 800b572:	4b1b      	ldr	r3, [pc, #108]	@ (800b5e0 <_dtoa_r+0x2e0>)
 800b574:	4602      	mov	r2, r0
 800b576:	f240 11af 	movw	r1, #431	@ 0x1af
 800b57a:	e6d8      	b.n	800b32e <_dtoa_r+0x2e>
 800b57c:	2301      	movs	r3, #1
 800b57e:	e7e0      	b.n	800b542 <_dtoa_r+0x242>
 800b580:	2401      	movs	r4, #1
 800b582:	2300      	movs	r3, #0
 800b584:	9309      	str	r3, [sp, #36]	@ 0x24
 800b586:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b588:	f04f 33ff 	mov.w	r3, #4294967295
 800b58c:	9300      	str	r3, [sp, #0]
 800b58e:	9307      	str	r3, [sp, #28]
 800b590:	2200      	movs	r2, #0
 800b592:	2312      	movs	r3, #18
 800b594:	e7d0      	b.n	800b538 <_dtoa_r+0x238>
 800b596:	2301      	movs	r3, #1
 800b598:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b59a:	e7f5      	b.n	800b588 <_dtoa_r+0x288>
 800b59c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b59e:	9300      	str	r3, [sp, #0]
 800b5a0:	9307      	str	r3, [sp, #28]
 800b5a2:	e7d7      	b.n	800b554 <_dtoa_r+0x254>
 800b5a4:	3101      	adds	r1, #1
 800b5a6:	0052      	lsls	r2, r2, #1
 800b5a8:	e7d8      	b.n	800b55c <_dtoa_r+0x25c>
 800b5aa:	bf00      	nop
 800b5ac:	f3af 8000 	nop.w
 800b5b0:	636f4361 	.word	0x636f4361
 800b5b4:	3fd287a7 	.word	0x3fd287a7
 800b5b8:	8b60c8b3 	.word	0x8b60c8b3
 800b5bc:	3fc68a28 	.word	0x3fc68a28
 800b5c0:	509f79fb 	.word	0x509f79fb
 800b5c4:	3fd34413 	.word	0x3fd34413
 800b5c8:	0800ec4a 	.word	0x0800ec4a
 800b5cc:	0800ec61 	.word	0x0800ec61
 800b5d0:	7ff00000 	.word	0x7ff00000
 800b5d4:	0800ec12 	.word	0x0800ec12
 800b5d8:	3ff80000 	.word	0x3ff80000
 800b5dc:	0800edb8 	.word	0x0800edb8
 800b5e0:	0800ecb9 	.word	0x0800ecb9
 800b5e4:	0800ec46 	.word	0x0800ec46
 800b5e8:	0800ec11 	.word	0x0800ec11
 800b5ec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b5f0:	6018      	str	r0, [r3, #0]
 800b5f2:	9b07      	ldr	r3, [sp, #28]
 800b5f4:	2b0e      	cmp	r3, #14
 800b5f6:	f200 80a4 	bhi.w	800b742 <_dtoa_r+0x442>
 800b5fa:	2c00      	cmp	r4, #0
 800b5fc:	f000 80a1 	beq.w	800b742 <_dtoa_r+0x442>
 800b600:	2f00      	cmp	r7, #0
 800b602:	dd33      	ble.n	800b66c <_dtoa_r+0x36c>
 800b604:	4bad      	ldr	r3, [pc, #692]	@ (800b8bc <_dtoa_r+0x5bc>)
 800b606:	f007 020f 	and.w	r2, r7, #15
 800b60a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b60e:	ed93 7b00 	vldr	d7, [r3]
 800b612:	05f8      	lsls	r0, r7, #23
 800b614:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b618:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b61c:	d516      	bpl.n	800b64c <_dtoa_r+0x34c>
 800b61e:	4ba8      	ldr	r3, [pc, #672]	@ (800b8c0 <_dtoa_r+0x5c0>)
 800b620:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b624:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b628:	f7f5 f930 	bl	800088c <__aeabi_ddiv>
 800b62c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b630:	f004 040f 	and.w	r4, r4, #15
 800b634:	2603      	movs	r6, #3
 800b636:	4da2      	ldr	r5, [pc, #648]	@ (800b8c0 <_dtoa_r+0x5c0>)
 800b638:	b954      	cbnz	r4, 800b650 <_dtoa_r+0x350>
 800b63a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b63e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b642:	f7f5 f923 	bl	800088c <__aeabi_ddiv>
 800b646:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b64a:	e028      	b.n	800b69e <_dtoa_r+0x39e>
 800b64c:	2602      	movs	r6, #2
 800b64e:	e7f2      	b.n	800b636 <_dtoa_r+0x336>
 800b650:	07e1      	lsls	r1, r4, #31
 800b652:	d508      	bpl.n	800b666 <_dtoa_r+0x366>
 800b654:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b658:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b65c:	f7f4 ffec 	bl	8000638 <__aeabi_dmul>
 800b660:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b664:	3601      	adds	r6, #1
 800b666:	1064      	asrs	r4, r4, #1
 800b668:	3508      	adds	r5, #8
 800b66a:	e7e5      	b.n	800b638 <_dtoa_r+0x338>
 800b66c:	f000 80d2 	beq.w	800b814 <_dtoa_r+0x514>
 800b670:	427c      	negs	r4, r7
 800b672:	4b92      	ldr	r3, [pc, #584]	@ (800b8bc <_dtoa_r+0x5bc>)
 800b674:	4d92      	ldr	r5, [pc, #584]	@ (800b8c0 <_dtoa_r+0x5c0>)
 800b676:	f004 020f 	and.w	r2, r4, #15
 800b67a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b682:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b686:	f7f4 ffd7 	bl	8000638 <__aeabi_dmul>
 800b68a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b68e:	1124      	asrs	r4, r4, #4
 800b690:	2300      	movs	r3, #0
 800b692:	2602      	movs	r6, #2
 800b694:	2c00      	cmp	r4, #0
 800b696:	f040 80b2 	bne.w	800b7fe <_dtoa_r+0x4fe>
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d1d3      	bne.n	800b646 <_dtoa_r+0x346>
 800b69e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b6a0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	f000 80b7 	beq.w	800b818 <_dtoa_r+0x518>
 800b6aa:	4b86      	ldr	r3, [pc, #536]	@ (800b8c4 <_dtoa_r+0x5c4>)
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	4620      	mov	r0, r4
 800b6b0:	4629      	mov	r1, r5
 800b6b2:	f7f5 fa33 	bl	8000b1c <__aeabi_dcmplt>
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	f000 80ae 	beq.w	800b818 <_dtoa_r+0x518>
 800b6bc:	9b07      	ldr	r3, [sp, #28]
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	f000 80aa 	beq.w	800b818 <_dtoa_r+0x518>
 800b6c4:	9b00      	ldr	r3, [sp, #0]
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	dd37      	ble.n	800b73a <_dtoa_r+0x43a>
 800b6ca:	1e7b      	subs	r3, r7, #1
 800b6cc:	9304      	str	r3, [sp, #16]
 800b6ce:	4620      	mov	r0, r4
 800b6d0:	4b7d      	ldr	r3, [pc, #500]	@ (800b8c8 <_dtoa_r+0x5c8>)
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	4629      	mov	r1, r5
 800b6d6:	f7f4 ffaf 	bl	8000638 <__aeabi_dmul>
 800b6da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6de:	9c00      	ldr	r4, [sp, #0]
 800b6e0:	3601      	adds	r6, #1
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	f7f4 ff3e 	bl	8000564 <__aeabi_i2d>
 800b6e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b6ec:	f7f4 ffa4 	bl	8000638 <__aeabi_dmul>
 800b6f0:	4b76      	ldr	r3, [pc, #472]	@ (800b8cc <_dtoa_r+0x5cc>)
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	f7f4 fdea 	bl	80002cc <__adddf3>
 800b6f8:	4605      	mov	r5, r0
 800b6fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b6fe:	2c00      	cmp	r4, #0
 800b700:	f040 808d 	bne.w	800b81e <_dtoa_r+0x51e>
 800b704:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b708:	4b71      	ldr	r3, [pc, #452]	@ (800b8d0 <_dtoa_r+0x5d0>)
 800b70a:	2200      	movs	r2, #0
 800b70c:	f7f4 fddc 	bl	80002c8 <__aeabi_dsub>
 800b710:	4602      	mov	r2, r0
 800b712:	460b      	mov	r3, r1
 800b714:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b718:	462a      	mov	r2, r5
 800b71a:	4633      	mov	r3, r6
 800b71c:	f7f5 fa1c 	bl	8000b58 <__aeabi_dcmpgt>
 800b720:	2800      	cmp	r0, #0
 800b722:	f040 828b 	bne.w	800bc3c <_dtoa_r+0x93c>
 800b726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b72a:	462a      	mov	r2, r5
 800b72c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b730:	f7f5 f9f4 	bl	8000b1c <__aeabi_dcmplt>
 800b734:	2800      	cmp	r0, #0
 800b736:	f040 8128 	bne.w	800b98a <_dtoa_r+0x68a>
 800b73a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b73e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b742:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b744:	2b00      	cmp	r3, #0
 800b746:	f2c0 815a 	blt.w	800b9fe <_dtoa_r+0x6fe>
 800b74a:	2f0e      	cmp	r7, #14
 800b74c:	f300 8157 	bgt.w	800b9fe <_dtoa_r+0x6fe>
 800b750:	4b5a      	ldr	r3, [pc, #360]	@ (800b8bc <_dtoa_r+0x5bc>)
 800b752:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b756:	ed93 7b00 	vldr	d7, [r3]
 800b75a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	ed8d 7b00 	vstr	d7, [sp]
 800b762:	da03      	bge.n	800b76c <_dtoa_r+0x46c>
 800b764:	9b07      	ldr	r3, [sp, #28]
 800b766:	2b00      	cmp	r3, #0
 800b768:	f340 8101 	ble.w	800b96e <_dtoa_r+0x66e>
 800b76c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b770:	4656      	mov	r6, sl
 800b772:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b776:	4620      	mov	r0, r4
 800b778:	4629      	mov	r1, r5
 800b77a:	f7f5 f887 	bl	800088c <__aeabi_ddiv>
 800b77e:	f7f5 fa0b 	bl	8000b98 <__aeabi_d2iz>
 800b782:	4680      	mov	r8, r0
 800b784:	f7f4 feee 	bl	8000564 <__aeabi_i2d>
 800b788:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b78c:	f7f4 ff54 	bl	8000638 <__aeabi_dmul>
 800b790:	4602      	mov	r2, r0
 800b792:	460b      	mov	r3, r1
 800b794:	4620      	mov	r0, r4
 800b796:	4629      	mov	r1, r5
 800b798:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b79c:	f7f4 fd94 	bl	80002c8 <__aeabi_dsub>
 800b7a0:	f806 4b01 	strb.w	r4, [r6], #1
 800b7a4:	9d07      	ldr	r5, [sp, #28]
 800b7a6:	eba6 040a 	sub.w	r4, r6, sl
 800b7aa:	42a5      	cmp	r5, r4
 800b7ac:	4602      	mov	r2, r0
 800b7ae:	460b      	mov	r3, r1
 800b7b0:	f040 8117 	bne.w	800b9e2 <_dtoa_r+0x6e2>
 800b7b4:	f7f4 fd8a 	bl	80002cc <__adddf3>
 800b7b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7bc:	4604      	mov	r4, r0
 800b7be:	460d      	mov	r5, r1
 800b7c0:	f7f5 f9ca 	bl	8000b58 <__aeabi_dcmpgt>
 800b7c4:	2800      	cmp	r0, #0
 800b7c6:	f040 80f9 	bne.w	800b9bc <_dtoa_r+0x6bc>
 800b7ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	4629      	mov	r1, r5
 800b7d2:	f7f5 f999 	bl	8000b08 <__aeabi_dcmpeq>
 800b7d6:	b118      	cbz	r0, 800b7e0 <_dtoa_r+0x4e0>
 800b7d8:	f018 0f01 	tst.w	r8, #1
 800b7dc:	f040 80ee 	bne.w	800b9bc <_dtoa_r+0x6bc>
 800b7e0:	4649      	mov	r1, r9
 800b7e2:	4658      	mov	r0, fp
 800b7e4:	f000 ffdc 	bl	800c7a0 <_Bfree>
 800b7e8:	2300      	movs	r3, #0
 800b7ea:	7033      	strb	r3, [r6, #0]
 800b7ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b7ee:	3701      	adds	r7, #1
 800b7f0:	601f      	str	r7, [r3, #0]
 800b7f2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	f000 831d 	beq.w	800be34 <_dtoa_r+0xb34>
 800b7fa:	601e      	str	r6, [r3, #0]
 800b7fc:	e31a      	b.n	800be34 <_dtoa_r+0xb34>
 800b7fe:	07e2      	lsls	r2, r4, #31
 800b800:	d505      	bpl.n	800b80e <_dtoa_r+0x50e>
 800b802:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b806:	f7f4 ff17 	bl	8000638 <__aeabi_dmul>
 800b80a:	3601      	adds	r6, #1
 800b80c:	2301      	movs	r3, #1
 800b80e:	1064      	asrs	r4, r4, #1
 800b810:	3508      	adds	r5, #8
 800b812:	e73f      	b.n	800b694 <_dtoa_r+0x394>
 800b814:	2602      	movs	r6, #2
 800b816:	e742      	b.n	800b69e <_dtoa_r+0x39e>
 800b818:	9c07      	ldr	r4, [sp, #28]
 800b81a:	9704      	str	r7, [sp, #16]
 800b81c:	e761      	b.n	800b6e2 <_dtoa_r+0x3e2>
 800b81e:	4b27      	ldr	r3, [pc, #156]	@ (800b8bc <_dtoa_r+0x5bc>)
 800b820:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b822:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b826:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b82a:	4454      	add	r4, sl
 800b82c:	2900      	cmp	r1, #0
 800b82e:	d053      	beq.n	800b8d8 <_dtoa_r+0x5d8>
 800b830:	4928      	ldr	r1, [pc, #160]	@ (800b8d4 <_dtoa_r+0x5d4>)
 800b832:	2000      	movs	r0, #0
 800b834:	f7f5 f82a 	bl	800088c <__aeabi_ddiv>
 800b838:	4633      	mov	r3, r6
 800b83a:	462a      	mov	r2, r5
 800b83c:	f7f4 fd44 	bl	80002c8 <__aeabi_dsub>
 800b840:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b844:	4656      	mov	r6, sl
 800b846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b84a:	f7f5 f9a5 	bl	8000b98 <__aeabi_d2iz>
 800b84e:	4605      	mov	r5, r0
 800b850:	f7f4 fe88 	bl	8000564 <__aeabi_i2d>
 800b854:	4602      	mov	r2, r0
 800b856:	460b      	mov	r3, r1
 800b858:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b85c:	f7f4 fd34 	bl	80002c8 <__aeabi_dsub>
 800b860:	3530      	adds	r5, #48	@ 0x30
 800b862:	4602      	mov	r2, r0
 800b864:	460b      	mov	r3, r1
 800b866:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b86a:	f806 5b01 	strb.w	r5, [r6], #1
 800b86e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b872:	f7f5 f953 	bl	8000b1c <__aeabi_dcmplt>
 800b876:	2800      	cmp	r0, #0
 800b878:	d171      	bne.n	800b95e <_dtoa_r+0x65e>
 800b87a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b87e:	4911      	ldr	r1, [pc, #68]	@ (800b8c4 <_dtoa_r+0x5c4>)
 800b880:	2000      	movs	r0, #0
 800b882:	f7f4 fd21 	bl	80002c8 <__aeabi_dsub>
 800b886:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b88a:	f7f5 f947 	bl	8000b1c <__aeabi_dcmplt>
 800b88e:	2800      	cmp	r0, #0
 800b890:	f040 8095 	bne.w	800b9be <_dtoa_r+0x6be>
 800b894:	42a6      	cmp	r6, r4
 800b896:	f43f af50 	beq.w	800b73a <_dtoa_r+0x43a>
 800b89a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b89e:	4b0a      	ldr	r3, [pc, #40]	@ (800b8c8 <_dtoa_r+0x5c8>)
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f7f4 fec9 	bl	8000638 <__aeabi_dmul>
 800b8a6:	4b08      	ldr	r3, [pc, #32]	@ (800b8c8 <_dtoa_r+0x5c8>)
 800b8a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b8ac:	2200      	movs	r2, #0
 800b8ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8b2:	f7f4 fec1 	bl	8000638 <__aeabi_dmul>
 800b8b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8ba:	e7c4      	b.n	800b846 <_dtoa_r+0x546>
 800b8bc:	0800edb8 	.word	0x0800edb8
 800b8c0:	0800ed90 	.word	0x0800ed90
 800b8c4:	3ff00000 	.word	0x3ff00000
 800b8c8:	40240000 	.word	0x40240000
 800b8cc:	401c0000 	.word	0x401c0000
 800b8d0:	40140000 	.word	0x40140000
 800b8d4:	3fe00000 	.word	0x3fe00000
 800b8d8:	4631      	mov	r1, r6
 800b8da:	4628      	mov	r0, r5
 800b8dc:	f7f4 feac 	bl	8000638 <__aeabi_dmul>
 800b8e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b8e4:	9415      	str	r4, [sp, #84]	@ 0x54
 800b8e6:	4656      	mov	r6, sl
 800b8e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8ec:	f7f5 f954 	bl	8000b98 <__aeabi_d2iz>
 800b8f0:	4605      	mov	r5, r0
 800b8f2:	f7f4 fe37 	bl	8000564 <__aeabi_i2d>
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8fe:	f7f4 fce3 	bl	80002c8 <__aeabi_dsub>
 800b902:	3530      	adds	r5, #48	@ 0x30
 800b904:	f806 5b01 	strb.w	r5, [r6], #1
 800b908:	4602      	mov	r2, r0
 800b90a:	460b      	mov	r3, r1
 800b90c:	42a6      	cmp	r6, r4
 800b90e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b912:	f04f 0200 	mov.w	r2, #0
 800b916:	d124      	bne.n	800b962 <_dtoa_r+0x662>
 800b918:	4bac      	ldr	r3, [pc, #688]	@ (800bbcc <_dtoa_r+0x8cc>)
 800b91a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b91e:	f7f4 fcd5 	bl	80002cc <__adddf3>
 800b922:	4602      	mov	r2, r0
 800b924:	460b      	mov	r3, r1
 800b926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b92a:	f7f5 f915 	bl	8000b58 <__aeabi_dcmpgt>
 800b92e:	2800      	cmp	r0, #0
 800b930:	d145      	bne.n	800b9be <_dtoa_r+0x6be>
 800b932:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b936:	49a5      	ldr	r1, [pc, #660]	@ (800bbcc <_dtoa_r+0x8cc>)
 800b938:	2000      	movs	r0, #0
 800b93a:	f7f4 fcc5 	bl	80002c8 <__aeabi_dsub>
 800b93e:	4602      	mov	r2, r0
 800b940:	460b      	mov	r3, r1
 800b942:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b946:	f7f5 f8e9 	bl	8000b1c <__aeabi_dcmplt>
 800b94a:	2800      	cmp	r0, #0
 800b94c:	f43f aef5 	beq.w	800b73a <_dtoa_r+0x43a>
 800b950:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b952:	1e73      	subs	r3, r6, #1
 800b954:	9315      	str	r3, [sp, #84]	@ 0x54
 800b956:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b95a:	2b30      	cmp	r3, #48	@ 0x30
 800b95c:	d0f8      	beq.n	800b950 <_dtoa_r+0x650>
 800b95e:	9f04      	ldr	r7, [sp, #16]
 800b960:	e73e      	b.n	800b7e0 <_dtoa_r+0x4e0>
 800b962:	4b9b      	ldr	r3, [pc, #620]	@ (800bbd0 <_dtoa_r+0x8d0>)
 800b964:	f7f4 fe68 	bl	8000638 <__aeabi_dmul>
 800b968:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b96c:	e7bc      	b.n	800b8e8 <_dtoa_r+0x5e8>
 800b96e:	d10c      	bne.n	800b98a <_dtoa_r+0x68a>
 800b970:	4b98      	ldr	r3, [pc, #608]	@ (800bbd4 <_dtoa_r+0x8d4>)
 800b972:	2200      	movs	r2, #0
 800b974:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b978:	f7f4 fe5e 	bl	8000638 <__aeabi_dmul>
 800b97c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b980:	f7f5 f8e0 	bl	8000b44 <__aeabi_dcmpge>
 800b984:	2800      	cmp	r0, #0
 800b986:	f000 8157 	beq.w	800bc38 <_dtoa_r+0x938>
 800b98a:	2400      	movs	r4, #0
 800b98c:	4625      	mov	r5, r4
 800b98e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b990:	43db      	mvns	r3, r3
 800b992:	9304      	str	r3, [sp, #16]
 800b994:	4656      	mov	r6, sl
 800b996:	2700      	movs	r7, #0
 800b998:	4621      	mov	r1, r4
 800b99a:	4658      	mov	r0, fp
 800b99c:	f000 ff00 	bl	800c7a0 <_Bfree>
 800b9a0:	2d00      	cmp	r5, #0
 800b9a2:	d0dc      	beq.n	800b95e <_dtoa_r+0x65e>
 800b9a4:	b12f      	cbz	r7, 800b9b2 <_dtoa_r+0x6b2>
 800b9a6:	42af      	cmp	r7, r5
 800b9a8:	d003      	beq.n	800b9b2 <_dtoa_r+0x6b2>
 800b9aa:	4639      	mov	r1, r7
 800b9ac:	4658      	mov	r0, fp
 800b9ae:	f000 fef7 	bl	800c7a0 <_Bfree>
 800b9b2:	4629      	mov	r1, r5
 800b9b4:	4658      	mov	r0, fp
 800b9b6:	f000 fef3 	bl	800c7a0 <_Bfree>
 800b9ba:	e7d0      	b.n	800b95e <_dtoa_r+0x65e>
 800b9bc:	9704      	str	r7, [sp, #16]
 800b9be:	4633      	mov	r3, r6
 800b9c0:	461e      	mov	r6, r3
 800b9c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9c6:	2a39      	cmp	r2, #57	@ 0x39
 800b9c8:	d107      	bne.n	800b9da <_dtoa_r+0x6da>
 800b9ca:	459a      	cmp	sl, r3
 800b9cc:	d1f8      	bne.n	800b9c0 <_dtoa_r+0x6c0>
 800b9ce:	9a04      	ldr	r2, [sp, #16]
 800b9d0:	3201      	adds	r2, #1
 800b9d2:	9204      	str	r2, [sp, #16]
 800b9d4:	2230      	movs	r2, #48	@ 0x30
 800b9d6:	f88a 2000 	strb.w	r2, [sl]
 800b9da:	781a      	ldrb	r2, [r3, #0]
 800b9dc:	3201      	adds	r2, #1
 800b9de:	701a      	strb	r2, [r3, #0]
 800b9e0:	e7bd      	b.n	800b95e <_dtoa_r+0x65e>
 800b9e2:	4b7b      	ldr	r3, [pc, #492]	@ (800bbd0 <_dtoa_r+0x8d0>)
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	f7f4 fe27 	bl	8000638 <__aeabi_dmul>
 800b9ea:	2200      	movs	r2, #0
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	4604      	mov	r4, r0
 800b9f0:	460d      	mov	r5, r1
 800b9f2:	f7f5 f889 	bl	8000b08 <__aeabi_dcmpeq>
 800b9f6:	2800      	cmp	r0, #0
 800b9f8:	f43f aebb 	beq.w	800b772 <_dtoa_r+0x472>
 800b9fc:	e6f0      	b.n	800b7e0 <_dtoa_r+0x4e0>
 800b9fe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ba00:	2a00      	cmp	r2, #0
 800ba02:	f000 80db 	beq.w	800bbbc <_dtoa_r+0x8bc>
 800ba06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba08:	2a01      	cmp	r2, #1
 800ba0a:	f300 80bf 	bgt.w	800bb8c <_dtoa_r+0x88c>
 800ba0e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ba10:	2a00      	cmp	r2, #0
 800ba12:	f000 80b7 	beq.w	800bb84 <_dtoa_r+0x884>
 800ba16:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ba1a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ba1c:	4646      	mov	r6, r8
 800ba1e:	9a08      	ldr	r2, [sp, #32]
 800ba20:	2101      	movs	r1, #1
 800ba22:	441a      	add	r2, r3
 800ba24:	4658      	mov	r0, fp
 800ba26:	4498      	add	r8, r3
 800ba28:	9208      	str	r2, [sp, #32]
 800ba2a:	f000 ffb7 	bl	800c99c <__i2b>
 800ba2e:	4605      	mov	r5, r0
 800ba30:	b15e      	cbz	r6, 800ba4a <_dtoa_r+0x74a>
 800ba32:	9b08      	ldr	r3, [sp, #32]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	dd08      	ble.n	800ba4a <_dtoa_r+0x74a>
 800ba38:	42b3      	cmp	r3, r6
 800ba3a:	9a08      	ldr	r2, [sp, #32]
 800ba3c:	bfa8      	it	ge
 800ba3e:	4633      	movge	r3, r6
 800ba40:	eba8 0803 	sub.w	r8, r8, r3
 800ba44:	1af6      	subs	r6, r6, r3
 800ba46:	1ad3      	subs	r3, r2, r3
 800ba48:	9308      	str	r3, [sp, #32]
 800ba4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba4c:	b1f3      	cbz	r3, 800ba8c <_dtoa_r+0x78c>
 800ba4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	f000 80b7 	beq.w	800bbc4 <_dtoa_r+0x8c4>
 800ba56:	b18c      	cbz	r4, 800ba7c <_dtoa_r+0x77c>
 800ba58:	4629      	mov	r1, r5
 800ba5a:	4622      	mov	r2, r4
 800ba5c:	4658      	mov	r0, fp
 800ba5e:	f001 f85d 	bl	800cb1c <__pow5mult>
 800ba62:	464a      	mov	r2, r9
 800ba64:	4601      	mov	r1, r0
 800ba66:	4605      	mov	r5, r0
 800ba68:	4658      	mov	r0, fp
 800ba6a:	f000 ffad 	bl	800c9c8 <__multiply>
 800ba6e:	4649      	mov	r1, r9
 800ba70:	9004      	str	r0, [sp, #16]
 800ba72:	4658      	mov	r0, fp
 800ba74:	f000 fe94 	bl	800c7a0 <_Bfree>
 800ba78:	9b04      	ldr	r3, [sp, #16]
 800ba7a:	4699      	mov	r9, r3
 800ba7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba7e:	1b1a      	subs	r2, r3, r4
 800ba80:	d004      	beq.n	800ba8c <_dtoa_r+0x78c>
 800ba82:	4649      	mov	r1, r9
 800ba84:	4658      	mov	r0, fp
 800ba86:	f001 f849 	bl	800cb1c <__pow5mult>
 800ba8a:	4681      	mov	r9, r0
 800ba8c:	2101      	movs	r1, #1
 800ba8e:	4658      	mov	r0, fp
 800ba90:	f000 ff84 	bl	800c99c <__i2b>
 800ba94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba96:	4604      	mov	r4, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	f000 81cf 	beq.w	800be3c <_dtoa_r+0xb3c>
 800ba9e:	461a      	mov	r2, r3
 800baa0:	4601      	mov	r1, r0
 800baa2:	4658      	mov	r0, fp
 800baa4:	f001 f83a 	bl	800cb1c <__pow5mult>
 800baa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baaa:	2b01      	cmp	r3, #1
 800baac:	4604      	mov	r4, r0
 800baae:	f300 8095 	bgt.w	800bbdc <_dtoa_r+0x8dc>
 800bab2:	9b02      	ldr	r3, [sp, #8]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	f040 8087 	bne.w	800bbc8 <_dtoa_r+0x8c8>
 800baba:	9b03      	ldr	r3, [sp, #12]
 800babc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	f040 8089 	bne.w	800bbd8 <_dtoa_r+0x8d8>
 800bac6:	9b03      	ldr	r3, [sp, #12]
 800bac8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bacc:	0d1b      	lsrs	r3, r3, #20
 800bace:	051b      	lsls	r3, r3, #20
 800bad0:	b12b      	cbz	r3, 800bade <_dtoa_r+0x7de>
 800bad2:	9b08      	ldr	r3, [sp, #32]
 800bad4:	3301      	adds	r3, #1
 800bad6:	9308      	str	r3, [sp, #32]
 800bad8:	f108 0801 	add.w	r8, r8, #1
 800badc:	2301      	movs	r3, #1
 800bade:	930a      	str	r3, [sp, #40]	@ 0x28
 800bae0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	f000 81b0 	beq.w	800be48 <_dtoa_r+0xb48>
 800bae8:	6923      	ldr	r3, [r4, #16]
 800baea:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800baee:	6918      	ldr	r0, [r3, #16]
 800baf0:	f000 ff08 	bl	800c904 <__hi0bits>
 800baf4:	f1c0 0020 	rsb	r0, r0, #32
 800baf8:	9b08      	ldr	r3, [sp, #32]
 800bafa:	4418      	add	r0, r3
 800bafc:	f010 001f 	ands.w	r0, r0, #31
 800bb00:	d077      	beq.n	800bbf2 <_dtoa_r+0x8f2>
 800bb02:	f1c0 0320 	rsb	r3, r0, #32
 800bb06:	2b04      	cmp	r3, #4
 800bb08:	dd6b      	ble.n	800bbe2 <_dtoa_r+0x8e2>
 800bb0a:	9b08      	ldr	r3, [sp, #32]
 800bb0c:	f1c0 001c 	rsb	r0, r0, #28
 800bb10:	4403      	add	r3, r0
 800bb12:	4480      	add	r8, r0
 800bb14:	4406      	add	r6, r0
 800bb16:	9308      	str	r3, [sp, #32]
 800bb18:	f1b8 0f00 	cmp.w	r8, #0
 800bb1c:	dd05      	ble.n	800bb2a <_dtoa_r+0x82a>
 800bb1e:	4649      	mov	r1, r9
 800bb20:	4642      	mov	r2, r8
 800bb22:	4658      	mov	r0, fp
 800bb24:	f001 f854 	bl	800cbd0 <__lshift>
 800bb28:	4681      	mov	r9, r0
 800bb2a:	9b08      	ldr	r3, [sp, #32]
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	dd05      	ble.n	800bb3c <_dtoa_r+0x83c>
 800bb30:	4621      	mov	r1, r4
 800bb32:	461a      	mov	r2, r3
 800bb34:	4658      	mov	r0, fp
 800bb36:	f001 f84b 	bl	800cbd0 <__lshift>
 800bb3a:	4604      	mov	r4, r0
 800bb3c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d059      	beq.n	800bbf6 <_dtoa_r+0x8f6>
 800bb42:	4621      	mov	r1, r4
 800bb44:	4648      	mov	r0, r9
 800bb46:	f001 f8af 	bl	800cca8 <__mcmp>
 800bb4a:	2800      	cmp	r0, #0
 800bb4c:	da53      	bge.n	800bbf6 <_dtoa_r+0x8f6>
 800bb4e:	1e7b      	subs	r3, r7, #1
 800bb50:	9304      	str	r3, [sp, #16]
 800bb52:	4649      	mov	r1, r9
 800bb54:	2300      	movs	r3, #0
 800bb56:	220a      	movs	r2, #10
 800bb58:	4658      	mov	r0, fp
 800bb5a:	f000 fe43 	bl	800c7e4 <__multadd>
 800bb5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb60:	4681      	mov	r9, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	f000 8172 	beq.w	800be4c <_dtoa_r+0xb4c>
 800bb68:	2300      	movs	r3, #0
 800bb6a:	4629      	mov	r1, r5
 800bb6c:	220a      	movs	r2, #10
 800bb6e:	4658      	mov	r0, fp
 800bb70:	f000 fe38 	bl	800c7e4 <__multadd>
 800bb74:	9b00      	ldr	r3, [sp, #0]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	4605      	mov	r5, r0
 800bb7a:	dc67      	bgt.n	800bc4c <_dtoa_r+0x94c>
 800bb7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb7e:	2b02      	cmp	r3, #2
 800bb80:	dc41      	bgt.n	800bc06 <_dtoa_r+0x906>
 800bb82:	e063      	b.n	800bc4c <_dtoa_r+0x94c>
 800bb84:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bb86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bb8a:	e746      	b.n	800ba1a <_dtoa_r+0x71a>
 800bb8c:	9b07      	ldr	r3, [sp, #28]
 800bb8e:	1e5c      	subs	r4, r3, #1
 800bb90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb92:	42a3      	cmp	r3, r4
 800bb94:	bfbf      	itttt	lt
 800bb96:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800bb98:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800bb9a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800bb9c:	1ae3      	sublt	r3, r4, r3
 800bb9e:	bfb4      	ite	lt
 800bba0:	18d2      	addlt	r2, r2, r3
 800bba2:	1b1c      	subge	r4, r3, r4
 800bba4:	9b07      	ldr	r3, [sp, #28]
 800bba6:	bfbc      	itt	lt
 800bba8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800bbaa:	2400      	movlt	r4, #0
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	bfb5      	itete	lt
 800bbb0:	eba8 0603 	sublt.w	r6, r8, r3
 800bbb4:	9b07      	ldrge	r3, [sp, #28]
 800bbb6:	2300      	movlt	r3, #0
 800bbb8:	4646      	movge	r6, r8
 800bbba:	e730      	b.n	800ba1e <_dtoa_r+0x71e>
 800bbbc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bbbe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bbc0:	4646      	mov	r6, r8
 800bbc2:	e735      	b.n	800ba30 <_dtoa_r+0x730>
 800bbc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bbc6:	e75c      	b.n	800ba82 <_dtoa_r+0x782>
 800bbc8:	2300      	movs	r3, #0
 800bbca:	e788      	b.n	800bade <_dtoa_r+0x7de>
 800bbcc:	3fe00000 	.word	0x3fe00000
 800bbd0:	40240000 	.word	0x40240000
 800bbd4:	40140000 	.word	0x40140000
 800bbd8:	9b02      	ldr	r3, [sp, #8]
 800bbda:	e780      	b.n	800bade <_dtoa_r+0x7de>
 800bbdc:	2300      	movs	r3, #0
 800bbde:	930a      	str	r3, [sp, #40]	@ 0x28
 800bbe0:	e782      	b.n	800bae8 <_dtoa_r+0x7e8>
 800bbe2:	d099      	beq.n	800bb18 <_dtoa_r+0x818>
 800bbe4:	9a08      	ldr	r2, [sp, #32]
 800bbe6:	331c      	adds	r3, #28
 800bbe8:	441a      	add	r2, r3
 800bbea:	4498      	add	r8, r3
 800bbec:	441e      	add	r6, r3
 800bbee:	9208      	str	r2, [sp, #32]
 800bbf0:	e792      	b.n	800bb18 <_dtoa_r+0x818>
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	e7f6      	b.n	800bbe4 <_dtoa_r+0x8e4>
 800bbf6:	9b07      	ldr	r3, [sp, #28]
 800bbf8:	9704      	str	r7, [sp, #16]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	dc20      	bgt.n	800bc40 <_dtoa_r+0x940>
 800bbfe:	9300      	str	r3, [sp, #0]
 800bc00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc02:	2b02      	cmp	r3, #2
 800bc04:	dd1e      	ble.n	800bc44 <_dtoa_r+0x944>
 800bc06:	9b00      	ldr	r3, [sp, #0]
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	f47f aec0 	bne.w	800b98e <_dtoa_r+0x68e>
 800bc0e:	4621      	mov	r1, r4
 800bc10:	2205      	movs	r2, #5
 800bc12:	4658      	mov	r0, fp
 800bc14:	f000 fde6 	bl	800c7e4 <__multadd>
 800bc18:	4601      	mov	r1, r0
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	4648      	mov	r0, r9
 800bc1e:	f001 f843 	bl	800cca8 <__mcmp>
 800bc22:	2800      	cmp	r0, #0
 800bc24:	f77f aeb3 	ble.w	800b98e <_dtoa_r+0x68e>
 800bc28:	4656      	mov	r6, sl
 800bc2a:	2331      	movs	r3, #49	@ 0x31
 800bc2c:	f806 3b01 	strb.w	r3, [r6], #1
 800bc30:	9b04      	ldr	r3, [sp, #16]
 800bc32:	3301      	adds	r3, #1
 800bc34:	9304      	str	r3, [sp, #16]
 800bc36:	e6ae      	b.n	800b996 <_dtoa_r+0x696>
 800bc38:	9c07      	ldr	r4, [sp, #28]
 800bc3a:	9704      	str	r7, [sp, #16]
 800bc3c:	4625      	mov	r5, r4
 800bc3e:	e7f3      	b.n	800bc28 <_dtoa_r+0x928>
 800bc40:	9b07      	ldr	r3, [sp, #28]
 800bc42:	9300      	str	r3, [sp, #0]
 800bc44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	f000 8104 	beq.w	800be54 <_dtoa_r+0xb54>
 800bc4c:	2e00      	cmp	r6, #0
 800bc4e:	dd05      	ble.n	800bc5c <_dtoa_r+0x95c>
 800bc50:	4629      	mov	r1, r5
 800bc52:	4632      	mov	r2, r6
 800bc54:	4658      	mov	r0, fp
 800bc56:	f000 ffbb 	bl	800cbd0 <__lshift>
 800bc5a:	4605      	mov	r5, r0
 800bc5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d05a      	beq.n	800bd18 <_dtoa_r+0xa18>
 800bc62:	6869      	ldr	r1, [r5, #4]
 800bc64:	4658      	mov	r0, fp
 800bc66:	f000 fd5b 	bl	800c720 <_Balloc>
 800bc6a:	4606      	mov	r6, r0
 800bc6c:	b928      	cbnz	r0, 800bc7a <_dtoa_r+0x97a>
 800bc6e:	4b84      	ldr	r3, [pc, #528]	@ (800be80 <_dtoa_r+0xb80>)
 800bc70:	4602      	mov	r2, r0
 800bc72:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bc76:	f7ff bb5a 	b.w	800b32e <_dtoa_r+0x2e>
 800bc7a:	692a      	ldr	r2, [r5, #16]
 800bc7c:	3202      	adds	r2, #2
 800bc7e:	0092      	lsls	r2, r2, #2
 800bc80:	f105 010c 	add.w	r1, r5, #12
 800bc84:	300c      	adds	r0, #12
 800bc86:	f7ff fa9c 	bl	800b1c2 <memcpy>
 800bc8a:	2201      	movs	r2, #1
 800bc8c:	4631      	mov	r1, r6
 800bc8e:	4658      	mov	r0, fp
 800bc90:	f000 ff9e 	bl	800cbd0 <__lshift>
 800bc94:	f10a 0301 	add.w	r3, sl, #1
 800bc98:	9307      	str	r3, [sp, #28]
 800bc9a:	9b00      	ldr	r3, [sp, #0]
 800bc9c:	4453      	add	r3, sl
 800bc9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bca0:	9b02      	ldr	r3, [sp, #8]
 800bca2:	f003 0301 	and.w	r3, r3, #1
 800bca6:	462f      	mov	r7, r5
 800bca8:	930a      	str	r3, [sp, #40]	@ 0x28
 800bcaa:	4605      	mov	r5, r0
 800bcac:	9b07      	ldr	r3, [sp, #28]
 800bcae:	4621      	mov	r1, r4
 800bcb0:	3b01      	subs	r3, #1
 800bcb2:	4648      	mov	r0, r9
 800bcb4:	9300      	str	r3, [sp, #0]
 800bcb6:	f7ff fa9b 	bl	800b1f0 <quorem>
 800bcba:	4639      	mov	r1, r7
 800bcbc:	9002      	str	r0, [sp, #8]
 800bcbe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bcc2:	4648      	mov	r0, r9
 800bcc4:	f000 fff0 	bl	800cca8 <__mcmp>
 800bcc8:	462a      	mov	r2, r5
 800bcca:	9008      	str	r0, [sp, #32]
 800bccc:	4621      	mov	r1, r4
 800bcce:	4658      	mov	r0, fp
 800bcd0:	f001 f806 	bl	800cce0 <__mdiff>
 800bcd4:	68c2      	ldr	r2, [r0, #12]
 800bcd6:	4606      	mov	r6, r0
 800bcd8:	bb02      	cbnz	r2, 800bd1c <_dtoa_r+0xa1c>
 800bcda:	4601      	mov	r1, r0
 800bcdc:	4648      	mov	r0, r9
 800bcde:	f000 ffe3 	bl	800cca8 <__mcmp>
 800bce2:	4602      	mov	r2, r0
 800bce4:	4631      	mov	r1, r6
 800bce6:	4658      	mov	r0, fp
 800bce8:	920e      	str	r2, [sp, #56]	@ 0x38
 800bcea:	f000 fd59 	bl	800c7a0 <_Bfree>
 800bcee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcf0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bcf2:	9e07      	ldr	r6, [sp, #28]
 800bcf4:	ea43 0102 	orr.w	r1, r3, r2
 800bcf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcfa:	4319      	orrs	r1, r3
 800bcfc:	d110      	bne.n	800bd20 <_dtoa_r+0xa20>
 800bcfe:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd02:	d029      	beq.n	800bd58 <_dtoa_r+0xa58>
 800bd04:	9b08      	ldr	r3, [sp, #32]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	dd02      	ble.n	800bd10 <_dtoa_r+0xa10>
 800bd0a:	9b02      	ldr	r3, [sp, #8]
 800bd0c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bd10:	9b00      	ldr	r3, [sp, #0]
 800bd12:	f883 8000 	strb.w	r8, [r3]
 800bd16:	e63f      	b.n	800b998 <_dtoa_r+0x698>
 800bd18:	4628      	mov	r0, r5
 800bd1a:	e7bb      	b.n	800bc94 <_dtoa_r+0x994>
 800bd1c:	2201      	movs	r2, #1
 800bd1e:	e7e1      	b.n	800bce4 <_dtoa_r+0x9e4>
 800bd20:	9b08      	ldr	r3, [sp, #32]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	db04      	blt.n	800bd30 <_dtoa_r+0xa30>
 800bd26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd28:	430b      	orrs	r3, r1
 800bd2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bd2c:	430b      	orrs	r3, r1
 800bd2e:	d120      	bne.n	800bd72 <_dtoa_r+0xa72>
 800bd30:	2a00      	cmp	r2, #0
 800bd32:	dded      	ble.n	800bd10 <_dtoa_r+0xa10>
 800bd34:	4649      	mov	r1, r9
 800bd36:	2201      	movs	r2, #1
 800bd38:	4658      	mov	r0, fp
 800bd3a:	f000 ff49 	bl	800cbd0 <__lshift>
 800bd3e:	4621      	mov	r1, r4
 800bd40:	4681      	mov	r9, r0
 800bd42:	f000 ffb1 	bl	800cca8 <__mcmp>
 800bd46:	2800      	cmp	r0, #0
 800bd48:	dc03      	bgt.n	800bd52 <_dtoa_r+0xa52>
 800bd4a:	d1e1      	bne.n	800bd10 <_dtoa_r+0xa10>
 800bd4c:	f018 0f01 	tst.w	r8, #1
 800bd50:	d0de      	beq.n	800bd10 <_dtoa_r+0xa10>
 800bd52:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd56:	d1d8      	bne.n	800bd0a <_dtoa_r+0xa0a>
 800bd58:	9a00      	ldr	r2, [sp, #0]
 800bd5a:	2339      	movs	r3, #57	@ 0x39
 800bd5c:	7013      	strb	r3, [r2, #0]
 800bd5e:	4633      	mov	r3, r6
 800bd60:	461e      	mov	r6, r3
 800bd62:	3b01      	subs	r3, #1
 800bd64:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bd68:	2a39      	cmp	r2, #57	@ 0x39
 800bd6a:	d052      	beq.n	800be12 <_dtoa_r+0xb12>
 800bd6c:	3201      	adds	r2, #1
 800bd6e:	701a      	strb	r2, [r3, #0]
 800bd70:	e612      	b.n	800b998 <_dtoa_r+0x698>
 800bd72:	2a00      	cmp	r2, #0
 800bd74:	dd07      	ble.n	800bd86 <_dtoa_r+0xa86>
 800bd76:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bd7a:	d0ed      	beq.n	800bd58 <_dtoa_r+0xa58>
 800bd7c:	9a00      	ldr	r2, [sp, #0]
 800bd7e:	f108 0301 	add.w	r3, r8, #1
 800bd82:	7013      	strb	r3, [r2, #0]
 800bd84:	e608      	b.n	800b998 <_dtoa_r+0x698>
 800bd86:	9b07      	ldr	r3, [sp, #28]
 800bd88:	9a07      	ldr	r2, [sp, #28]
 800bd8a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800bd8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd90:	4293      	cmp	r3, r2
 800bd92:	d028      	beq.n	800bde6 <_dtoa_r+0xae6>
 800bd94:	4649      	mov	r1, r9
 800bd96:	2300      	movs	r3, #0
 800bd98:	220a      	movs	r2, #10
 800bd9a:	4658      	mov	r0, fp
 800bd9c:	f000 fd22 	bl	800c7e4 <__multadd>
 800bda0:	42af      	cmp	r7, r5
 800bda2:	4681      	mov	r9, r0
 800bda4:	f04f 0300 	mov.w	r3, #0
 800bda8:	f04f 020a 	mov.w	r2, #10
 800bdac:	4639      	mov	r1, r7
 800bdae:	4658      	mov	r0, fp
 800bdb0:	d107      	bne.n	800bdc2 <_dtoa_r+0xac2>
 800bdb2:	f000 fd17 	bl	800c7e4 <__multadd>
 800bdb6:	4607      	mov	r7, r0
 800bdb8:	4605      	mov	r5, r0
 800bdba:	9b07      	ldr	r3, [sp, #28]
 800bdbc:	3301      	adds	r3, #1
 800bdbe:	9307      	str	r3, [sp, #28]
 800bdc0:	e774      	b.n	800bcac <_dtoa_r+0x9ac>
 800bdc2:	f000 fd0f 	bl	800c7e4 <__multadd>
 800bdc6:	4629      	mov	r1, r5
 800bdc8:	4607      	mov	r7, r0
 800bdca:	2300      	movs	r3, #0
 800bdcc:	220a      	movs	r2, #10
 800bdce:	4658      	mov	r0, fp
 800bdd0:	f000 fd08 	bl	800c7e4 <__multadd>
 800bdd4:	4605      	mov	r5, r0
 800bdd6:	e7f0      	b.n	800bdba <_dtoa_r+0xaba>
 800bdd8:	9b00      	ldr	r3, [sp, #0]
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	bfcc      	ite	gt
 800bdde:	461e      	movgt	r6, r3
 800bde0:	2601      	movle	r6, #1
 800bde2:	4456      	add	r6, sl
 800bde4:	2700      	movs	r7, #0
 800bde6:	4649      	mov	r1, r9
 800bde8:	2201      	movs	r2, #1
 800bdea:	4658      	mov	r0, fp
 800bdec:	f000 fef0 	bl	800cbd0 <__lshift>
 800bdf0:	4621      	mov	r1, r4
 800bdf2:	4681      	mov	r9, r0
 800bdf4:	f000 ff58 	bl	800cca8 <__mcmp>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	dcb0      	bgt.n	800bd5e <_dtoa_r+0xa5e>
 800bdfc:	d102      	bne.n	800be04 <_dtoa_r+0xb04>
 800bdfe:	f018 0f01 	tst.w	r8, #1
 800be02:	d1ac      	bne.n	800bd5e <_dtoa_r+0xa5e>
 800be04:	4633      	mov	r3, r6
 800be06:	461e      	mov	r6, r3
 800be08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800be0c:	2a30      	cmp	r2, #48	@ 0x30
 800be0e:	d0fa      	beq.n	800be06 <_dtoa_r+0xb06>
 800be10:	e5c2      	b.n	800b998 <_dtoa_r+0x698>
 800be12:	459a      	cmp	sl, r3
 800be14:	d1a4      	bne.n	800bd60 <_dtoa_r+0xa60>
 800be16:	9b04      	ldr	r3, [sp, #16]
 800be18:	3301      	adds	r3, #1
 800be1a:	9304      	str	r3, [sp, #16]
 800be1c:	2331      	movs	r3, #49	@ 0x31
 800be1e:	f88a 3000 	strb.w	r3, [sl]
 800be22:	e5b9      	b.n	800b998 <_dtoa_r+0x698>
 800be24:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800be26:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800be84 <_dtoa_r+0xb84>
 800be2a:	b11b      	cbz	r3, 800be34 <_dtoa_r+0xb34>
 800be2c:	f10a 0308 	add.w	r3, sl, #8
 800be30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800be32:	6013      	str	r3, [r2, #0]
 800be34:	4650      	mov	r0, sl
 800be36:	b019      	add	sp, #100	@ 0x64
 800be38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be3e:	2b01      	cmp	r3, #1
 800be40:	f77f ae37 	ble.w	800bab2 <_dtoa_r+0x7b2>
 800be44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be46:	930a      	str	r3, [sp, #40]	@ 0x28
 800be48:	2001      	movs	r0, #1
 800be4a:	e655      	b.n	800baf8 <_dtoa_r+0x7f8>
 800be4c:	9b00      	ldr	r3, [sp, #0]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	f77f aed6 	ble.w	800bc00 <_dtoa_r+0x900>
 800be54:	4656      	mov	r6, sl
 800be56:	4621      	mov	r1, r4
 800be58:	4648      	mov	r0, r9
 800be5a:	f7ff f9c9 	bl	800b1f0 <quorem>
 800be5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800be62:	f806 8b01 	strb.w	r8, [r6], #1
 800be66:	9b00      	ldr	r3, [sp, #0]
 800be68:	eba6 020a 	sub.w	r2, r6, sl
 800be6c:	4293      	cmp	r3, r2
 800be6e:	ddb3      	ble.n	800bdd8 <_dtoa_r+0xad8>
 800be70:	4649      	mov	r1, r9
 800be72:	2300      	movs	r3, #0
 800be74:	220a      	movs	r2, #10
 800be76:	4658      	mov	r0, fp
 800be78:	f000 fcb4 	bl	800c7e4 <__multadd>
 800be7c:	4681      	mov	r9, r0
 800be7e:	e7ea      	b.n	800be56 <_dtoa_r+0xb56>
 800be80:	0800ecb9 	.word	0x0800ecb9
 800be84:	0800ec3d 	.word	0x0800ec3d

0800be88 <_free_r>:
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	4605      	mov	r5, r0
 800be8c:	2900      	cmp	r1, #0
 800be8e:	d041      	beq.n	800bf14 <_free_r+0x8c>
 800be90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be94:	1f0c      	subs	r4, r1, #4
 800be96:	2b00      	cmp	r3, #0
 800be98:	bfb8      	it	lt
 800be9a:	18e4      	addlt	r4, r4, r3
 800be9c:	f000 fc34 	bl	800c708 <__malloc_lock>
 800bea0:	4a1d      	ldr	r2, [pc, #116]	@ (800bf18 <_free_r+0x90>)
 800bea2:	6813      	ldr	r3, [r2, #0]
 800bea4:	b933      	cbnz	r3, 800beb4 <_free_r+0x2c>
 800bea6:	6063      	str	r3, [r4, #4]
 800bea8:	6014      	str	r4, [r2, #0]
 800beaa:	4628      	mov	r0, r5
 800beac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800beb0:	f000 bc30 	b.w	800c714 <__malloc_unlock>
 800beb4:	42a3      	cmp	r3, r4
 800beb6:	d908      	bls.n	800beca <_free_r+0x42>
 800beb8:	6820      	ldr	r0, [r4, #0]
 800beba:	1821      	adds	r1, r4, r0
 800bebc:	428b      	cmp	r3, r1
 800bebe:	bf01      	itttt	eq
 800bec0:	6819      	ldreq	r1, [r3, #0]
 800bec2:	685b      	ldreq	r3, [r3, #4]
 800bec4:	1809      	addeq	r1, r1, r0
 800bec6:	6021      	streq	r1, [r4, #0]
 800bec8:	e7ed      	b.n	800bea6 <_free_r+0x1e>
 800beca:	461a      	mov	r2, r3
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	b10b      	cbz	r3, 800bed4 <_free_r+0x4c>
 800bed0:	42a3      	cmp	r3, r4
 800bed2:	d9fa      	bls.n	800beca <_free_r+0x42>
 800bed4:	6811      	ldr	r1, [r2, #0]
 800bed6:	1850      	adds	r0, r2, r1
 800bed8:	42a0      	cmp	r0, r4
 800beda:	d10b      	bne.n	800bef4 <_free_r+0x6c>
 800bedc:	6820      	ldr	r0, [r4, #0]
 800bede:	4401      	add	r1, r0
 800bee0:	1850      	adds	r0, r2, r1
 800bee2:	4283      	cmp	r3, r0
 800bee4:	6011      	str	r1, [r2, #0]
 800bee6:	d1e0      	bne.n	800beaa <_free_r+0x22>
 800bee8:	6818      	ldr	r0, [r3, #0]
 800beea:	685b      	ldr	r3, [r3, #4]
 800beec:	6053      	str	r3, [r2, #4]
 800beee:	4408      	add	r0, r1
 800bef0:	6010      	str	r0, [r2, #0]
 800bef2:	e7da      	b.n	800beaa <_free_r+0x22>
 800bef4:	d902      	bls.n	800befc <_free_r+0x74>
 800bef6:	230c      	movs	r3, #12
 800bef8:	602b      	str	r3, [r5, #0]
 800befa:	e7d6      	b.n	800beaa <_free_r+0x22>
 800befc:	6820      	ldr	r0, [r4, #0]
 800befe:	1821      	adds	r1, r4, r0
 800bf00:	428b      	cmp	r3, r1
 800bf02:	bf04      	itt	eq
 800bf04:	6819      	ldreq	r1, [r3, #0]
 800bf06:	685b      	ldreq	r3, [r3, #4]
 800bf08:	6063      	str	r3, [r4, #4]
 800bf0a:	bf04      	itt	eq
 800bf0c:	1809      	addeq	r1, r1, r0
 800bf0e:	6021      	streq	r1, [r4, #0]
 800bf10:	6054      	str	r4, [r2, #4]
 800bf12:	e7ca      	b.n	800beaa <_free_r+0x22>
 800bf14:	bd38      	pop	{r3, r4, r5, pc}
 800bf16:	bf00      	nop
 800bf18:	200010d4 	.word	0x200010d4

0800bf1c <rshift>:
 800bf1c:	6903      	ldr	r3, [r0, #16]
 800bf1e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bf22:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bf26:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bf2a:	f100 0414 	add.w	r4, r0, #20
 800bf2e:	dd45      	ble.n	800bfbc <rshift+0xa0>
 800bf30:	f011 011f 	ands.w	r1, r1, #31
 800bf34:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bf38:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bf3c:	d10c      	bne.n	800bf58 <rshift+0x3c>
 800bf3e:	f100 0710 	add.w	r7, r0, #16
 800bf42:	4629      	mov	r1, r5
 800bf44:	42b1      	cmp	r1, r6
 800bf46:	d334      	bcc.n	800bfb2 <rshift+0x96>
 800bf48:	1a9b      	subs	r3, r3, r2
 800bf4a:	009b      	lsls	r3, r3, #2
 800bf4c:	1eea      	subs	r2, r5, #3
 800bf4e:	4296      	cmp	r6, r2
 800bf50:	bf38      	it	cc
 800bf52:	2300      	movcc	r3, #0
 800bf54:	4423      	add	r3, r4
 800bf56:	e015      	b.n	800bf84 <rshift+0x68>
 800bf58:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bf5c:	f1c1 0820 	rsb	r8, r1, #32
 800bf60:	40cf      	lsrs	r7, r1
 800bf62:	f105 0e04 	add.w	lr, r5, #4
 800bf66:	46a1      	mov	r9, r4
 800bf68:	4576      	cmp	r6, lr
 800bf6a:	46f4      	mov	ip, lr
 800bf6c:	d815      	bhi.n	800bf9a <rshift+0x7e>
 800bf6e:	1a9a      	subs	r2, r3, r2
 800bf70:	0092      	lsls	r2, r2, #2
 800bf72:	3a04      	subs	r2, #4
 800bf74:	3501      	adds	r5, #1
 800bf76:	42ae      	cmp	r6, r5
 800bf78:	bf38      	it	cc
 800bf7a:	2200      	movcc	r2, #0
 800bf7c:	18a3      	adds	r3, r4, r2
 800bf7e:	50a7      	str	r7, [r4, r2]
 800bf80:	b107      	cbz	r7, 800bf84 <rshift+0x68>
 800bf82:	3304      	adds	r3, #4
 800bf84:	1b1a      	subs	r2, r3, r4
 800bf86:	42a3      	cmp	r3, r4
 800bf88:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bf8c:	bf08      	it	eq
 800bf8e:	2300      	moveq	r3, #0
 800bf90:	6102      	str	r2, [r0, #16]
 800bf92:	bf08      	it	eq
 800bf94:	6143      	streq	r3, [r0, #20]
 800bf96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf9a:	f8dc c000 	ldr.w	ip, [ip]
 800bf9e:	fa0c fc08 	lsl.w	ip, ip, r8
 800bfa2:	ea4c 0707 	orr.w	r7, ip, r7
 800bfa6:	f849 7b04 	str.w	r7, [r9], #4
 800bfaa:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bfae:	40cf      	lsrs	r7, r1
 800bfb0:	e7da      	b.n	800bf68 <rshift+0x4c>
 800bfb2:	f851 cb04 	ldr.w	ip, [r1], #4
 800bfb6:	f847 cf04 	str.w	ip, [r7, #4]!
 800bfba:	e7c3      	b.n	800bf44 <rshift+0x28>
 800bfbc:	4623      	mov	r3, r4
 800bfbe:	e7e1      	b.n	800bf84 <rshift+0x68>

0800bfc0 <__hexdig_fun>:
 800bfc0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800bfc4:	2b09      	cmp	r3, #9
 800bfc6:	d802      	bhi.n	800bfce <__hexdig_fun+0xe>
 800bfc8:	3820      	subs	r0, #32
 800bfca:	b2c0      	uxtb	r0, r0
 800bfcc:	4770      	bx	lr
 800bfce:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800bfd2:	2b05      	cmp	r3, #5
 800bfd4:	d801      	bhi.n	800bfda <__hexdig_fun+0x1a>
 800bfd6:	3847      	subs	r0, #71	@ 0x47
 800bfd8:	e7f7      	b.n	800bfca <__hexdig_fun+0xa>
 800bfda:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800bfde:	2b05      	cmp	r3, #5
 800bfe0:	d801      	bhi.n	800bfe6 <__hexdig_fun+0x26>
 800bfe2:	3827      	subs	r0, #39	@ 0x27
 800bfe4:	e7f1      	b.n	800bfca <__hexdig_fun+0xa>
 800bfe6:	2000      	movs	r0, #0
 800bfe8:	4770      	bx	lr
	...

0800bfec <__gethex>:
 800bfec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bff0:	b085      	sub	sp, #20
 800bff2:	468a      	mov	sl, r1
 800bff4:	9302      	str	r3, [sp, #8]
 800bff6:	680b      	ldr	r3, [r1, #0]
 800bff8:	9001      	str	r0, [sp, #4]
 800bffa:	4690      	mov	r8, r2
 800bffc:	1c9c      	adds	r4, r3, #2
 800bffe:	46a1      	mov	r9, r4
 800c000:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c004:	2830      	cmp	r0, #48	@ 0x30
 800c006:	d0fa      	beq.n	800bffe <__gethex+0x12>
 800c008:	eba9 0303 	sub.w	r3, r9, r3
 800c00c:	f1a3 0b02 	sub.w	fp, r3, #2
 800c010:	f7ff ffd6 	bl	800bfc0 <__hexdig_fun>
 800c014:	4605      	mov	r5, r0
 800c016:	2800      	cmp	r0, #0
 800c018:	d168      	bne.n	800c0ec <__gethex+0x100>
 800c01a:	49a0      	ldr	r1, [pc, #640]	@ (800c29c <__gethex+0x2b0>)
 800c01c:	2201      	movs	r2, #1
 800c01e:	4648      	mov	r0, r9
 800c020:	f7ff f82a 	bl	800b078 <strncmp>
 800c024:	4607      	mov	r7, r0
 800c026:	2800      	cmp	r0, #0
 800c028:	d167      	bne.n	800c0fa <__gethex+0x10e>
 800c02a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c02e:	4626      	mov	r6, r4
 800c030:	f7ff ffc6 	bl	800bfc0 <__hexdig_fun>
 800c034:	2800      	cmp	r0, #0
 800c036:	d062      	beq.n	800c0fe <__gethex+0x112>
 800c038:	4623      	mov	r3, r4
 800c03a:	7818      	ldrb	r0, [r3, #0]
 800c03c:	2830      	cmp	r0, #48	@ 0x30
 800c03e:	4699      	mov	r9, r3
 800c040:	f103 0301 	add.w	r3, r3, #1
 800c044:	d0f9      	beq.n	800c03a <__gethex+0x4e>
 800c046:	f7ff ffbb 	bl	800bfc0 <__hexdig_fun>
 800c04a:	fab0 f580 	clz	r5, r0
 800c04e:	096d      	lsrs	r5, r5, #5
 800c050:	f04f 0b01 	mov.w	fp, #1
 800c054:	464a      	mov	r2, r9
 800c056:	4616      	mov	r6, r2
 800c058:	3201      	adds	r2, #1
 800c05a:	7830      	ldrb	r0, [r6, #0]
 800c05c:	f7ff ffb0 	bl	800bfc0 <__hexdig_fun>
 800c060:	2800      	cmp	r0, #0
 800c062:	d1f8      	bne.n	800c056 <__gethex+0x6a>
 800c064:	498d      	ldr	r1, [pc, #564]	@ (800c29c <__gethex+0x2b0>)
 800c066:	2201      	movs	r2, #1
 800c068:	4630      	mov	r0, r6
 800c06a:	f7ff f805 	bl	800b078 <strncmp>
 800c06e:	2800      	cmp	r0, #0
 800c070:	d13f      	bne.n	800c0f2 <__gethex+0x106>
 800c072:	b944      	cbnz	r4, 800c086 <__gethex+0x9a>
 800c074:	1c74      	adds	r4, r6, #1
 800c076:	4622      	mov	r2, r4
 800c078:	4616      	mov	r6, r2
 800c07a:	3201      	adds	r2, #1
 800c07c:	7830      	ldrb	r0, [r6, #0]
 800c07e:	f7ff ff9f 	bl	800bfc0 <__hexdig_fun>
 800c082:	2800      	cmp	r0, #0
 800c084:	d1f8      	bne.n	800c078 <__gethex+0x8c>
 800c086:	1ba4      	subs	r4, r4, r6
 800c088:	00a7      	lsls	r7, r4, #2
 800c08a:	7833      	ldrb	r3, [r6, #0]
 800c08c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c090:	2b50      	cmp	r3, #80	@ 0x50
 800c092:	d13e      	bne.n	800c112 <__gethex+0x126>
 800c094:	7873      	ldrb	r3, [r6, #1]
 800c096:	2b2b      	cmp	r3, #43	@ 0x2b
 800c098:	d033      	beq.n	800c102 <__gethex+0x116>
 800c09a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c09c:	d034      	beq.n	800c108 <__gethex+0x11c>
 800c09e:	1c71      	adds	r1, r6, #1
 800c0a0:	2400      	movs	r4, #0
 800c0a2:	7808      	ldrb	r0, [r1, #0]
 800c0a4:	f7ff ff8c 	bl	800bfc0 <__hexdig_fun>
 800c0a8:	1e43      	subs	r3, r0, #1
 800c0aa:	b2db      	uxtb	r3, r3
 800c0ac:	2b18      	cmp	r3, #24
 800c0ae:	d830      	bhi.n	800c112 <__gethex+0x126>
 800c0b0:	f1a0 0210 	sub.w	r2, r0, #16
 800c0b4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c0b8:	f7ff ff82 	bl	800bfc0 <__hexdig_fun>
 800c0bc:	f100 3cff 	add.w	ip, r0, #4294967295
 800c0c0:	fa5f fc8c 	uxtb.w	ip, ip
 800c0c4:	f1bc 0f18 	cmp.w	ip, #24
 800c0c8:	f04f 030a 	mov.w	r3, #10
 800c0cc:	d91e      	bls.n	800c10c <__gethex+0x120>
 800c0ce:	b104      	cbz	r4, 800c0d2 <__gethex+0xe6>
 800c0d0:	4252      	negs	r2, r2
 800c0d2:	4417      	add	r7, r2
 800c0d4:	f8ca 1000 	str.w	r1, [sl]
 800c0d8:	b1ed      	cbz	r5, 800c116 <__gethex+0x12a>
 800c0da:	f1bb 0f00 	cmp.w	fp, #0
 800c0de:	bf0c      	ite	eq
 800c0e0:	2506      	moveq	r5, #6
 800c0e2:	2500      	movne	r5, #0
 800c0e4:	4628      	mov	r0, r5
 800c0e6:	b005      	add	sp, #20
 800c0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0ec:	2500      	movs	r5, #0
 800c0ee:	462c      	mov	r4, r5
 800c0f0:	e7b0      	b.n	800c054 <__gethex+0x68>
 800c0f2:	2c00      	cmp	r4, #0
 800c0f4:	d1c7      	bne.n	800c086 <__gethex+0x9a>
 800c0f6:	4627      	mov	r7, r4
 800c0f8:	e7c7      	b.n	800c08a <__gethex+0x9e>
 800c0fa:	464e      	mov	r6, r9
 800c0fc:	462f      	mov	r7, r5
 800c0fe:	2501      	movs	r5, #1
 800c100:	e7c3      	b.n	800c08a <__gethex+0x9e>
 800c102:	2400      	movs	r4, #0
 800c104:	1cb1      	adds	r1, r6, #2
 800c106:	e7cc      	b.n	800c0a2 <__gethex+0xb6>
 800c108:	2401      	movs	r4, #1
 800c10a:	e7fb      	b.n	800c104 <__gethex+0x118>
 800c10c:	fb03 0002 	mla	r0, r3, r2, r0
 800c110:	e7ce      	b.n	800c0b0 <__gethex+0xc4>
 800c112:	4631      	mov	r1, r6
 800c114:	e7de      	b.n	800c0d4 <__gethex+0xe8>
 800c116:	eba6 0309 	sub.w	r3, r6, r9
 800c11a:	3b01      	subs	r3, #1
 800c11c:	4629      	mov	r1, r5
 800c11e:	2b07      	cmp	r3, #7
 800c120:	dc0a      	bgt.n	800c138 <__gethex+0x14c>
 800c122:	9801      	ldr	r0, [sp, #4]
 800c124:	f000 fafc 	bl	800c720 <_Balloc>
 800c128:	4604      	mov	r4, r0
 800c12a:	b940      	cbnz	r0, 800c13e <__gethex+0x152>
 800c12c:	4b5c      	ldr	r3, [pc, #368]	@ (800c2a0 <__gethex+0x2b4>)
 800c12e:	4602      	mov	r2, r0
 800c130:	21e4      	movs	r1, #228	@ 0xe4
 800c132:	485c      	ldr	r0, [pc, #368]	@ (800c2a4 <__gethex+0x2b8>)
 800c134:	f001 f9e0 	bl	800d4f8 <__assert_func>
 800c138:	3101      	adds	r1, #1
 800c13a:	105b      	asrs	r3, r3, #1
 800c13c:	e7ef      	b.n	800c11e <__gethex+0x132>
 800c13e:	f100 0a14 	add.w	sl, r0, #20
 800c142:	2300      	movs	r3, #0
 800c144:	4655      	mov	r5, sl
 800c146:	469b      	mov	fp, r3
 800c148:	45b1      	cmp	r9, r6
 800c14a:	d337      	bcc.n	800c1bc <__gethex+0x1d0>
 800c14c:	f845 bb04 	str.w	fp, [r5], #4
 800c150:	eba5 050a 	sub.w	r5, r5, sl
 800c154:	10ad      	asrs	r5, r5, #2
 800c156:	6125      	str	r5, [r4, #16]
 800c158:	4658      	mov	r0, fp
 800c15a:	f000 fbd3 	bl	800c904 <__hi0bits>
 800c15e:	016d      	lsls	r5, r5, #5
 800c160:	f8d8 6000 	ldr.w	r6, [r8]
 800c164:	1a2d      	subs	r5, r5, r0
 800c166:	42b5      	cmp	r5, r6
 800c168:	dd54      	ble.n	800c214 <__gethex+0x228>
 800c16a:	1bad      	subs	r5, r5, r6
 800c16c:	4629      	mov	r1, r5
 800c16e:	4620      	mov	r0, r4
 800c170:	f000 ff67 	bl	800d042 <__any_on>
 800c174:	4681      	mov	r9, r0
 800c176:	b178      	cbz	r0, 800c198 <__gethex+0x1ac>
 800c178:	1e6b      	subs	r3, r5, #1
 800c17a:	1159      	asrs	r1, r3, #5
 800c17c:	f003 021f 	and.w	r2, r3, #31
 800c180:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c184:	f04f 0901 	mov.w	r9, #1
 800c188:	fa09 f202 	lsl.w	r2, r9, r2
 800c18c:	420a      	tst	r2, r1
 800c18e:	d003      	beq.n	800c198 <__gethex+0x1ac>
 800c190:	454b      	cmp	r3, r9
 800c192:	dc36      	bgt.n	800c202 <__gethex+0x216>
 800c194:	f04f 0902 	mov.w	r9, #2
 800c198:	4629      	mov	r1, r5
 800c19a:	4620      	mov	r0, r4
 800c19c:	f7ff febe 	bl	800bf1c <rshift>
 800c1a0:	442f      	add	r7, r5
 800c1a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c1a6:	42bb      	cmp	r3, r7
 800c1a8:	da42      	bge.n	800c230 <__gethex+0x244>
 800c1aa:	9801      	ldr	r0, [sp, #4]
 800c1ac:	4621      	mov	r1, r4
 800c1ae:	f000 faf7 	bl	800c7a0 <_Bfree>
 800c1b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	6013      	str	r3, [r2, #0]
 800c1b8:	25a3      	movs	r5, #163	@ 0xa3
 800c1ba:	e793      	b.n	800c0e4 <__gethex+0xf8>
 800c1bc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c1c0:	2a2e      	cmp	r2, #46	@ 0x2e
 800c1c2:	d012      	beq.n	800c1ea <__gethex+0x1fe>
 800c1c4:	2b20      	cmp	r3, #32
 800c1c6:	d104      	bne.n	800c1d2 <__gethex+0x1e6>
 800c1c8:	f845 bb04 	str.w	fp, [r5], #4
 800c1cc:	f04f 0b00 	mov.w	fp, #0
 800c1d0:	465b      	mov	r3, fp
 800c1d2:	7830      	ldrb	r0, [r6, #0]
 800c1d4:	9303      	str	r3, [sp, #12]
 800c1d6:	f7ff fef3 	bl	800bfc0 <__hexdig_fun>
 800c1da:	9b03      	ldr	r3, [sp, #12]
 800c1dc:	f000 000f 	and.w	r0, r0, #15
 800c1e0:	4098      	lsls	r0, r3
 800c1e2:	ea4b 0b00 	orr.w	fp, fp, r0
 800c1e6:	3304      	adds	r3, #4
 800c1e8:	e7ae      	b.n	800c148 <__gethex+0x15c>
 800c1ea:	45b1      	cmp	r9, r6
 800c1ec:	d8ea      	bhi.n	800c1c4 <__gethex+0x1d8>
 800c1ee:	492b      	ldr	r1, [pc, #172]	@ (800c29c <__gethex+0x2b0>)
 800c1f0:	9303      	str	r3, [sp, #12]
 800c1f2:	2201      	movs	r2, #1
 800c1f4:	4630      	mov	r0, r6
 800c1f6:	f7fe ff3f 	bl	800b078 <strncmp>
 800c1fa:	9b03      	ldr	r3, [sp, #12]
 800c1fc:	2800      	cmp	r0, #0
 800c1fe:	d1e1      	bne.n	800c1c4 <__gethex+0x1d8>
 800c200:	e7a2      	b.n	800c148 <__gethex+0x15c>
 800c202:	1ea9      	subs	r1, r5, #2
 800c204:	4620      	mov	r0, r4
 800c206:	f000 ff1c 	bl	800d042 <__any_on>
 800c20a:	2800      	cmp	r0, #0
 800c20c:	d0c2      	beq.n	800c194 <__gethex+0x1a8>
 800c20e:	f04f 0903 	mov.w	r9, #3
 800c212:	e7c1      	b.n	800c198 <__gethex+0x1ac>
 800c214:	da09      	bge.n	800c22a <__gethex+0x23e>
 800c216:	1b75      	subs	r5, r6, r5
 800c218:	4621      	mov	r1, r4
 800c21a:	9801      	ldr	r0, [sp, #4]
 800c21c:	462a      	mov	r2, r5
 800c21e:	f000 fcd7 	bl	800cbd0 <__lshift>
 800c222:	1b7f      	subs	r7, r7, r5
 800c224:	4604      	mov	r4, r0
 800c226:	f100 0a14 	add.w	sl, r0, #20
 800c22a:	f04f 0900 	mov.w	r9, #0
 800c22e:	e7b8      	b.n	800c1a2 <__gethex+0x1b6>
 800c230:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c234:	42bd      	cmp	r5, r7
 800c236:	dd6f      	ble.n	800c318 <__gethex+0x32c>
 800c238:	1bed      	subs	r5, r5, r7
 800c23a:	42ae      	cmp	r6, r5
 800c23c:	dc34      	bgt.n	800c2a8 <__gethex+0x2bc>
 800c23e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c242:	2b02      	cmp	r3, #2
 800c244:	d022      	beq.n	800c28c <__gethex+0x2a0>
 800c246:	2b03      	cmp	r3, #3
 800c248:	d024      	beq.n	800c294 <__gethex+0x2a8>
 800c24a:	2b01      	cmp	r3, #1
 800c24c:	d115      	bne.n	800c27a <__gethex+0x28e>
 800c24e:	42ae      	cmp	r6, r5
 800c250:	d113      	bne.n	800c27a <__gethex+0x28e>
 800c252:	2e01      	cmp	r6, #1
 800c254:	d10b      	bne.n	800c26e <__gethex+0x282>
 800c256:	9a02      	ldr	r2, [sp, #8]
 800c258:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c25c:	6013      	str	r3, [r2, #0]
 800c25e:	2301      	movs	r3, #1
 800c260:	6123      	str	r3, [r4, #16]
 800c262:	f8ca 3000 	str.w	r3, [sl]
 800c266:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c268:	2562      	movs	r5, #98	@ 0x62
 800c26a:	601c      	str	r4, [r3, #0]
 800c26c:	e73a      	b.n	800c0e4 <__gethex+0xf8>
 800c26e:	1e71      	subs	r1, r6, #1
 800c270:	4620      	mov	r0, r4
 800c272:	f000 fee6 	bl	800d042 <__any_on>
 800c276:	2800      	cmp	r0, #0
 800c278:	d1ed      	bne.n	800c256 <__gethex+0x26a>
 800c27a:	9801      	ldr	r0, [sp, #4]
 800c27c:	4621      	mov	r1, r4
 800c27e:	f000 fa8f 	bl	800c7a0 <_Bfree>
 800c282:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c284:	2300      	movs	r3, #0
 800c286:	6013      	str	r3, [r2, #0]
 800c288:	2550      	movs	r5, #80	@ 0x50
 800c28a:	e72b      	b.n	800c0e4 <__gethex+0xf8>
 800c28c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d1f3      	bne.n	800c27a <__gethex+0x28e>
 800c292:	e7e0      	b.n	800c256 <__gethex+0x26a>
 800c294:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c296:	2b00      	cmp	r3, #0
 800c298:	d1dd      	bne.n	800c256 <__gethex+0x26a>
 800c29a:	e7ee      	b.n	800c27a <__gethex+0x28e>
 800c29c:	0800eaa8 	.word	0x0800eaa8
 800c2a0:	0800ecb9 	.word	0x0800ecb9
 800c2a4:	0800ecca 	.word	0x0800ecca
 800c2a8:	1e6f      	subs	r7, r5, #1
 800c2aa:	f1b9 0f00 	cmp.w	r9, #0
 800c2ae:	d130      	bne.n	800c312 <__gethex+0x326>
 800c2b0:	b127      	cbz	r7, 800c2bc <__gethex+0x2d0>
 800c2b2:	4639      	mov	r1, r7
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	f000 fec4 	bl	800d042 <__any_on>
 800c2ba:	4681      	mov	r9, r0
 800c2bc:	117a      	asrs	r2, r7, #5
 800c2be:	2301      	movs	r3, #1
 800c2c0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c2c4:	f007 071f 	and.w	r7, r7, #31
 800c2c8:	40bb      	lsls	r3, r7
 800c2ca:	4213      	tst	r3, r2
 800c2cc:	4629      	mov	r1, r5
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	bf18      	it	ne
 800c2d2:	f049 0902 	orrne.w	r9, r9, #2
 800c2d6:	f7ff fe21 	bl	800bf1c <rshift>
 800c2da:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c2de:	1b76      	subs	r6, r6, r5
 800c2e0:	2502      	movs	r5, #2
 800c2e2:	f1b9 0f00 	cmp.w	r9, #0
 800c2e6:	d047      	beq.n	800c378 <__gethex+0x38c>
 800c2e8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c2ec:	2b02      	cmp	r3, #2
 800c2ee:	d015      	beq.n	800c31c <__gethex+0x330>
 800c2f0:	2b03      	cmp	r3, #3
 800c2f2:	d017      	beq.n	800c324 <__gethex+0x338>
 800c2f4:	2b01      	cmp	r3, #1
 800c2f6:	d109      	bne.n	800c30c <__gethex+0x320>
 800c2f8:	f019 0f02 	tst.w	r9, #2
 800c2fc:	d006      	beq.n	800c30c <__gethex+0x320>
 800c2fe:	f8da 3000 	ldr.w	r3, [sl]
 800c302:	ea49 0903 	orr.w	r9, r9, r3
 800c306:	f019 0f01 	tst.w	r9, #1
 800c30a:	d10e      	bne.n	800c32a <__gethex+0x33e>
 800c30c:	f045 0510 	orr.w	r5, r5, #16
 800c310:	e032      	b.n	800c378 <__gethex+0x38c>
 800c312:	f04f 0901 	mov.w	r9, #1
 800c316:	e7d1      	b.n	800c2bc <__gethex+0x2d0>
 800c318:	2501      	movs	r5, #1
 800c31a:	e7e2      	b.n	800c2e2 <__gethex+0x2f6>
 800c31c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c31e:	f1c3 0301 	rsb	r3, r3, #1
 800c322:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c324:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c326:	2b00      	cmp	r3, #0
 800c328:	d0f0      	beq.n	800c30c <__gethex+0x320>
 800c32a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c32e:	f104 0314 	add.w	r3, r4, #20
 800c332:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c336:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c33a:	f04f 0c00 	mov.w	ip, #0
 800c33e:	4618      	mov	r0, r3
 800c340:	f853 2b04 	ldr.w	r2, [r3], #4
 800c344:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c348:	d01b      	beq.n	800c382 <__gethex+0x396>
 800c34a:	3201      	adds	r2, #1
 800c34c:	6002      	str	r2, [r0, #0]
 800c34e:	2d02      	cmp	r5, #2
 800c350:	f104 0314 	add.w	r3, r4, #20
 800c354:	d13c      	bne.n	800c3d0 <__gethex+0x3e4>
 800c356:	f8d8 2000 	ldr.w	r2, [r8]
 800c35a:	3a01      	subs	r2, #1
 800c35c:	42b2      	cmp	r2, r6
 800c35e:	d109      	bne.n	800c374 <__gethex+0x388>
 800c360:	1171      	asrs	r1, r6, #5
 800c362:	2201      	movs	r2, #1
 800c364:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c368:	f006 061f 	and.w	r6, r6, #31
 800c36c:	fa02 f606 	lsl.w	r6, r2, r6
 800c370:	421e      	tst	r6, r3
 800c372:	d13a      	bne.n	800c3ea <__gethex+0x3fe>
 800c374:	f045 0520 	orr.w	r5, r5, #32
 800c378:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c37a:	601c      	str	r4, [r3, #0]
 800c37c:	9b02      	ldr	r3, [sp, #8]
 800c37e:	601f      	str	r7, [r3, #0]
 800c380:	e6b0      	b.n	800c0e4 <__gethex+0xf8>
 800c382:	4299      	cmp	r1, r3
 800c384:	f843 cc04 	str.w	ip, [r3, #-4]
 800c388:	d8d9      	bhi.n	800c33e <__gethex+0x352>
 800c38a:	68a3      	ldr	r3, [r4, #8]
 800c38c:	459b      	cmp	fp, r3
 800c38e:	db17      	blt.n	800c3c0 <__gethex+0x3d4>
 800c390:	6861      	ldr	r1, [r4, #4]
 800c392:	9801      	ldr	r0, [sp, #4]
 800c394:	3101      	adds	r1, #1
 800c396:	f000 f9c3 	bl	800c720 <_Balloc>
 800c39a:	4681      	mov	r9, r0
 800c39c:	b918      	cbnz	r0, 800c3a6 <__gethex+0x3ba>
 800c39e:	4b1a      	ldr	r3, [pc, #104]	@ (800c408 <__gethex+0x41c>)
 800c3a0:	4602      	mov	r2, r0
 800c3a2:	2184      	movs	r1, #132	@ 0x84
 800c3a4:	e6c5      	b.n	800c132 <__gethex+0x146>
 800c3a6:	6922      	ldr	r2, [r4, #16]
 800c3a8:	3202      	adds	r2, #2
 800c3aa:	f104 010c 	add.w	r1, r4, #12
 800c3ae:	0092      	lsls	r2, r2, #2
 800c3b0:	300c      	adds	r0, #12
 800c3b2:	f7fe ff06 	bl	800b1c2 <memcpy>
 800c3b6:	4621      	mov	r1, r4
 800c3b8:	9801      	ldr	r0, [sp, #4]
 800c3ba:	f000 f9f1 	bl	800c7a0 <_Bfree>
 800c3be:	464c      	mov	r4, r9
 800c3c0:	6923      	ldr	r3, [r4, #16]
 800c3c2:	1c5a      	adds	r2, r3, #1
 800c3c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c3c8:	6122      	str	r2, [r4, #16]
 800c3ca:	2201      	movs	r2, #1
 800c3cc:	615a      	str	r2, [r3, #20]
 800c3ce:	e7be      	b.n	800c34e <__gethex+0x362>
 800c3d0:	6922      	ldr	r2, [r4, #16]
 800c3d2:	455a      	cmp	r2, fp
 800c3d4:	dd0b      	ble.n	800c3ee <__gethex+0x402>
 800c3d6:	2101      	movs	r1, #1
 800c3d8:	4620      	mov	r0, r4
 800c3da:	f7ff fd9f 	bl	800bf1c <rshift>
 800c3de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c3e2:	3701      	adds	r7, #1
 800c3e4:	42bb      	cmp	r3, r7
 800c3e6:	f6ff aee0 	blt.w	800c1aa <__gethex+0x1be>
 800c3ea:	2501      	movs	r5, #1
 800c3ec:	e7c2      	b.n	800c374 <__gethex+0x388>
 800c3ee:	f016 061f 	ands.w	r6, r6, #31
 800c3f2:	d0fa      	beq.n	800c3ea <__gethex+0x3fe>
 800c3f4:	4453      	add	r3, sl
 800c3f6:	f1c6 0620 	rsb	r6, r6, #32
 800c3fa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c3fe:	f000 fa81 	bl	800c904 <__hi0bits>
 800c402:	42b0      	cmp	r0, r6
 800c404:	dbe7      	blt.n	800c3d6 <__gethex+0x3ea>
 800c406:	e7f0      	b.n	800c3ea <__gethex+0x3fe>
 800c408:	0800ecb9 	.word	0x0800ecb9

0800c40c <L_shift>:
 800c40c:	f1c2 0208 	rsb	r2, r2, #8
 800c410:	0092      	lsls	r2, r2, #2
 800c412:	b570      	push	{r4, r5, r6, lr}
 800c414:	f1c2 0620 	rsb	r6, r2, #32
 800c418:	6843      	ldr	r3, [r0, #4]
 800c41a:	6804      	ldr	r4, [r0, #0]
 800c41c:	fa03 f506 	lsl.w	r5, r3, r6
 800c420:	432c      	orrs	r4, r5
 800c422:	40d3      	lsrs	r3, r2
 800c424:	6004      	str	r4, [r0, #0]
 800c426:	f840 3f04 	str.w	r3, [r0, #4]!
 800c42a:	4288      	cmp	r0, r1
 800c42c:	d3f4      	bcc.n	800c418 <L_shift+0xc>
 800c42e:	bd70      	pop	{r4, r5, r6, pc}

0800c430 <__match>:
 800c430:	b530      	push	{r4, r5, lr}
 800c432:	6803      	ldr	r3, [r0, #0]
 800c434:	3301      	adds	r3, #1
 800c436:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c43a:	b914      	cbnz	r4, 800c442 <__match+0x12>
 800c43c:	6003      	str	r3, [r0, #0]
 800c43e:	2001      	movs	r0, #1
 800c440:	bd30      	pop	{r4, r5, pc}
 800c442:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c446:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c44a:	2d19      	cmp	r5, #25
 800c44c:	bf98      	it	ls
 800c44e:	3220      	addls	r2, #32
 800c450:	42a2      	cmp	r2, r4
 800c452:	d0f0      	beq.n	800c436 <__match+0x6>
 800c454:	2000      	movs	r0, #0
 800c456:	e7f3      	b.n	800c440 <__match+0x10>

0800c458 <__hexnan>:
 800c458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c45c:	680b      	ldr	r3, [r1, #0]
 800c45e:	6801      	ldr	r1, [r0, #0]
 800c460:	115e      	asrs	r6, r3, #5
 800c462:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c466:	f013 031f 	ands.w	r3, r3, #31
 800c46a:	b087      	sub	sp, #28
 800c46c:	bf18      	it	ne
 800c46e:	3604      	addne	r6, #4
 800c470:	2500      	movs	r5, #0
 800c472:	1f37      	subs	r7, r6, #4
 800c474:	4682      	mov	sl, r0
 800c476:	4690      	mov	r8, r2
 800c478:	9301      	str	r3, [sp, #4]
 800c47a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c47e:	46b9      	mov	r9, r7
 800c480:	463c      	mov	r4, r7
 800c482:	9502      	str	r5, [sp, #8]
 800c484:	46ab      	mov	fp, r5
 800c486:	784a      	ldrb	r2, [r1, #1]
 800c488:	1c4b      	adds	r3, r1, #1
 800c48a:	9303      	str	r3, [sp, #12]
 800c48c:	b342      	cbz	r2, 800c4e0 <__hexnan+0x88>
 800c48e:	4610      	mov	r0, r2
 800c490:	9105      	str	r1, [sp, #20]
 800c492:	9204      	str	r2, [sp, #16]
 800c494:	f7ff fd94 	bl	800bfc0 <__hexdig_fun>
 800c498:	2800      	cmp	r0, #0
 800c49a:	d151      	bne.n	800c540 <__hexnan+0xe8>
 800c49c:	9a04      	ldr	r2, [sp, #16]
 800c49e:	9905      	ldr	r1, [sp, #20]
 800c4a0:	2a20      	cmp	r2, #32
 800c4a2:	d818      	bhi.n	800c4d6 <__hexnan+0x7e>
 800c4a4:	9b02      	ldr	r3, [sp, #8]
 800c4a6:	459b      	cmp	fp, r3
 800c4a8:	dd13      	ble.n	800c4d2 <__hexnan+0x7a>
 800c4aa:	454c      	cmp	r4, r9
 800c4ac:	d206      	bcs.n	800c4bc <__hexnan+0x64>
 800c4ae:	2d07      	cmp	r5, #7
 800c4b0:	dc04      	bgt.n	800c4bc <__hexnan+0x64>
 800c4b2:	462a      	mov	r2, r5
 800c4b4:	4649      	mov	r1, r9
 800c4b6:	4620      	mov	r0, r4
 800c4b8:	f7ff ffa8 	bl	800c40c <L_shift>
 800c4bc:	4544      	cmp	r4, r8
 800c4be:	d952      	bls.n	800c566 <__hexnan+0x10e>
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	f1a4 0904 	sub.w	r9, r4, #4
 800c4c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4ca:	f8cd b008 	str.w	fp, [sp, #8]
 800c4ce:	464c      	mov	r4, r9
 800c4d0:	461d      	mov	r5, r3
 800c4d2:	9903      	ldr	r1, [sp, #12]
 800c4d4:	e7d7      	b.n	800c486 <__hexnan+0x2e>
 800c4d6:	2a29      	cmp	r2, #41	@ 0x29
 800c4d8:	d157      	bne.n	800c58a <__hexnan+0x132>
 800c4da:	3102      	adds	r1, #2
 800c4dc:	f8ca 1000 	str.w	r1, [sl]
 800c4e0:	f1bb 0f00 	cmp.w	fp, #0
 800c4e4:	d051      	beq.n	800c58a <__hexnan+0x132>
 800c4e6:	454c      	cmp	r4, r9
 800c4e8:	d206      	bcs.n	800c4f8 <__hexnan+0xa0>
 800c4ea:	2d07      	cmp	r5, #7
 800c4ec:	dc04      	bgt.n	800c4f8 <__hexnan+0xa0>
 800c4ee:	462a      	mov	r2, r5
 800c4f0:	4649      	mov	r1, r9
 800c4f2:	4620      	mov	r0, r4
 800c4f4:	f7ff ff8a 	bl	800c40c <L_shift>
 800c4f8:	4544      	cmp	r4, r8
 800c4fa:	d936      	bls.n	800c56a <__hexnan+0x112>
 800c4fc:	f1a8 0204 	sub.w	r2, r8, #4
 800c500:	4623      	mov	r3, r4
 800c502:	f853 1b04 	ldr.w	r1, [r3], #4
 800c506:	f842 1f04 	str.w	r1, [r2, #4]!
 800c50a:	429f      	cmp	r7, r3
 800c50c:	d2f9      	bcs.n	800c502 <__hexnan+0xaa>
 800c50e:	1b3b      	subs	r3, r7, r4
 800c510:	f023 0303 	bic.w	r3, r3, #3
 800c514:	3304      	adds	r3, #4
 800c516:	3401      	adds	r4, #1
 800c518:	3e03      	subs	r6, #3
 800c51a:	42b4      	cmp	r4, r6
 800c51c:	bf88      	it	hi
 800c51e:	2304      	movhi	r3, #4
 800c520:	4443      	add	r3, r8
 800c522:	2200      	movs	r2, #0
 800c524:	f843 2b04 	str.w	r2, [r3], #4
 800c528:	429f      	cmp	r7, r3
 800c52a:	d2fb      	bcs.n	800c524 <__hexnan+0xcc>
 800c52c:	683b      	ldr	r3, [r7, #0]
 800c52e:	b91b      	cbnz	r3, 800c538 <__hexnan+0xe0>
 800c530:	4547      	cmp	r7, r8
 800c532:	d128      	bne.n	800c586 <__hexnan+0x12e>
 800c534:	2301      	movs	r3, #1
 800c536:	603b      	str	r3, [r7, #0]
 800c538:	2005      	movs	r0, #5
 800c53a:	b007      	add	sp, #28
 800c53c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c540:	3501      	adds	r5, #1
 800c542:	2d08      	cmp	r5, #8
 800c544:	f10b 0b01 	add.w	fp, fp, #1
 800c548:	dd06      	ble.n	800c558 <__hexnan+0x100>
 800c54a:	4544      	cmp	r4, r8
 800c54c:	d9c1      	bls.n	800c4d2 <__hexnan+0x7a>
 800c54e:	2300      	movs	r3, #0
 800c550:	f844 3c04 	str.w	r3, [r4, #-4]
 800c554:	2501      	movs	r5, #1
 800c556:	3c04      	subs	r4, #4
 800c558:	6822      	ldr	r2, [r4, #0]
 800c55a:	f000 000f 	and.w	r0, r0, #15
 800c55e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c562:	6020      	str	r0, [r4, #0]
 800c564:	e7b5      	b.n	800c4d2 <__hexnan+0x7a>
 800c566:	2508      	movs	r5, #8
 800c568:	e7b3      	b.n	800c4d2 <__hexnan+0x7a>
 800c56a:	9b01      	ldr	r3, [sp, #4]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d0dd      	beq.n	800c52c <__hexnan+0xd4>
 800c570:	f1c3 0320 	rsb	r3, r3, #32
 800c574:	f04f 32ff 	mov.w	r2, #4294967295
 800c578:	40da      	lsrs	r2, r3
 800c57a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c57e:	4013      	ands	r3, r2
 800c580:	f846 3c04 	str.w	r3, [r6, #-4]
 800c584:	e7d2      	b.n	800c52c <__hexnan+0xd4>
 800c586:	3f04      	subs	r7, #4
 800c588:	e7d0      	b.n	800c52c <__hexnan+0xd4>
 800c58a:	2004      	movs	r0, #4
 800c58c:	e7d5      	b.n	800c53a <__hexnan+0xe2>
	...

0800c590 <malloc>:
 800c590:	4b02      	ldr	r3, [pc, #8]	@ (800c59c <malloc+0xc>)
 800c592:	4601      	mov	r1, r0
 800c594:	6818      	ldr	r0, [r3, #0]
 800c596:	f000 b825 	b.w	800c5e4 <_malloc_r>
 800c59a:	bf00      	nop
 800c59c:	20000250 	.word	0x20000250

0800c5a0 <sbrk_aligned>:
 800c5a0:	b570      	push	{r4, r5, r6, lr}
 800c5a2:	4e0f      	ldr	r6, [pc, #60]	@ (800c5e0 <sbrk_aligned+0x40>)
 800c5a4:	460c      	mov	r4, r1
 800c5a6:	6831      	ldr	r1, [r6, #0]
 800c5a8:	4605      	mov	r5, r0
 800c5aa:	b911      	cbnz	r1, 800c5b2 <sbrk_aligned+0x12>
 800c5ac:	f000 ff94 	bl	800d4d8 <_sbrk_r>
 800c5b0:	6030      	str	r0, [r6, #0]
 800c5b2:	4621      	mov	r1, r4
 800c5b4:	4628      	mov	r0, r5
 800c5b6:	f000 ff8f 	bl	800d4d8 <_sbrk_r>
 800c5ba:	1c43      	adds	r3, r0, #1
 800c5bc:	d103      	bne.n	800c5c6 <sbrk_aligned+0x26>
 800c5be:	f04f 34ff 	mov.w	r4, #4294967295
 800c5c2:	4620      	mov	r0, r4
 800c5c4:	bd70      	pop	{r4, r5, r6, pc}
 800c5c6:	1cc4      	adds	r4, r0, #3
 800c5c8:	f024 0403 	bic.w	r4, r4, #3
 800c5cc:	42a0      	cmp	r0, r4
 800c5ce:	d0f8      	beq.n	800c5c2 <sbrk_aligned+0x22>
 800c5d0:	1a21      	subs	r1, r4, r0
 800c5d2:	4628      	mov	r0, r5
 800c5d4:	f000 ff80 	bl	800d4d8 <_sbrk_r>
 800c5d8:	3001      	adds	r0, #1
 800c5da:	d1f2      	bne.n	800c5c2 <sbrk_aligned+0x22>
 800c5dc:	e7ef      	b.n	800c5be <sbrk_aligned+0x1e>
 800c5de:	bf00      	nop
 800c5e0:	200010d0 	.word	0x200010d0

0800c5e4 <_malloc_r>:
 800c5e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c5e8:	1ccd      	adds	r5, r1, #3
 800c5ea:	f025 0503 	bic.w	r5, r5, #3
 800c5ee:	3508      	adds	r5, #8
 800c5f0:	2d0c      	cmp	r5, #12
 800c5f2:	bf38      	it	cc
 800c5f4:	250c      	movcc	r5, #12
 800c5f6:	2d00      	cmp	r5, #0
 800c5f8:	4606      	mov	r6, r0
 800c5fa:	db01      	blt.n	800c600 <_malloc_r+0x1c>
 800c5fc:	42a9      	cmp	r1, r5
 800c5fe:	d904      	bls.n	800c60a <_malloc_r+0x26>
 800c600:	230c      	movs	r3, #12
 800c602:	6033      	str	r3, [r6, #0]
 800c604:	2000      	movs	r0, #0
 800c606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c60a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c6e0 <_malloc_r+0xfc>
 800c60e:	f000 f87b 	bl	800c708 <__malloc_lock>
 800c612:	f8d8 3000 	ldr.w	r3, [r8]
 800c616:	461c      	mov	r4, r3
 800c618:	bb44      	cbnz	r4, 800c66c <_malloc_r+0x88>
 800c61a:	4629      	mov	r1, r5
 800c61c:	4630      	mov	r0, r6
 800c61e:	f7ff ffbf 	bl	800c5a0 <sbrk_aligned>
 800c622:	1c43      	adds	r3, r0, #1
 800c624:	4604      	mov	r4, r0
 800c626:	d158      	bne.n	800c6da <_malloc_r+0xf6>
 800c628:	f8d8 4000 	ldr.w	r4, [r8]
 800c62c:	4627      	mov	r7, r4
 800c62e:	2f00      	cmp	r7, #0
 800c630:	d143      	bne.n	800c6ba <_malloc_r+0xd6>
 800c632:	2c00      	cmp	r4, #0
 800c634:	d04b      	beq.n	800c6ce <_malloc_r+0xea>
 800c636:	6823      	ldr	r3, [r4, #0]
 800c638:	4639      	mov	r1, r7
 800c63a:	4630      	mov	r0, r6
 800c63c:	eb04 0903 	add.w	r9, r4, r3
 800c640:	f000 ff4a 	bl	800d4d8 <_sbrk_r>
 800c644:	4581      	cmp	r9, r0
 800c646:	d142      	bne.n	800c6ce <_malloc_r+0xea>
 800c648:	6821      	ldr	r1, [r4, #0]
 800c64a:	1a6d      	subs	r5, r5, r1
 800c64c:	4629      	mov	r1, r5
 800c64e:	4630      	mov	r0, r6
 800c650:	f7ff ffa6 	bl	800c5a0 <sbrk_aligned>
 800c654:	3001      	adds	r0, #1
 800c656:	d03a      	beq.n	800c6ce <_malloc_r+0xea>
 800c658:	6823      	ldr	r3, [r4, #0]
 800c65a:	442b      	add	r3, r5
 800c65c:	6023      	str	r3, [r4, #0]
 800c65e:	f8d8 3000 	ldr.w	r3, [r8]
 800c662:	685a      	ldr	r2, [r3, #4]
 800c664:	bb62      	cbnz	r2, 800c6c0 <_malloc_r+0xdc>
 800c666:	f8c8 7000 	str.w	r7, [r8]
 800c66a:	e00f      	b.n	800c68c <_malloc_r+0xa8>
 800c66c:	6822      	ldr	r2, [r4, #0]
 800c66e:	1b52      	subs	r2, r2, r5
 800c670:	d420      	bmi.n	800c6b4 <_malloc_r+0xd0>
 800c672:	2a0b      	cmp	r2, #11
 800c674:	d917      	bls.n	800c6a6 <_malloc_r+0xc2>
 800c676:	1961      	adds	r1, r4, r5
 800c678:	42a3      	cmp	r3, r4
 800c67a:	6025      	str	r5, [r4, #0]
 800c67c:	bf18      	it	ne
 800c67e:	6059      	strne	r1, [r3, #4]
 800c680:	6863      	ldr	r3, [r4, #4]
 800c682:	bf08      	it	eq
 800c684:	f8c8 1000 	streq.w	r1, [r8]
 800c688:	5162      	str	r2, [r4, r5]
 800c68a:	604b      	str	r3, [r1, #4]
 800c68c:	4630      	mov	r0, r6
 800c68e:	f000 f841 	bl	800c714 <__malloc_unlock>
 800c692:	f104 000b 	add.w	r0, r4, #11
 800c696:	1d23      	adds	r3, r4, #4
 800c698:	f020 0007 	bic.w	r0, r0, #7
 800c69c:	1ac2      	subs	r2, r0, r3
 800c69e:	bf1c      	itt	ne
 800c6a0:	1a1b      	subne	r3, r3, r0
 800c6a2:	50a3      	strne	r3, [r4, r2]
 800c6a4:	e7af      	b.n	800c606 <_malloc_r+0x22>
 800c6a6:	6862      	ldr	r2, [r4, #4]
 800c6a8:	42a3      	cmp	r3, r4
 800c6aa:	bf0c      	ite	eq
 800c6ac:	f8c8 2000 	streq.w	r2, [r8]
 800c6b0:	605a      	strne	r2, [r3, #4]
 800c6b2:	e7eb      	b.n	800c68c <_malloc_r+0xa8>
 800c6b4:	4623      	mov	r3, r4
 800c6b6:	6864      	ldr	r4, [r4, #4]
 800c6b8:	e7ae      	b.n	800c618 <_malloc_r+0x34>
 800c6ba:	463c      	mov	r4, r7
 800c6bc:	687f      	ldr	r7, [r7, #4]
 800c6be:	e7b6      	b.n	800c62e <_malloc_r+0x4a>
 800c6c0:	461a      	mov	r2, r3
 800c6c2:	685b      	ldr	r3, [r3, #4]
 800c6c4:	42a3      	cmp	r3, r4
 800c6c6:	d1fb      	bne.n	800c6c0 <_malloc_r+0xdc>
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	6053      	str	r3, [r2, #4]
 800c6cc:	e7de      	b.n	800c68c <_malloc_r+0xa8>
 800c6ce:	230c      	movs	r3, #12
 800c6d0:	6033      	str	r3, [r6, #0]
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	f000 f81e 	bl	800c714 <__malloc_unlock>
 800c6d8:	e794      	b.n	800c604 <_malloc_r+0x20>
 800c6da:	6005      	str	r5, [r0, #0]
 800c6dc:	e7d6      	b.n	800c68c <_malloc_r+0xa8>
 800c6de:	bf00      	nop
 800c6e0:	200010d4 	.word	0x200010d4

0800c6e4 <__ascii_mbtowc>:
 800c6e4:	b082      	sub	sp, #8
 800c6e6:	b901      	cbnz	r1, 800c6ea <__ascii_mbtowc+0x6>
 800c6e8:	a901      	add	r1, sp, #4
 800c6ea:	b142      	cbz	r2, 800c6fe <__ascii_mbtowc+0x1a>
 800c6ec:	b14b      	cbz	r3, 800c702 <__ascii_mbtowc+0x1e>
 800c6ee:	7813      	ldrb	r3, [r2, #0]
 800c6f0:	600b      	str	r3, [r1, #0]
 800c6f2:	7812      	ldrb	r2, [r2, #0]
 800c6f4:	1e10      	subs	r0, r2, #0
 800c6f6:	bf18      	it	ne
 800c6f8:	2001      	movne	r0, #1
 800c6fa:	b002      	add	sp, #8
 800c6fc:	4770      	bx	lr
 800c6fe:	4610      	mov	r0, r2
 800c700:	e7fb      	b.n	800c6fa <__ascii_mbtowc+0x16>
 800c702:	f06f 0001 	mvn.w	r0, #1
 800c706:	e7f8      	b.n	800c6fa <__ascii_mbtowc+0x16>

0800c708 <__malloc_lock>:
 800c708:	4801      	ldr	r0, [pc, #4]	@ (800c710 <__malloc_lock+0x8>)
 800c70a:	f7fe bd50 	b.w	800b1ae <__retarget_lock_acquire_recursive>
 800c70e:	bf00      	nop
 800c710:	200010cc 	.word	0x200010cc

0800c714 <__malloc_unlock>:
 800c714:	4801      	ldr	r0, [pc, #4]	@ (800c71c <__malloc_unlock+0x8>)
 800c716:	f7fe bd4b 	b.w	800b1b0 <__retarget_lock_release_recursive>
 800c71a:	bf00      	nop
 800c71c:	200010cc 	.word	0x200010cc

0800c720 <_Balloc>:
 800c720:	b570      	push	{r4, r5, r6, lr}
 800c722:	69c6      	ldr	r6, [r0, #28]
 800c724:	4604      	mov	r4, r0
 800c726:	460d      	mov	r5, r1
 800c728:	b976      	cbnz	r6, 800c748 <_Balloc+0x28>
 800c72a:	2010      	movs	r0, #16
 800c72c:	f7ff ff30 	bl	800c590 <malloc>
 800c730:	4602      	mov	r2, r0
 800c732:	61e0      	str	r0, [r4, #28]
 800c734:	b920      	cbnz	r0, 800c740 <_Balloc+0x20>
 800c736:	4b18      	ldr	r3, [pc, #96]	@ (800c798 <_Balloc+0x78>)
 800c738:	4818      	ldr	r0, [pc, #96]	@ (800c79c <_Balloc+0x7c>)
 800c73a:	216b      	movs	r1, #107	@ 0x6b
 800c73c:	f000 fedc 	bl	800d4f8 <__assert_func>
 800c740:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c744:	6006      	str	r6, [r0, #0]
 800c746:	60c6      	str	r6, [r0, #12]
 800c748:	69e6      	ldr	r6, [r4, #28]
 800c74a:	68f3      	ldr	r3, [r6, #12]
 800c74c:	b183      	cbz	r3, 800c770 <_Balloc+0x50>
 800c74e:	69e3      	ldr	r3, [r4, #28]
 800c750:	68db      	ldr	r3, [r3, #12]
 800c752:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c756:	b9b8      	cbnz	r0, 800c788 <_Balloc+0x68>
 800c758:	2101      	movs	r1, #1
 800c75a:	fa01 f605 	lsl.w	r6, r1, r5
 800c75e:	1d72      	adds	r2, r6, #5
 800c760:	0092      	lsls	r2, r2, #2
 800c762:	4620      	mov	r0, r4
 800c764:	f000 fee6 	bl	800d534 <_calloc_r>
 800c768:	b160      	cbz	r0, 800c784 <_Balloc+0x64>
 800c76a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c76e:	e00e      	b.n	800c78e <_Balloc+0x6e>
 800c770:	2221      	movs	r2, #33	@ 0x21
 800c772:	2104      	movs	r1, #4
 800c774:	4620      	mov	r0, r4
 800c776:	f000 fedd 	bl	800d534 <_calloc_r>
 800c77a:	69e3      	ldr	r3, [r4, #28]
 800c77c:	60f0      	str	r0, [r6, #12]
 800c77e:	68db      	ldr	r3, [r3, #12]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d1e4      	bne.n	800c74e <_Balloc+0x2e>
 800c784:	2000      	movs	r0, #0
 800c786:	bd70      	pop	{r4, r5, r6, pc}
 800c788:	6802      	ldr	r2, [r0, #0]
 800c78a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c78e:	2300      	movs	r3, #0
 800c790:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c794:	e7f7      	b.n	800c786 <_Balloc+0x66>
 800c796:	bf00      	nop
 800c798:	0800ec4a 	.word	0x0800ec4a
 800c79c:	0800ed2a 	.word	0x0800ed2a

0800c7a0 <_Bfree>:
 800c7a0:	b570      	push	{r4, r5, r6, lr}
 800c7a2:	69c6      	ldr	r6, [r0, #28]
 800c7a4:	4605      	mov	r5, r0
 800c7a6:	460c      	mov	r4, r1
 800c7a8:	b976      	cbnz	r6, 800c7c8 <_Bfree+0x28>
 800c7aa:	2010      	movs	r0, #16
 800c7ac:	f7ff fef0 	bl	800c590 <malloc>
 800c7b0:	4602      	mov	r2, r0
 800c7b2:	61e8      	str	r0, [r5, #28]
 800c7b4:	b920      	cbnz	r0, 800c7c0 <_Bfree+0x20>
 800c7b6:	4b09      	ldr	r3, [pc, #36]	@ (800c7dc <_Bfree+0x3c>)
 800c7b8:	4809      	ldr	r0, [pc, #36]	@ (800c7e0 <_Bfree+0x40>)
 800c7ba:	218f      	movs	r1, #143	@ 0x8f
 800c7bc:	f000 fe9c 	bl	800d4f8 <__assert_func>
 800c7c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c7c4:	6006      	str	r6, [r0, #0]
 800c7c6:	60c6      	str	r6, [r0, #12]
 800c7c8:	b13c      	cbz	r4, 800c7da <_Bfree+0x3a>
 800c7ca:	69eb      	ldr	r3, [r5, #28]
 800c7cc:	6862      	ldr	r2, [r4, #4]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c7d4:	6021      	str	r1, [r4, #0]
 800c7d6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c7da:	bd70      	pop	{r4, r5, r6, pc}
 800c7dc:	0800ec4a 	.word	0x0800ec4a
 800c7e0:	0800ed2a 	.word	0x0800ed2a

0800c7e4 <__multadd>:
 800c7e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c7e8:	690d      	ldr	r5, [r1, #16]
 800c7ea:	4607      	mov	r7, r0
 800c7ec:	460c      	mov	r4, r1
 800c7ee:	461e      	mov	r6, r3
 800c7f0:	f101 0c14 	add.w	ip, r1, #20
 800c7f4:	2000      	movs	r0, #0
 800c7f6:	f8dc 3000 	ldr.w	r3, [ip]
 800c7fa:	b299      	uxth	r1, r3
 800c7fc:	fb02 6101 	mla	r1, r2, r1, r6
 800c800:	0c1e      	lsrs	r6, r3, #16
 800c802:	0c0b      	lsrs	r3, r1, #16
 800c804:	fb02 3306 	mla	r3, r2, r6, r3
 800c808:	b289      	uxth	r1, r1
 800c80a:	3001      	adds	r0, #1
 800c80c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c810:	4285      	cmp	r5, r0
 800c812:	f84c 1b04 	str.w	r1, [ip], #4
 800c816:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c81a:	dcec      	bgt.n	800c7f6 <__multadd+0x12>
 800c81c:	b30e      	cbz	r6, 800c862 <__multadd+0x7e>
 800c81e:	68a3      	ldr	r3, [r4, #8]
 800c820:	42ab      	cmp	r3, r5
 800c822:	dc19      	bgt.n	800c858 <__multadd+0x74>
 800c824:	6861      	ldr	r1, [r4, #4]
 800c826:	4638      	mov	r0, r7
 800c828:	3101      	adds	r1, #1
 800c82a:	f7ff ff79 	bl	800c720 <_Balloc>
 800c82e:	4680      	mov	r8, r0
 800c830:	b928      	cbnz	r0, 800c83e <__multadd+0x5a>
 800c832:	4602      	mov	r2, r0
 800c834:	4b0c      	ldr	r3, [pc, #48]	@ (800c868 <__multadd+0x84>)
 800c836:	480d      	ldr	r0, [pc, #52]	@ (800c86c <__multadd+0x88>)
 800c838:	21ba      	movs	r1, #186	@ 0xba
 800c83a:	f000 fe5d 	bl	800d4f8 <__assert_func>
 800c83e:	6922      	ldr	r2, [r4, #16]
 800c840:	3202      	adds	r2, #2
 800c842:	f104 010c 	add.w	r1, r4, #12
 800c846:	0092      	lsls	r2, r2, #2
 800c848:	300c      	adds	r0, #12
 800c84a:	f7fe fcba 	bl	800b1c2 <memcpy>
 800c84e:	4621      	mov	r1, r4
 800c850:	4638      	mov	r0, r7
 800c852:	f7ff ffa5 	bl	800c7a0 <_Bfree>
 800c856:	4644      	mov	r4, r8
 800c858:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c85c:	3501      	adds	r5, #1
 800c85e:	615e      	str	r6, [r3, #20]
 800c860:	6125      	str	r5, [r4, #16]
 800c862:	4620      	mov	r0, r4
 800c864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c868:	0800ecb9 	.word	0x0800ecb9
 800c86c:	0800ed2a 	.word	0x0800ed2a

0800c870 <__s2b>:
 800c870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c874:	460c      	mov	r4, r1
 800c876:	4615      	mov	r5, r2
 800c878:	461f      	mov	r7, r3
 800c87a:	2209      	movs	r2, #9
 800c87c:	3308      	adds	r3, #8
 800c87e:	4606      	mov	r6, r0
 800c880:	fb93 f3f2 	sdiv	r3, r3, r2
 800c884:	2100      	movs	r1, #0
 800c886:	2201      	movs	r2, #1
 800c888:	429a      	cmp	r2, r3
 800c88a:	db09      	blt.n	800c8a0 <__s2b+0x30>
 800c88c:	4630      	mov	r0, r6
 800c88e:	f7ff ff47 	bl	800c720 <_Balloc>
 800c892:	b940      	cbnz	r0, 800c8a6 <__s2b+0x36>
 800c894:	4602      	mov	r2, r0
 800c896:	4b19      	ldr	r3, [pc, #100]	@ (800c8fc <__s2b+0x8c>)
 800c898:	4819      	ldr	r0, [pc, #100]	@ (800c900 <__s2b+0x90>)
 800c89a:	21d3      	movs	r1, #211	@ 0xd3
 800c89c:	f000 fe2c 	bl	800d4f8 <__assert_func>
 800c8a0:	0052      	lsls	r2, r2, #1
 800c8a2:	3101      	adds	r1, #1
 800c8a4:	e7f0      	b.n	800c888 <__s2b+0x18>
 800c8a6:	9b08      	ldr	r3, [sp, #32]
 800c8a8:	6143      	str	r3, [r0, #20]
 800c8aa:	2d09      	cmp	r5, #9
 800c8ac:	f04f 0301 	mov.w	r3, #1
 800c8b0:	6103      	str	r3, [r0, #16]
 800c8b2:	dd16      	ble.n	800c8e2 <__s2b+0x72>
 800c8b4:	f104 0909 	add.w	r9, r4, #9
 800c8b8:	46c8      	mov	r8, r9
 800c8ba:	442c      	add	r4, r5
 800c8bc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c8c0:	4601      	mov	r1, r0
 800c8c2:	3b30      	subs	r3, #48	@ 0x30
 800c8c4:	220a      	movs	r2, #10
 800c8c6:	4630      	mov	r0, r6
 800c8c8:	f7ff ff8c 	bl	800c7e4 <__multadd>
 800c8cc:	45a0      	cmp	r8, r4
 800c8ce:	d1f5      	bne.n	800c8bc <__s2b+0x4c>
 800c8d0:	f1a5 0408 	sub.w	r4, r5, #8
 800c8d4:	444c      	add	r4, r9
 800c8d6:	1b2d      	subs	r5, r5, r4
 800c8d8:	1963      	adds	r3, r4, r5
 800c8da:	42bb      	cmp	r3, r7
 800c8dc:	db04      	blt.n	800c8e8 <__s2b+0x78>
 800c8de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8e2:	340a      	adds	r4, #10
 800c8e4:	2509      	movs	r5, #9
 800c8e6:	e7f6      	b.n	800c8d6 <__s2b+0x66>
 800c8e8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c8ec:	4601      	mov	r1, r0
 800c8ee:	3b30      	subs	r3, #48	@ 0x30
 800c8f0:	220a      	movs	r2, #10
 800c8f2:	4630      	mov	r0, r6
 800c8f4:	f7ff ff76 	bl	800c7e4 <__multadd>
 800c8f8:	e7ee      	b.n	800c8d8 <__s2b+0x68>
 800c8fa:	bf00      	nop
 800c8fc:	0800ecb9 	.word	0x0800ecb9
 800c900:	0800ed2a 	.word	0x0800ed2a

0800c904 <__hi0bits>:
 800c904:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c908:	4603      	mov	r3, r0
 800c90a:	bf36      	itet	cc
 800c90c:	0403      	lslcc	r3, r0, #16
 800c90e:	2000      	movcs	r0, #0
 800c910:	2010      	movcc	r0, #16
 800c912:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c916:	bf3c      	itt	cc
 800c918:	021b      	lslcc	r3, r3, #8
 800c91a:	3008      	addcc	r0, #8
 800c91c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c920:	bf3c      	itt	cc
 800c922:	011b      	lslcc	r3, r3, #4
 800c924:	3004      	addcc	r0, #4
 800c926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c92a:	bf3c      	itt	cc
 800c92c:	009b      	lslcc	r3, r3, #2
 800c92e:	3002      	addcc	r0, #2
 800c930:	2b00      	cmp	r3, #0
 800c932:	db05      	blt.n	800c940 <__hi0bits+0x3c>
 800c934:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c938:	f100 0001 	add.w	r0, r0, #1
 800c93c:	bf08      	it	eq
 800c93e:	2020      	moveq	r0, #32
 800c940:	4770      	bx	lr

0800c942 <__lo0bits>:
 800c942:	6803      	ldr	r3, [r0, #0]
 800c944:	4602      	mov	r2, r0
 800c946:	f013 0007 	ands.w	r0, r3, #7
 800c94a:	d00b      	beq.n	800c964 <__lo0bits+0x22>
 800c94c:	07d9      	lsls	r1, r3, #31
 800c94e:	d421      	bmi.n	800c994 <__lo0bits+0x52>
 800c950:	0798      	lsls	r0, r3, #30
 800c952:	bf49      	itett	mi
 800c954:	085b      	lsrmi	r3, r3, #1
 800c956:	089b      	lsrpl	r3, r3, #2
 800c958:	2001      	movmi	r0, #1
 800c95a:	6013      	strmi	r3, [r2, #0]
 800c95c:	bf5c      	itt	pl
 800c95e:	6013      	strpl	r3, [r2, #0]
 800c960:	2002      	movpl	r0, #2
 800c962:	4770      	bx	lr
 800c964:	b299      	uxth	r1, r3
 800c966:	b909      	cbnz	r1, 800c96c <__lo0bits+0x2a>
 800c968:	0c1b      	lsrs	r3, r3, #16
 800c96a:	2010      	movs	r0, #16
 800c96c:	b2d9      	uxtb	r1, r3
 800c96e:	b909      	cbnz	r1, 800c974 <__lo0bits+0x32>
 800c970:	3008      	adds	r0, #8
 800c972:	0a1b      	lsrs	r3, r3, #8
 800c974:	0719      	lsls	r1, r3, #28
 800c976:	bf04      	itt	eq
 800c978:	091b      	lsreq	r3, r3, #4
 800c97a:	3004      	addeq	r0, #4
 800c97c:	0799      	lsls	r1, r3, #30
 800c97e:	bf04      	itt	eq
 800c980:	089b      	lsreq	r3, r3, #2
 800c982:	3002      	addeq	r0, #2
 800c984:	07d9      	lsls	r1, r3, #31
 800c986:	d403      	bmi.n	800c990 <__lo0bits+0x4e>
 800c988:	085b      	lsrs	r3, r3, #1
 800c98a:	f100 0001 	add.w	r0, r0, #1
 800c98e:	d003      	beq.n	800c998 <__lo0bits+0x56>
 800c990:	6013      	str	r3, [r2, #0]
 800c992:	4770      	bx	lr
 800c994:	2000      	movs	r0, #0
 800c996:	4770      	bx	lr
 800c998:	2020      	movs	r0, #32
 800c99a:	4770      	bx	lr

0800c99c <__i2b>:
 800c99c:	b510      	push	{r4, lr}
 800c99e:	460c      	mov	r4, r1
 800c9a0:	2101      	movs	r1, #1
 800c9a2:	f7ff febd 	bl	800c720 <_Balloc>
 800c9a6:	4602      	mov	r2, r0
 800c9a8:	b928      	cbnz	r0, 800c9b6 <__i2b+0x1a>
 800c9aa:	4b05      	ldr	r3, [pc, #20]	@ (800c9c0 <__i2b+0x24>)
 800c9ac:	4805      	ldr	r0, [pc, #20]	@ (800c9c4 <__i2b+0x28>)
 800c9ae:	f240 1145 	movw	r1, #325	@ 0x145
 800c9b2:	f000 fda1 	bl	800d4f8 <__assert_func>
 800c9b6:	2301      	movs	r3, #1
 800c9b8:	6144      	str	r4, [r0, #20]
 800c9ba:	6103      	str	r3, [r0, #16]
 800c9bc:	bd10      	pop	{r4, pc}
 800c9be:	bf00      	nop
 800c9c0:	0800ecb9 	.word	0x0800ecb9
 800c9c4:	0800ed2a 	.word	0x0800ed2a

0800c9c8 <__multiply>:
 800c9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9cc:	4614      	mov	r4, r2
 800c9ce:	690a      	ldr	r2, [r1, #16]
 800c9d0:	6923      	ldr	r3, [r4, #16]
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	bfa8      	it	ge
 800c9d6:	4623      	movge	r3, r4
 800c9d8:	460f      	mov	r7, r1
 800c9da:	bfa4      	itt	ge
 800c9dc:	460c      	movge	r4, r1
 800c9de:	461f      	movge	r7, r3
 800c9e0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c9e4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c9e8:	68a3      	ldr	r3, [r4, #8]
 800c9ea:	6861      	ldr	r1, [r4, #4]
 800c9ec:	eb0a 0609 	add.w	r6, sl, r9
 800c9f0:	42b3      	cmp	r3, r6
 800c9f2:	b085      	sub	sp, #20
 800c9f4:	bfb8      	it	lt
 800c9f6:	3101      	addlt	r1, #1
 800c9f8:	f7ff fe92 	bl	800c720 <_Balloc>
 800c9fc:	b930      	cbnz	r0, 800ca0c <__multiply+0x44>
 800c9fe:	4602      	mov	r2, r0
 800ca00:	4b44      	ldr	r3, [pc, #272]	@ (800cb14 <__multiply+0x14c>)
 800ca02:	4845      	ldr	r0, [pc, #276]	@ (800cb18 <__multiply+0x150>)
 800ca04:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ca08:	f000 fd76 	bl	800d4f8 <__assert_func>
 800ca0c:	f100 0514 	add.w	r5, r0, #20
 800ca10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ca14:	462b      	mov	r3, r5
 800ca16:	2200      	movs	r2, #0
 800ca18:	4543      	cmp	r3, r8
 800ca1a:	d321      	bcc.n	800ca60 <__multiply+0x98>
 800ca1c:	f107 0114 	add.w	r1, r7, #20
 800ca20:	f104 0214 	add.w	r2, r4, #20
 800ca24:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ca28:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ca2c:	9302      	str	r3, [sp, #8]
 800ca2e:	1b13      	subs	r3, r2, r4
 800ca30:	3b15      	subs	r3, #21
 800ca32:	f023 0303 	bic.w	r3, r3, #3
 800ca36:	3304      	adds	r3, #4
 800ca38:	f104 0715 	add.w	r7, r4, #21
 800ca3c:	42ba      	cmp	r2, r7
 800ca3e:	bf38      	it	cc
 800ca40:	2304      	movcc	r3, #4
 800ca42:	9301      	str	r3, [sp, #4]
 800ca44:	9b02      	ldr	r3, [sp, #8]
 800ca46:	9103      	str	r1, [sp, #12]
 800ca48:	428b      	cmp	r3, r1
 800ca4a:	d80c      	bhi.n	800ca66 <__multiply+0x9e>
 800ca4c:	2e00      	cmp	r6, #0
 800ca4e:	dd03      	ble.n	800ca58 <__multiply+0x90>
 800ca50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d05b      	beq.n	800cb10 <__multiply+0x148>
 800ca58:	6106      	str	r6, [r0, #16]
 800ca5a:	b005      	add	sp, #20
 800ca5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca60:	f843 2b04 	str.w	r2, [r3], #4
 800ca64:	e7d8      	b.n	800ca18 <__multiply+0x50>
 800ca66:	f8b1 a000 	ldrh.w	sl, [r1]
 800ca6a:	f1ba 0f00 	cmp.w	sl, #0
 800ca6e:	d024      	beq.n	800caba <__multiply+0xf2>
 800ca70:	f104 0e14 	add.w	lr, r4, #20
 800ca74:	46a9      	mov	r9, r5
 800ca76:	f04f 0c00 	mov.w	ip, #0
 800ca7a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ca7e:	f8d9 3000 	ldr.w	r3, [r9]
 800ca82:	fa1f fb87 	uxth.w	fp, r7
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	fb0a 330b 	mla	r3, sl, fp, r3
 800ca8c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800ca90:	f8d9 7000 	ldr.w	r7, [r9]
 800ca94:	4463      	add	r3, ip
 800ca96:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800ca9a:	fb0a c70b 	mla	r7, sl, fp, ip
 800ca9e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800caa2:	b29b      	uxth	r3, r3
 800caa4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800caa8:	4572      	cmp	r2, lr
 800caaa:	f849 3b04 	str.w	r3, [r9], #4
 800caae:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cab2:	d8e2      	bhi.n	800ca7a <__multiply+0xb2>
 800cab4:	9b01      	ldr	r3, [sp, #4]
 800cab6:	f845 c003 	str.w	ip, [r5, r3]
 800caba:	9b03      	ldr	r3, [sp, #12]
 800cabc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cac0:	3104      	adds	r1, #4
 800cac2:	f1b9 0f00 	cmp.w	r9, #0
 800cac6:	d021      	beq.n	800cb0c <__multiply+0x144>
 800cac8:	682b      	ldr	r3, [r5, #0]
 800caca:	f104 0c14 	add.w	ip, r4, #20
 800cace:	46ae      	mov	lr, r5
 800cad0:	f04f 0a00 	mov.w	sl, #0
 800cad4:	f8bc b000 	ldrh.w	fp, [ip]
 800cad8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cadc:	fb09 770b 	mla	r7, r9, fp, r7
 800cae0:	4457      	add	r7, sl
 800cae2:	b29b      	uxth	r3, r3
 800cae4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cae8:	f84e 3b04 	str.w	r3, [lr], #4
 800caec:	f85c 3b04 	ldr.w	r3, [ip], #4
 800caf0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800caf4:	f8be 3000 	ldrh.w	r3, [lr]
 800caf8:	fb09 330a 	mla	r3, r9, sl, r3
 800cafc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cb00:	4562      	cmp	r2, ip
 800cb02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cb06:	d8e5      	bhi.n	800cad4 <__multiply+0x10c>
 800cb08:	9f01      	ldr	r7, [sp, #4]
 800cb0a:	51eb      	str	r3, [r5, r7]
 800cb0c:	3504      	adds	r5, #4
 800cb0e:	e799      	b.n	800ca44 <__multiply+0x7c>
 800cb10:	3e01      	subs	r6, #1
 800cb12:	e79b      	b.n	800ca4c <__multiply+0x84>
 800cb14:	0800ecb9 	.word	0x0800ecb9
 800cb18:	0800ed2a 	.word	0x0800ed2a

0800cb1c <__pow5mult>:
 800cb1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb20:	4615      	mov	r5, r2
 800cb22:	f012 0203 	ands.w	r2, r2, #3
 800cb26:	4607      	mov	r7, r0
 800cb28:	460e      	mov	r6, r1
 800cb2a:	d007      	beq.n	800cb3c <__pow5mult+0x20>
 800cb2c:	4c25      	ldr	r4, [pc, #148]	@ (800cbc4 <__pow5mult+0xa8>)
 800cb2e:	3a01      	subs	r2, #1
 800cb30:	2300      	movs	r3, #0
 800cb32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cb36:	f7ff fe55 	bl	800c7e4 <__multadd>
 800cb3a:	4606      	mov	r6, r0
 800cb3c:	10ad      	asrs	r5, r5, #2
 800cb3e:	d03d      	beq.n	800cbbc <__pow5mult+0xa0>
 800cb40:	69fc      	ldr	r4, [r7, #28]
 800cb42:	b97c      	cbnz	r4, 800cb64 <__pow5mult+0x48>
 800cb44:	2010      	movs	r0, #16
 800cb46:	f7ff fd23 	bl	800c590 <malloc>
 800cb4a:	4602      	mov	r2, r0
 800cb4c:	61f8      	str	r0, [r7, #28]
 800cb4e:	b928      	cbnz	r0, 800cb5c <__pow5mult+0x40>
 800cb50:	4b1d      	ldr	r3, [pc, #116]	@ (800cbc8 <__pow5mult+0xac>)
 800cb52:	481e      	ldr	r0, [pc, #120]	@ (800cbcc <__pow5mult+0xb0>)
 800cb54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cb58:	f000 fcce 	bl	800d4f8 <__assert_func>
 800cb5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cb60:	6004      	str	r4, [r0, #0]
 800cb62:	60c4      	str	r4, [r0, #12]
 800cb64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cb68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cb6c:	b94c      	cbnz	r4, 800cb82 <__pow5mult+0x66>
 800cb6e:	f240 2171 	movw	r1, #625	@ 0x271
 800cb72:	4638      	mov	r0, r7
 800cb74:	f7ff ff12 	bl	800c99c <__i2b>
 800cb78:	2300      	movs	r3, #0
 800cb7a:	f8c8 0008 	str.w	r0, [r8, #8]
 800cb7e:	4604      	mov	r4, r0
 800cb80:	6003      	str	r3, [r0, #0]
 800cb82:	f04f 0900 	mov.w	r9, #0
 800cb86:	07eb      	lsls	r3, r5, #31
 800cb88:	d50a      	bpl.n	800cba0 <__pow5mult+0x84>
 800cb8a:	4631      	mov	r1, r6
 800cb8c:	4622      	mov	r2, r4
 800cb8e:	4638      	mov	r0, r7
 800cb90:	f7ff ff1a 	bl	800c9c8 <__multiply>
 800cb94:	4631      	mov	r1, r6
 800cb96:	4680      	mov	r8, r0
 800cb98:	4638      	mov	r0, r7
 800cb9a:	f7ff fe01 	bl	800c7a0 <_Bfree>
 800cb9e:	4646      	mov	r6, r8
 800cba0:	106d      	asrs	r5, r5, #1
 800cba2:	d00b      	beq.n	800cbbc <__pow5mult+0xa0>
 800cba4:	6820      	ldr	r0, [r4, #0]
 800cba6:	b938      	cbnz	r0, 800cbb8 <__pow5mult+0x9c>
 800cba8:	4622      	mov	r2, r4
 800cbaa:	4621      	mov	r1, r4
 800cbac:	4638      	mov	r0, r7
 800cbae:	f7ff ff0b 	bl	800c9c8 <__multiply>
 800cbb2:	6020      	str	r0, [r4, #0]
 800cbb4:	f8c0 9000 	str.w	r9, [r0]
 800cbb8:	4604      	mov	r4, r0
 800cbba:	e7e4      	b.n	800cb86 <__pow5mult+0x6a>
 800cbbc:	4630      	mov	r0, r6
 800cbbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbc2:	bf00      	nop
 800cbc4:	0800ed84 	.word	0x0800ed84
 800cbc8:	0800ec4a 	.word	0x0800ec4a
 800cbcc:	0800ed2a 	.word	0x0800ed2a

0800cbd0 <__lshift>:
 800cbd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbd4:	460c      	mov	r4, r1
 800cbd6:	6849      	ldr	r1, [r1, #4]
 800cbd8:	6923      	ldr	r3, [r4, #16]
 800cbda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cbde:	68a3      	ldr	r3, [r4, #8]
 800cbe0:	4607      	mov	r7, r0
 800cbe2:	4691      	mov	r9, r2
 800cbe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cbe8:	f108 0601 	add.w	r6, r8, #1
 800cbec:	42b3      	cmp	r3, r6
 800cbee:	db0b      	blt.n	800cc08 <__lshift+0x38>
 800cbf0:	4638      	mov	r0, r7
 800cbf2:	f7ff fd95 	bl	800c720 <_Balloc>
 800cbf6:	4605      	mov	r5, r0
 800cbf8:	b948      	cbnz	r0, 800cc0e <__lshift+0x3e>
 800cbfa:	4602      	mov	r2, r0
 800cbfc:	4b28      	ldr	r3, [pc, #160]	@ (800cca0 <__lshift+0xd0>)
 800cbfe:	4829      	ldr	r0, [pc, #164]	@ (800cca4 <__lshift+0xd4>)
 800cc00:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cc04:	f000 fc78 	bl	800d4f8 <__assert_func>
 800cc08:	3101      	adds	r1, #1
 800cc0a:	005b      	lsls	r3, r3, #1
 800cc0c:	e7ee      	b.n	800cbec <__lshift+0x1c>
 800cc0e:	2300      	movs	r3, #0
 800cc10:	f100 0114 	add.w	r1, r0, #20
 800cc14:	f100 0210 	add.w	r2, r0, #16
 800cc18:	4618      	mov	r0, r3
 800cc1a:	4553      	cmp	r3, sl
 800cc1c:	db33      	blt.n	800cc86 <__lshift+0xb6>
 800cc1e:	6920      	ldr	r0, [r4, #16]
 800cc20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cc24:	f104 0314 	add.w	r3, r4, #20
 800cc28:	f019 091f 	ands.w	r9, r9, #31
 800cc2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cc30:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cc34:	d02b      	beq.n	800cc8e <__lshift+0xbe>
 800cc36:	f1c9 0e20 	rsb	lr, r9, #32
 800cc3a:	468a      	mov	sl, r1
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	6818      	ldr	r0, [r3, #0]
 800cc40:	fa00 f009 	lsl.w	r0, r0, r9
 800cc44:	4310      	orrs	r0, r2
 800cc46:	f84a 0b04 	str.w	r0, [sl], #4
 800cc4a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc4e:	459c      	cmp	ip, r3
 800cc50:	fa22 f20e 	lsr.w	r2, r2, lr
 800cc54:	d8f3      	bhi.n	800cc3e <__lshift+0x6e>
 800cc56:	ebac 0304 	sub.w	r3, ip, r4
 800cc5a:	3b15      	subs	r3, #21
 800cc5c:	f023 0303 	bic.w	r3, r3, #3
 800cc60:	3304      	adds	r3, #4
 800cc62:	f104 0015 	add.w	r0, r4, #21
 800cc66:	4584      	cmp	ip, r0
 800cc68:	bf38      	it	cc
 800cc6a:	2304      	movcc	r3, #4
 800cc6c:	50ca      	str	r2, [r1, r3]
 800cc6e:	b10a      	cbz	r2, 800cc74 <__lshift+0xa4>
 800cc70:	f108 0602 	add.w	r6, r8, #2
 800cc74:	3e01      	subs	r6, #1
 800cc76:	4638      	mov	r0, r7
 800cc78:	612e      	str	r6, [r5, #16]
 800cc7a:	4621      	mov	r1, r4
 800cc7c:	f7ff fd90 	bl	800c7a0 <_Bfree>
 800cc80:	4628      	mov	r0, r5
 800cc82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc86:	f842 0f04 	str.w	r0, [r2, #4]!
 800cc8a:	3301      	adds	r3, #1
 800cc8c:	e7c5      	b.n	800cc1a <__lshift+0x4a>
 800cc8e:	3904      	subs	r1, #4
 800cc90:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc94:	f841 2f04 	str.w	r2, [r1, #4]!
 800cc98:	459c      	cmp	ip, r3
 800cc9a:	d8f9      	bhi.n	800cc90 <__lshift+0xc0>
 800cc9c:	e7ea      	b.n	800cc74 <__lshift+0xa4>
 800cc9e:	bf00      	nop
 800cca0:	0800ecb9 	.word	0x0800ecb9
 800cca4:	0800ed2a 	.word	0x0800ed2a

0800cca8 <__mcmp>:
 800cca8:	690a      	ldr	r2, [r1, #16]
 800ccaa:	4603      	mov	r3, r0
 800ccac:	6900      	ldr	r0, [r0, #16]
 800ccae:	1a80      	subs	r0, r0, r2
 800ccb0:	b530      	push	{r4, r5, lr}
 800ccb2:	d10e      	bne.n	800ccd2 <__mcmp+0x2a>
 800ccb4:	3314      	adds	r3, #20
 800ccb6:	3114      	adds	r1, #20
 800ccb8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ccbc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ccc0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ccc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ccc8:	4295      	cmp	r5, r2
 800ccca:	d003      	beq.n	800ccd4 <__mcmp+0x2c>
 800cccc:	d205      	bcs.n	800ccda <__mcmp+0x32>
 800ccce:	f04f 30ff 	mov.w	r0, #4294967295
 800ccd2:	bd30      	pop	{r4, r5, pc}
 800ccd4:	42a3      	cmp	r3, r4
 800ccd6:	d3f3      	bcc.n	800ccc0 <__mcmp+0x18>
 800ccd8:	e7fb      	b.n	800ccd2 <__mcmp+0x2a>
 800ccda:	2001      	movs	r0, #1
 800ccdc:	e7f9      	b.n	800ccd2 <__mcmp+0x2a>
	...

0800cce0 <__mdiff>:
 800cce0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cce4:	4689      	mov	r9, r1
 800cce6:	4606      	mov	r6, r0
 800cce8:	4611      	mov	r1, r2
 800ccea:	4648      	mov	r0, r9
 800ccec:	4614      	mov	r4, r2
 800ccee:	f7ff ffdb 	bl	800cca8 <__mcmp>
 800ccf2:	1e05      	subs	r5, r0, #0
 800ccf4:	d112      	bne.n	800cd1c <__mdiff+0x3c>
 800ccf6:	4629      	mov	r1, r5
 800ccf8:	4630      	mov	r0, r6
 800ccfa:	f7ff fd11 	bl	800c720 <_Balloc>
 800ccfe:	4602      	mov	r2, r0
 800cd00:	b928      	cbnz	r0, 800cd0e <__mdiff+0x2e>
 800cd02:	4b3f      	ldr	r3, [pc, #252]	@ (800ce00 <__mdiff+0x120>)
 800cd04:	f240 2137 	movw	r1, #567	@ 0x237
 800cd08:	483e      	ldr	r0, [pc, #248]	@ (800ce04 <__mdiff+0x124>)
 800cd0a:	f000 fbf5 	bl	800d4f8 <__assert_func>
 800cd0e:	2301      	movs	r3, #1
 800cd10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cd14:	4610      	mov	r0, r2
 800cd16:	b003      	add	sp, #12
 800cd18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd1c:	bfbc      	itt	lt
 800cd1e:	464b      	movlt	r3, r9
 800cd20:	46a1      	movlt	r9, r4
 800cd22:	4630      	mov	r0, r6
 800cd24:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cd28:	bfba      	itte	lt
 800cd2a:	461c      	movlt	r4, r3
 800cd2c:	2501      	movlt	r5, #1
 800cd2e:	2500      	movge	r5, #0
 800cd30:	f7ff fcf6 	bl	800c720 <_Balloc>
 800cd34:	4602      	mov	r2, r0
 800cd36:	b918      	cbnz	r0, 800cd40 <__mdiff+0x60>
 800cd38:	4b31      	ldr	r3, [pc, #196]	@ (800ce00 <__mdiff+0x120>)
 800cd3a:	f240 2145 	movw	r1, #581	@ 0x245
 800cd3e:	e7e3      	b.n	800cd08 <__mdiff+0x28>
 800cd40:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cd44:	6926      	ldr	r6, [r4, #16]
 800cd46:	60c5      	str	r5, [r0, #12]
 800cd48:	f109 0310 	add.w	r3, r9, #16
 800cd4c:	f109 0514 	add.w	r5, r9, #20
 800cd50:	f104 0e14 	add.w	lr, r4, #20
 800cd54:	f100 0b14 	add.w	fp, r0, #20
 800cd58:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cd5c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cd60:	9301      	str	r3, [sp, #4]
 800cd62:	46d9      	mov	r9, fp
 800cd64:	f04f 0c00 	mov.w	ip, #0
 800cd68:	9b01      	ldr	r3, [sp, #4]
 800cd6a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cd6e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cd72:	9301      	str	r3, [sp, #4]
 800cd74:	fa1f f38a 	uxth.w	r3, sl
 800cd78:	4619      	mov	r1, r3
 800cd7a:	b283      	uxth	r3, r0
 800cd7c:	1acb      	subs	r3, r1, r3
 800cd7e:	0c00      	lsrs	r0, r0, #16
 800cd80:	4463      	add	r3, ip
 800cd82:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cd86:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cd8a:	b29b      	uxth	r3, r3
 800cd8c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cd90:	4576      	cmp	r6, lr
 800cd92:	f849 3b04 	str.w	r3, [r9], #4
 800cd96:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cd9a:	d8e5      	bhi.n	800cd68 <__mdiff+0x88>
 800cd9c:	1b33      	subs	r3, r6, r4
 800cd9e:	3b15      	subs	r3, #21
 800cda0:	f023 0303 	bic.w	r3, r3, #3
 800cda4:	3415      	adds	r4, #21
 800cda6:	3304      	adds	r3, #4
 800cda8:	42a6      	cmp	r6, r4
 800cdaa:	bf38      	it	cc
 800cdac:	2304      	movcc	r3, #4
 800cdae:	441d      	add	r5, r3
 800cdb0:	445b      	add	r3, fp
 800cdb2:	461e      	mov	r6, r3
 800cdb4:	462c      	mov	r4, r5
 800cdb6:	4544      	cmp	r4, r8
 800cdb8:	d30e      	bcc.n	800cdd8 <__mdiff+0xf8>
 800cdba:	f108 0103 	add.w	r1, r8, #3
 800cdbe:	1b49      	subs	r1, r1, r5
 800cdc0:	f021 0103 	bic.w	r1, r1, #3
 800cdc4:	3d03      	subs	r5, #3
 800cdc6:	45a8      	cmp	r8, r5
 800cdc8:	bf38      	it	cc
 800cdca:	2100      	movcc	r1, #0
 800cdcc:	440b      	add	r3, r1
 800cdce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cdd2:	b191      	cbz	r1, 800cdfa <__mdiff+0x11a>
 800cdd4:	6117      	str	r7, [r2, #16]
 800cdd6:	e79d      	b.n	800cd14 <__mdiff+0x34>
 800cdd8:	f854 1b04 	ldr.w	r1, [r4], #4
 800cddc:	46e6      	mov	lr, ip
 800cdde:	0c08      	lsrs	r0, r1, #16
 800cde0:	fa1c fc81 	uxtah	ip, ip, r1
 800cde4:	4471      	add	r1, lr
 800cde6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cdea:	b289      	uxth	r1, r1
 800cdec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cdf0:	f846 1b04 	str.w	r1, [r6], #4
 800cdf4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cdf8:	e7dd      	b.n	800cdb6 <__mdiff+0xd6>
 800cdfa:	3f01      	subs	r7, #1
 800cdfc:	e7e7      	b.n	800cdce <__mdiff+0xee>
 800cdfe:	bf00      	nop
 800ce00:	0800ecb9 	.word	0x0800ecb9
 800ce04:	0800ed2a 	.word	0x0800ed2a

0800ce08 <__ulp>:
 800ce08:	b082      	sub	sp, #8
 800ce0a:	ed8d 0b00 	vstr	d0, [sp]
 800ce0e:	9a01      	ldr	r2, [sp, #4]
 800ce10:	4b0f      	ldr	r3, [pc, #60]	@ (800ce50 <__ulp+0x48>)
 800ce12:	4013      	ands	r3, r2
 800ce14:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	dc08      	bgt.n	800ce2e <__ulp+0x26>
 800ce1c:	425b      	negs	r3, r3
 800ce1e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ce22:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ce26:	da04      	bge.n	800ce32 <__ulp+0x2a>
 800ce28:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ce2c:	4113      	asrs	r3, r2
 800ce2e:	2200      	movs	r2, #0
 800ce30:	e008      	b.n	800ce44 <__ulp+0x3c>
 800ce32:	f1a2 0314 	sub.w	r3, r2, #20
 800ce36:	2b1e      	cmp	r3, #30
 800ce38:	bfda      	itte	le
 800ce3a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ce3e:	40da      	lsrle	r2, r3
 800ce40:	2201      	movgt	r2, #1
 800ce42:	2300      	movs	r3, #0
 800ce44:	4619      	mov	r1, r3
 800ce46:	4610      	mov	r0, r2
 800ce48:	ec41 0b10 	vmov	d0, r0, r1
 800ce4c:	b002      	add	sp, #8
 800ce4e:	4770      	bx	lr
 800ce50:	7ff00000 	.word	0x7ff00000

0800ce54 <__b2d>:
 800ce54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce58:	6906      	ldr	r6, [r0, #16]
 800ce5a:	f100 0814 	add.w	r8, r0, #20
 800ce5e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ce62:	1f37      	subs	r7, r6, #4
 800ce64:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ce68:	4610      	mov	r0, r2
 800ce6a:	f7ff fd4b 	bl	800c904 <__hi0bits>
 800ce6e:	f1c0 0320 	rsb	r3, r0, #32
 800ce72:	280a      	cmp	r0, #10
 800ce74:	600b      	str	r3, [r1, #0]
 800ce76:	491b      	ldr	r1, [pc, #108]	@ (800cee4 <__b2d+0x90>)
 800ce78:	dc15      	bgt.n	800cea6 <__b2d+0x52>
 800ce7a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ce7e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ce82:	45b8      	cmp	r8, r7
 800ce84:	ea43 0501 	orr.w	r5, r3, r1
 800ce88:	bf34      	ite	cc
 800ce8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ce8e:	2300      	movcs	r3, #0
 800ce90:	3015      	adds	r0, #21
 800ce92:	fa02 f000 	lsl.w	r0, r2, r0
 800ce96:	fa23 f30c 	lsr.w	r3, r3, ip
 800ce9a:	4303      	orrs	r3, r0
 800ce9c:	461c      	mov	r4, r3
 800ce9e:	ec45 4b10 	vmov	d0, r4, r5
 800cea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cea6:	45b8      	cmp	r8, r7
 800cea8:	bf3a      	itte	cc
 800ceaa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ceae:	f1a6 0708 	subcc.w	r7, r6, #8
 800ceb2:	2300      	movcs	r3, #0
 800ceb4:	380b      	subs	r0, #11
 800ceb6:	d012      	beq.n	800cede <__b2d+0x8a>
 800ceb8:	f1c0 0120 	rsb	r1, r0, #32
 800cebc:	fa23 f401 	lsr.w	r4, r3, r1
 800cec0:	4082      	lsls	r2, r0
 800cec2:	4322      	orrs	r2, r4
 800cec4:	4547      	cmp	r7, r8
 800cec6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ceca:	bf8c      	ite	hi
 800cecc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ced0:	2200      	movls	r2, #0
 800ced2:	4083      	lsls	r3, r0
 800ced4:	40ca      	lsrs	r2, r1
 800ced6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ceda:	4313      	orrs	r3, r2
 800cedc:	e7de      	b.n	800ce9c <__b2d+0x48>
 800cede:	ea42 0501 	orr.w	r5, r2, r1
 800cee2:	e7db      	b.n	800ce9c <__b2d+0x48>
 800cee4:	3ff00000 	.word	0x3ff00000

0800cee8 <__d2b>:
 800cee8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ceec:	460f      	mov	r7, r1
 800ceee:	2101      	movs	r1, #1
 800cef0:	ec59 8b10 	vmov	r8, r9, d0
 800cef4:	4616      	mov	r6, r2
 800cef6:	f7ff fc13 	bl	800c720 <_Balloc>
 800cefa:	4604      	mov	r4, r0
 800cefc:	b930      	cbnz	r0, 800cf0c <__d2b+0x24>
 800cefe:	4602      	mov	r2, r0
 800cf00:	4b23      	ldr	r3, [pc, #140]	@ (800cf90 <__d2b+0xa8>)
 800cf02:	4824      	ldr	r0, [pc, #144]	@ (800cf94 <__d2b+0xac>)
 800cf04:	f240 310f 	movw	r1, #783	@ 0x30f
 800cf08:	f000 faf6 	bl	800d4f8 <__assert_func>
 800cf0c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf14:	b10d      	cbz	r5, 800cf1a <__d2b+0x32>
 800cf16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf1a:	9301      	str	r3, [sp, #4]
 800cf1c:	f1b8 0300 	subs.w	r3, r8, #0
 800cf20:	d023      	beq.n	800cf6a <__d2b+0x82>
 800cf22:	4668      	mov	r0, sp
 800cf24:	9300      	str	r3, [sp, #0]
 800cf26:	f7ff fd0c 	bl	800c942 <__lo0bits>
 800cf2a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cf2e:	b1d0      	cbz	r0, 800cf66 <__d2b+0x7e>
 800cf30:	f1c0 0320 	rsb	r3, r0, #32
 800cf34:	fa02 f303 	lsl.w	r3, r2, r3
 800cf38:	430b      	orrs	r3, r1
 800cf3a:	40c2      	lsrs	r2, r0
 800cf3c:	6163      	str	r3, [r4, #20]
 800cf3e:	9201      	str	r2, [sp, #4]
 800cf40:	9b01      	ldr	r3, [sp, #4]
 800cf42:	61a3      	str	r3, [r4, #24]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	bf0c      	ite	eq
 800cf48:	2201      	moveq	r2, #1
 800cf4a:	2202      	movne	r2, #2
 800cf4c:	6122      	str	r2, [r4, #16]
 800cf4e:	b1a5      	cbz	r5, 800cf7a <__d2b+0x92>
 800cf50:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cf54:	4405      	add	r5, r0
 800cf56:	603d      	str	r5, [r7, #0]
 800cf58:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cf5c:	6030      	str	r0, [r6, #0]
 800cf5e:	4620      	mov	r0, r4
 800cf60:	b003      	add	sp, #12
 800cf62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf66:	6161      	str	r1, [r4, #20]
 800cf68:	e7ea      	b.n	800cf40 <__d2b+0x58>
 800cf6a:	a801      	add	r0, sp, #4
 800cf6c:	f7ff fce9 	bl	800c942 <__lo0bits>
 800cf70:	9b01      	ldr	r3, [sp, #4]
 800cf72:	6163      	str	r3, [r4, #20]
 800cf74:	3020      	adds	r0, #32
 800cf76:	2201      	movs	r2, #1
 800cf78:	e7e8      	b.n	800cf4c <__d2b+0x64>
 800cf7a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf7e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cf82:	6038      	str	r0, [r7, #0]
 800cf84:	6918      	ldr	r0, [r3, #16]
 800cf86:	f7ff fcbd 	bl	800c904 <__hi0bits>
 800cf8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf8e:	e7e5      	b.n	800cf5c <__d2b+0x74>
 800cf90:	0800ecb9 	.word	0x0800ecb9
 800cf94:	0800ed2a 	.word	0x0800ed2a

0800cf98 <__ratio>:
 800cf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf9c:	b085      	sub	sp, #20
 800cf9e:	e9cd 1000 	strd	r1, r0, [sp]
 800cfa2:	a902      	add	r1, sp, #8
 800cfa4:	f7ff ff56 	bl	800ce54 <__b2d>
 800cfa8:	9800      	ldr	r0, [sp, #0]
 800cfaa:	a903      	add	r1, sp, #12
 800cfac:	ec55 4b10 	vmov	r4, r5, d0
 800cfb0:	f7ff ff50 	bl	800ce54 <__b2d>
 800cfb4:	9b01      	ldr	r3, [sp, #4]
 800cfb6:	6919      	ldr	r1, [r3, #16]
 800cfb8:	9b00      	ldr	r3, [sp, #0]
 800cfba:	691b      	ldr	r3, [r3, #16]
 800cfbc:	1ac9      	subs	r1, r1, r3
 800cfbe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800cfc2:	1a9b      	subs	r3, r3, r2
 800cfc4:	ec5b ab10 	vmov	sl, fp, d0
 800cfc8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	bfce      	itee	gt
 800cfd0:	462a      	movgt	r2, r5
 800cfd2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cfd6:	465a      	movle	r2, fp
 800cfd8:	462f      	mov	r7, r5
 800cfda:	46d9      	mov	r9, fp
 800cfdc:	bfcc      	ite	gt
 800cfde:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800cfe2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800cfe6:	464b      	mov	r3, r9
 800cfe8:	4652      	mov	r2, sl
 800cfea:	4620      	mov	r0, r4
 800cfec:	4639      	mov	r1, r7
 800cfee:	f7f3 fc4d 	bl	800088c <__aeabi_ddiv>
 800cff2:	ec41 0b10 	vmov	d0, r0, r1
 800cff6:	b005      	add	sp, #20
 800cff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cffc <__copybits>:
 800cffc:	3901      	subs	r1, #1
 800cffe:	b570      	push	{r4, r5, r6, lr}
 800d000:	1149      	asrs	r1, r1, #5
 800d002:	6914      	ldr	r4, [r2, #16]
 800d004:	3101      	adds	r1, #1
 800d006:	f102 0314 	add.w	r3, r2, #20
 800d00a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d00e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d012:	1f05      	subs	r5, r0, #4
 800d014:	42a3      	cmp	r3, r4
 800d016:	d30c      	bcc.n	800d032 <__copybits+0x36>
 800d018:	1aa3      	subs	r3, r4, r2
 800d01a:	3b11      	subs	r3, #17
 800d01c:	f023 0303 	bic.w	r3, r3, #3
 800d020:	3211      	adds	r2, #17
 800d022:	42a2      	cmp	r2, r4
 800d024:	bf88      	it	hi
 800d026:	2300      	movhi	r3, #0
 800d028:	4418      	add	r0, r3
 800d02a:	2300      	movs	r3, #0
 800d02c:	4288      	cmp	r0, r1
 800d02e:	d305      	bcc.n	800d03c <__copybits+0x40>
 800d030:	bd70      	pop	{r4, r5, r6, pc}
 800d032:	f853 6b04 	ldr.w	r6, [r3], #4
 800d036:	f845 6f04 	str.w	r6, [r5, #4]!
 800d03a:	e7eb      	b.n	800d014 <__copybits+0x18>
 800d03c:	f840 3b04 	str.w	r3, [r0], #4
 800d040:	e7f4      	b.n	800d02c <__copybits+0x30>

0800d042 <__any_on>:
 800d042:	f100 0214 	add.w	r2, r0, #20
 800d046:	6900      	ldr	r0, [r0, #16]
 800d048:	114b      	asrs	r3, r1, #5
 800d04a:	4298      	cmp	r0, r3
 800d04c:	b510      	push	{r4, lr}
 800d04e:	db11      	blt.n	800d074 <__any_on+0x32>
 800d050:	dd0a      	ble.n	800d068 <__any_on+0x26>
 800d052:	f011 011f 	ands.w	r1, r1, #31
 800d056:	d007      	beq.n	800d068 <__any_on+0x26>
 800d058:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d05c:	fa24 f001 	lsr.w	r0, r4, r1
 800d060:	fa00 f101 	lsl.w	r1, r0, r1
 800d064:	428c      	cmp	r4, r1
 800d066:	d10b      	bne.n	800d080 <__any_on+0x3e>
 800d068:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d06c:	4293      	cmp	r3, r2
 800d06e:	d803      	bhi.n	800d078 <__any_on+0x36>
 800d070:	2000      	movs	r0, #0
 800d072:	bd10      	pop	{r4, pc}
 800d074:	4603      	mov	r3, r0
 800d076:	e7f7      	b.n	800d068 <__any_on+0x26>
 800d078:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d07c:	2900      	cmp	r1, #0
 800d07e:	d0f5      	beq.n	800d06c <__any_on+0x2a>
 800d080:	2001      	movs	r0, #1
 800d082:	e7f6      	b.n	800d072 <__any_on+0x30>

0800d084 <__ascii_wctomb>:
 800d084:	4603      	mov	r3, r0
 800d086:	4608      	mov	r0, r1
 800d088:	b141      	cbz	r1, 800d09c <__ascii_wctomb+0x18>
 800d08a:	2aff      	cmp	r2, #255	@ 0xff
 800d08c:	d904      	bls.n	800d098 <__ascii_wctomb+0x14>
 800d08e:	228a      	movs	r2, #138	@ 0x8a
 800d090:	601a      	str	r2, [r3, #0]
 800d092:	f04f 30ff 	mov.w	r0, #4294967295
 800d096:	4770      	bx	lr
 800d098:	700a      	strb	r2, [r1, #0]
 800d09a:	2001      	movs	r0, #1
 800d09c:	4770      	bx	lr

0800d09e <__ssputs_r>:
 800d09e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0a2:	688e      	ldr	r6, [r1, #8]
 800d0a4:	461f      	mov	r7, r3
 800d0a6:	42be      	cmp	r6, r7
 800d0a8:	680b      	ldr	r3, [r1, #0]
 800d0aa:	4682      	mov	sl, r0
 800d0ac:	460c      	mov	r4, r1
 800d0ae:	4690      	mov	r8, r2
 800d0b0:	d82d      	bhi.n	800d10e <__ssputs_r+0x70>
 800d0b2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0b6:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d0ba:	d026      	beq.n	800d10a <__ssputs_r+0x6c>
 800d0bc:	6965      	ldr	r5, [r4, #20]
 800d0be:	6909      	ldr	r1, [r1, #16]
 800d0c0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d0c4:	eba3 0901 	sub.w	r9, r3, r1
 800d0c8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d0cc:	1c7b      	adds	r3, r7, #1
 800d0ce:	444b      	add	r3, r9
 800d0d0:	106d      	asrs	r5, r5, #1
 800d0d2:	429d      	cmp	r5, r3
 800d0d4:	bf38      	it	cc
 800d0d6:	461d      	movcc	r5, r3
 800d0d8:	0553      	lsls	r3, r2, #21
 800d0da:	d527      	bpl.n	800d12c <__ssputs_r+0x8e>
 800d0dc:	4629      	mov	r1, r5
 800d0de:	f7ff fa81 	bl	800c5e4 <_malloc_r>
 800d0e2:	4606      	mov	r6, r0
 800d0e4:	b360      	cbz	r0, 800d140 <__ssputs_r+0xa2>
 800d0e6:	6921      	ldr	r1, [r4, #16]
 800d0e8:	464a      	mov	r2, r9
 800d0ea:	f7fe f86a 	bl	800b1c2 <memcpy>
 800d0ee:	89a3      	ldrh	r3, [r4, #12]
 800d0f0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d0f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0f8:	81a3      	strh	r3, [r4, #12]
 800d0fa:	6126      	str	r6, [r4, #16]
 800d0fc:	6165      	str	r5, [r4, #20]
 800d0fe:	444e      	add	r6, r9
 800d100:	eba5 0509 	sub.w	r5, r5, r9
 800d104:	6026      	str	r6, [r4, #0]
 800d106:	60a5      	str	r5, [r4, #8]
 800d108:	463e      	mov	r6, r7
 800d10a:	42be      	cmp	r6, r7
 800d10c:	d900      	bls.n	800d110 <__ssputs_r+0x72>
 800d10e:	463e      	mov	r6, r7
 800d110:	6820      	ldr	r0, [r4, #0]
 800d112:	4632      	mov	r2, r6
 800d114:	4641      	mov	r1, r8
 800d116:	f000 f9c5 	bl	800d4a4 <memmove>
 800d11a:	68a3      	ldr	r3, [r4, #8]
 800d11c:	1b9b      	subs	r3, r3, r6
 800d11e:	60a3      	str	r3, [r4, #8]
 800d120:	6823      	ldr	r3, [r4, #0]
 800d122:	4433      	add	r3, r6
 800d124:	6023      	str	r3, [r4, #0]
 800d126:	2000      	movs	r0, #0
 800d128:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d12c:	462a      	mov	r2, r5
 800d12e:	f000 fa15 	bl	800d55c <_realloc_r>
 800d132:	4606      	mov	r6, r0
 800d134:	2800      	cmp	r0, #0
 800d136:	d1e0      	bne.n	800d0fa <__ssputs_r+0x5c>
 800d138:	6921      	ldr	r1, [r4, #16]
 800d13a:	4650      	mov	r0, sl
 800d13c:	f7fe fea4 	bl	800be88 <_free_r>
 800d140:	230c      	movs	r3, #12
 800d142:	f8ca 3000 	str.w	r3, [sl]
 800d146:	89a3      	ldrh	r3, [r4, #12]
 800d148:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d14c:	81a3      	strh	r3, [r4, #12]
 800d14e:	f04f 30ff 	mov.w	r0, #4294967295
 800d152:	e7e9      	b.n	800d128 <__ssputs_r+0x8a>

0800d154 <_svfiprintf_r>:
 800d154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d158:	4698      	mov	r8, r3
 800d15a:	898b      	ldrh	r3, [r1, #12]
 800d15c:	061b      	lsls	r3, r3, #24
 800d15e:	b09d      	sub	sp, #116	@ 0x74
 800d160:	4607      	mov	r7, r0
 800d162:	460d      	mov	r5, r1
 800d164:	4614      	mov	r4, r2
 800d166:	d510      	bpl.n	800d18a <_svfiprintf_r+0x36>
 800d168:	690b      	ldr	r3, [r1, #16]
 800d16a:	b973      	cbnz	r3, 800d18a <_svfiprintf_r+0x36>
 800d16c:	2140      	movs	r1, #64	@ 0x40
 800d16e:	f7ff fa39 	bl	800c5e4 <_malloc_r>
 800d172:	6028      	str	r0, [r5, #0]
 800d174:	6128      	str	r0, [r5, #16]
 800d176:	b930      	cbnz	r0, 800d186 <_svfiprintf_r+0x32>
 800d178:	230c      	movs	r3, #12
 800d17a:	603b      	str	r3, [r7, #0]
 800d17c:	f04f 30ff 	mov.w	r0, #4294967295
 800d180:	b01d      	add	sp, #116	@ 0x74
 800d182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d186:	2340      	movs	r3, #64	@ 0x40
 800d188:	616b      	str	r3, [r5, #20]
 800d18a:	2300      	movs	r3, #0
 800d18c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d18e:	2320      	movs	r3, #32
 800d190:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d194:	f8cd 800c 	str.w	r8, [sp, #12]
 800d198:	2330      	movs	r3, #48	@ 0x30
 800d19a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d338 <_svfiprintf_r+0x1e4>
 800d19e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1a2:	f04f 0901 	mov.w	r9, #1
 800d1a6:	4623      	mov	r3, r4
 800d1a8:	469a      	mov	sl, r3
 800d1aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1ae:	b10a      	cbz	r2, 800d1b4 <_svfiprintf_r+0x60>
 800d1b0:	2a25      	cmp	r2, #37	@ 0x25
 800d1b2:	d1f9      	bne.n	800d1a8 <_svfiprintf_r+0x54>
 800d1b4:	ebba 0b04 	subs.w	fp, sl, r4
 800d1b8:	d00b      	beq.n	800d1d2 <_svfiprintf_r+0x7e>
 800d1ba:	465b      	mov	r3, fp
 800d1bc:	4622      	mov	r2, r4
 800d1be:	4629      	mov	r1, r5
 800d1c0:	4638      	mov	r0, r7
 800d1c2:	f7ff ff6c 	bl	800d09e <__ssputs_r>
 800d1c6:	3001      	adds	r0, #1
 800d1c8:	f000 80a7 	beq.w	800d31a <_svfiprintf_r+0x1c6>
 800d1cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d1ce:	445a      	add	r2, fp
 800d1d0:	9209      	str	r2, [sp, #36]	@ 0x24
 800d1d2:	f89a 3000 	ldrb.w	r3, [sl]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	f000 809f 	beq.w	800d31a <_svfiprintf_r+0x1c6>
 800d1dc:	2300      	movs	r3, #0
 800d1de:	f04f 32ff 	mov.w	r2, #4294967295
 800d1e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d1e6:	f10a 0a01 	add.w	sl, sl, #1
 800d1ea:	9304      	str	r3, [sp, #16]
 800d1ec:	9307      	str	r3, [sp, #28]
 800d1ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d1f2:	931a      	str	r3, [sp, #104]	@ 0x68
 800d1f4:	4654      	mov	r4, sl
 800d1f6:	2205      	movs	r2, #5
 800d1f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1fc:	484e      	ldr	r0, [pc, #312]	@ (800d338 <_svfiprintf_r+0x1e4>)
 800d1fe:	f7f3 f807 	bl	8000210 <memchr>
 800d202:	9a04      	ldr	r2, [sp, #16]
 800d204:	b9d8      	cbnz	r0, 800d23e <_svfiprintf_r+0xea>
 800d206:	06d0      	lsls	r0, r2, #27
 800d208:	bf44      	itt	mi
 800d20a:	2320      	movmi	r3, #32
 800d20c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d210:	0711      	lsls	r1, r2, #28
 800d212:	bf44      	itt	mi
 800d214:	232b      	movmi	r3, #43	@ 0x2b
 800d216:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d21a:	f89a 3000 	ldrb.w	r3, [sl]
 800d21e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d220:	d015      	beq.n	800d24e <_svfiprintf_r+0xfa>
 800d222:	9a07      	ldr	r2, [sp, #28]
 800d224:	4654      	mov	r4, sl
 800d226:	2000      	movs	r0, #0
 800d228:	f04f 0c0a 	mov.w	ip, #10
 800d22c:	4621      	mov	r1, r4
 800d22e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d232:	3b30      	subs	r3, #48	@ 0x30
 800d234:	2b09      	cmp	r3, #9
 800d236:	d94b      	bls.n	800d2d0 <_svfiprintf_r+0x17c>
 800d238:	b1b0      	cbz	r0, 800d268 <_svfiprintf_r+0x114>
 800d23a:	9207      	str	r2, [sp, #28]
 800d23c:	e014      	b.n	800d268 <_svfiprintf_r+0x114>
 800d23e:	eba0 0308 	sub.w	r3, r0, r8
 800d242:	fa09 f303 	lsl.w	r3, r9, r3
 800d246:	4313      	orrs	r3, r2
 800d248:	9304      	str	r3, [sp, #16]
 800d24a:	46a2      	mov	sl, r4
 800d24c:	e7d2      	b.n	800d1f4 <_svfiprintf_r+0xa0>
 800d24e:	9b03      	ldr	r3, [sp, #12]
 800d250:	1d19      	adds	r1, r3, #4
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	9103      	str	r1, [sp, #12]
 800d256:	2b00      	cmp	r3, #0
 800d258:	bfbb      	ittet	lt
 800d25a:	425b      	neglt	r3, r3
 800d25c:	f042 0202 	orrlt.w	r2, r2, #2
 800d260:	9307      	strge	r3, [sp, #28]
 800d262:	9307      	strlt	r3, [sp, #28]
 800d264:	bfb8      	it	lt
 800d266:	9204      	strlt	r2, [sp, #16]
 800d268:	7823      	ldrb	r3, [r4, #0]
 800d26a:	2b2e      	cmp	r3, #46	@ 0x2e
 800d26c:	d10a      	bne.n	800d284 <_svfiprintf_r+0x130>
 800d26e:	7863      	ldrb	r3, [r4, #1]
 800d270:	2b2a      	cmp	r3, #42	@ 0x2a
 800d272:	d132      	bne.n	800d2da <_svfiprintf_r+0x186>
 800d274:	9b03      	ldr	r3, [sp, #12]
 800d276:	1d1a      	adds	r2, r3, #4
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	9203      	str	r2, [sp, #12]
 800d27c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d280:	3402      	adds	r4, #2
 800d282:	9305      	str	r3, [sp, #20]
 800d284:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d348 <_svfiprintf_r+0x1f4>
 800d288:	7821      	ldrb	r1, [r4, #0]
 800d28a:	2203      	movs	r2, #3
 800d28c:	4650      	mov	r0, sl
 800d28e:	f7f2 ffbf 	bl	8000210 <memchr>
 800d292:	b138      	cbz	r0, 800d2a4 <_svfiprintf_r+0x150>
 800d294:	9b04      	ldr	r3, [sp, #16]
 800d296:	eba0 000a 	sub.w	r0, r0, sl
 800d29a:	2240      	movs	r2, #64	@ 0x40
 800d29c:	4082      	lsls	r2, r0
 800d29e:	4313      	orrs	r3, r2
 800d2a0:	3401      	adds	r4, #1
 800d2a2:	9304      	str	r3, [sp, #16]
 800d2a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2a8:	4824      	ldr	r0, [pc, #144]	@ (800d33c <_svfiprintf_r+0x1e8>)
 800d2aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2ae:	2206      	movs	r2, #6
 800d2b0:	f7f2 ffae 	bl	8000210 <memchr>
 800d2b4:	2800      	cmp	r0, #0
 800d2b6:	d036      	beq.n	800d326 <_svfiprintf_r+0x1d2>
 800d2b8:	4b21      	ldr	r3, [pc, #132]	@ (800d340 <_svfiprintf_r+0x1ec>)
 800d2ba:	bb1b      	cbnz	r3, 800d304 <_svfiprintf_r+0x1b0>
 800d2bc:	9b03      	ldr	r3, [sp, #12]
 800d2be:	3307      	adds	r3, #7
 800d2c0:	f023 0307 	bic.w	r3, r3, #7
 800d2c4:	3308      	adds	r3, #8
 800d2c6:	9303      	str	r3, [sp, #12]
 800d2c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ca:	4433      	add	r3, r6
 800d2cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d2ce:	e76a      	b.n	800d1a6 <_svfiprintf_r+0x52>
 800d2d0:	fb0c 3202 	mla	r2, ip, r2, r3
 800d2d4:	460c      	mov	r4, r1
 800d2d6:	2001      	movs	r0, #1
 800d2d8:	e7a8      	b.n	800d22c <_svfiprintf_r+0xd8>
 800d2da:	2300      	movs	r3, #0
 800d2dc:	3401      	adds	r4, #1
 800d2de:	9305      	str	r3, [sp, #20]
 800d2e0:	4619      	mov	r1, r3
 800d2e2:	f04f 0c0a 	mov.w	ip, #10
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d2ec:	3a30      	subs	r2, #48	@ 0x30
 800d2ee:	2a09      	cmp	r2, #9
 800d2f0:	d903      	bls.n	800d2fa <_svfiprintf_r+0x1a6>
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d0c6      	beq.n	800d284 <_svfiprintf_r+0x130>
 800d2f6:	9105      	str	r1, [sp, #20]
 800d2f8:	e7c4      	b.n	800d284 <_svfiprintf_r+0x130>
 800d2fa:	fb0c 2101 	mla	r1, ip, r1, r2
 800d2fe:	4604      	mov	r4, r0
 800d300:	2301      	movs	r3, #1
 800d302:	e7f0      	b.n	800d2e6 <_svfiprintf_r+0x192>
 800d304:	ab03      	add	r3, sp, #12
 800d306:	9300      	str	r3, [sp, #0]
 800d308:	462a      	mov	r2, r5
 800d30a:	4b0e      	ldr	r3, [pc, #56]	@ (800d344 <_svfiprintf_r+0x1f0>)
 800d30c:	a904      	add	r1, sp, #16
 800d30e:	4638      	mov	r0, r7
 800d310:	f7fd f9aa 	bl	800a668 <_printf_float>
 800d314:	1c42      	adds	r2, r0, #1
 800d316:	4606      	mov	r6, r0
 800d318:	d1d6      	bne.n	800d2c8 <_svfiprintf_r+0x174>
 800d31a:	89ab      	ldrh	r3, [r5, #12]
 800d31c:	065b      	lsls	r3, r3, #25
 800d31e:	f53f af2d 	bmi.w	800d17c <_svfiprintf_r+0x28>
 800d322:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d324:	e72c      	b.n	800d180 <_svfiprintf_r+0x2c>
 800d326:	ab03      	add	r3, sp, #12
 800d328:	9300      	str	r3, [sp, #0]
 800d32a:	462a      	mov	r2, r5
 800d32c:	4b05      	ldr	r3, [pc, #20]	@ (800d344 <_svfiprintf_r+0x1f0>)
 800d32e:	a904      	add	r1, sp, #16
 800d330:	4638      	mov	r0, r7
 800d332:	f7fd fc31 	bl	800ab98 <_printf_i>
 800d336:	e7ed      	b.n	800d314 <_svfiprintf_r+0x1c0>
 800d338:	0800ee80 	.word	0x0800ee80
 800d33c:	0800ee8a 	.word	0x0800ee8a
 800d340:	0800a669 	.word	0x0800a669
 800d344:	0800d09f 	.word	0x0800d09f
 800d348:	0800ee86 	.word	0x0800ee86

0800d34c <__sflush_r>:
 800d34c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d354:	0716      	lsls	r6, r2, #28
 800d356:	4605      	mov	r5, r0
 800d358:	460c      	mov	r4, r1
 800d35a:	d454      	bmi.n	800d406 <__sflush_r+0xba>
 800d35c:	684b      	ldr	r3, [r1, #4]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	dc02      	bgt.n	800d368 <__sflush_r+0x1c>
 800d362:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d364:	2b00      	cmp	r3, #0
 800d366:	dd48      	ble.n	800d3fa <__sflush_r+0xae>
 800d368:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d36a:	2e00      	cmp	r6, #0
 800d36c:	d045      	beq.n	800d3fa <__sflush_r+0xae>
 800d36e:	2300      	movs	r3, #0
 800d370:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d374:	682f      	ldr	r7, [r5, #0]
 800d376:	6a21      	ldr	r1, [r4, #32]
 800d378:	602b      	str	r3, [r5, #0]
 800d37a:	d030      	beq.n	800d3de <__sflush_r+0x92>
 800d37c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d37e:	89a3      	ldrh	r3, [r4, #12]
 800d380:	0759      	lsls	r1, r3, #29
 800d382:	d505      	bpl.n	800d390 <__sflush_r+0x44>
 800d384:	6863      	ldr	r3, [r4, #4]
 800d386:	1ad2      	subs	r2, r2, r3
 800d388:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d38a:	b10b      	cbz	r3, 800d390 <__sflush_r+0x44>
 800d38c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d38e:	1ad2      	subs	r2, r2, r3
 800d390:	2300      	movs	r3, #0
 800d392:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d394:	6a21      	ldr	r1, [r4, #32]
 800d396:	4628      	mov	r0, r5
 800d398:	47b0      	blx	r6
 800d39a:	1c43      	adds	r3, r0, #1
 800d39c:	89a3      	ldrh	r3, [r4, #12]
 800d39e:	d106      	bne.n	800d3ae <__sflush_r+0x62>
 800d3a0:	6829      	ldr	r1, [r5, #0]
 800d3a2:	291d      	cmp	r1, #29
 800d3a4:	d82b      	bhi.n	800d3fe <__sflush_r+0xb2>
 800d3a6:	4a2a      	ldr	r2, [pc, #168]	@ (800d450 <__sflush_r+0x104>)
 800d3a8:	410a      	asrs	r2, r1
 800d3aa:	07d6      	lsls	r6, r2, #31
 800d3ac:	d427      	bmi.n	800d3fe <__sflush_r+0xb2>
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	6062      	str	r2, [r4, #4]
 800d3b2:	04d9      	lsls	r1, r3, #19
 800d3b4:	6922      	ldr	r2, [r4, #16]
 800d3b6:	6022      	str	r2, [r4, #0]
 800d3b8:	d504      	bpl.n	800d3c4 <__sflush_r+0x78>
 800d3ba:	1c42      	adds	r2, r0, #1
 800d3bc:	d101      	bne.n	800d3c2 <__sflush_r+0x76>
 800d3be:	682b      	ldr	r3, [r5, #0]
 800d3c0:	b903      	cbnz	r3, 800d3c4 <__sflush_r+0x78>
 800d3c2:	6560      	str	r0, [r4, #84]	@ 0x54
 800d3c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d3c6:	602f      	str	r7, [r5, #0]
 800d3c8:	b1b9      	cbz	r1, 800d3fa <__sflush_r+0xae>
 800d3ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d3ce:	4299      	cmp	r1, r3
 800d3d0:	d002      	beq.n	800d3d8 <__sflush_r+0x8c>
 800d3d2:	4628      	mov	r0, r5
 800d3d4:	f7fe fd58 	bl	800be88 <_free_r>
 800d3d8:	2300      	movs	r3, #0
 800d3da:	6363      	str	r3, [r4, #52]	@ 0x34
 800d3dc:	e00d      	b.n	800d3fa <__sflush_r+0xae>
 800d3de:	2301      	movs	r3, #1
 800d3e0:	4628      	mov	r0, r5
 800d3e2:	47b0      	blx	r6
 800d3e4:	4602      	mov	r2, r0
 800d3e6:	1c50      	adds	r0, r2, #1
 800d3e8:	d1c9      	bne.n	800d37e <__sflush_r+0x32>
 800d3ea:	682b      	ldr	r3, [r5, #0]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d0c6      	beq.n	800d37e <__sflush_r+0x32>
 800d3f0:	2b1d      	cmp	r3, #29
 800d3f2:	d001      	beq.n	800d3f8 <__sflush_r+0xac>
 800d3f4:	2b16      	cmp	r3, #22
 800d3f6:	d11e      	bne.n	800d436 <__sflush_r+0xea>
 800d3f8:	602f      	str	r7, [r5, #0]
 800d3fa:	2000      	movs	r0, #0
 800d3fc:	e022      	b.n	800d444 <__sflush_r+0xf8>
 800d3fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d402:	b21b      	sxth	r3, r3
 800d404:	e01b      	b.n	800d43e <__sflush_r+0xf2>
 800d406:	690f      	ldr	r7, [r1, #16]
 800d408:	2f00      	cmp	r7, #0
 800d40a:	d0f6      	beq.n	800d3fa <__sflush_r+0xae>
 800d40c:	0793      	lsls	r3, r2, #30
 800d40e:	680e      	ldr	r6, [r1, #0]
 800d410:	bf08      	it	eq
 800d412:	694b      	ldreq	r3, [r1, #20]
 800d414:	600f      	str	r7, [r1, #0]
 800d416:	bf18      	it	ne
 800d418:	2300      	movne	r3, #0
 800d41a:	eba6 0807 	sub.w	r8, r6, r7
 800d41e:	608b      	str	r3, [r1, #8]
 800d420:	f1b8 0f00 	cmp.w	r8, #0
 800d424:	dde9      	ble.n	800d3fa <__sflush_r+0xae>
 800d426:	6a21      	ldr	r1, [r4, #32]
 800d428:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d42a:	4643      	mov	r3, r8
 800d42c:	463a      	mov	r2, r7
 800d42e:	4628      	mov	r0, r5
 800d430:	47b0      	blx	r6
 800d432:	2800      	cmp	r0, #0
 800d434:	dc08      	bgt.n	800d448 <__sflush_r+0xfc>
 800d436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d43a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d43e:	81a3      	strh	r3, [r4, #12]
 800d440:	f04f 30ff 	mov.w	r0, #4294967295
 800d444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d448:	4407      	add	r7, r0
 800d44a:	eba8 0800 	sub.w	r8, r8, r0
 800d44e:	e7e7      	b.n	800d420 <__sflush_r+0xd4>
 800d450:	dfbffffe 	.word	0xdfbffffe

0800d454 <_fflush_r>:
 800d454:	b538      	push	{r3, r4, r5, lr}
 800d456:	690b      	ldr	r3, [r1, #16]
 800d458:	4605      	mov	r5, r0
 800d45a:	460c      	mov	r4, r1
 800d45c:	b913      	cbnz	r3, 800d464 <_fflush_r+0x10>
 800d45e:	2500      	movs	r5, #0
 800d460:	4628      	mov	r0, r5
 800d462:	bd38      	pop	{r3, r4, r5, pc}
 800d464:	b118      	cbz	r0, 800d46e <_fflush_r+0x1a>
 800d466:	6a03      	ldr	r3, [r0, #32]
 800d468:	b90b      	cbnz	r3, 800d46e <_fflush_r+0x1a>
 800d46a:	f7fd fd41 	bl	800aef0 <__sinit>
 800d46e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d0f3      	beq.n	800d45e <_fflush_r+0xa>
 800d476:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d478:	07d0      	lsls	r0, r2, #31
 800d47a:	d404      	bmi.n	800d486 <_fflush_r+0x32>
 800d47c:	0599      	lsls	r1, r3, #22
 800d47e:	d402      	bmi.n	800d486 <_fflush_r+0x32>
 800d480:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d482:	f7fd fe94 	bl	800b1ae <__retarget_lock_acquire_recursive>
 800d486:	4628      	mov	r0, r5
 800d488:	4621      	mov	r1, r4
 800d48a:	f7ff ff5f 	bl	800d34c <__sflush_r>
 800d48e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d490:	07da      	lsls	r2, r3, #31
 800d492:	4605      	mov	r5, r0
 800d494:	d4e4      	bmi.n	800d460 <_fflush_r+0xc>
 800d496:	89a3      	ldrh	r3, [r4, #12]
 800d498:	059b      	lsls	r3, r3, #22
 800d49a:	d4e1      	bmi.n	800d460 <_fflush_r+0xc>
 800d49c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d49e:	f7fd fe87 	bl	800b1b0 <__retarget_lock_release_recursive>
 800d4a2:	e7dd      	b.n	800d460 <_fflush_r+0xc>

0800d4a4 <memmove>:
 800d4a4:	4288      	cmp	r0, r1
 800d4a6:	b510      	push	{r4, lr}
 800d4a8:	eb01 0402 	add.w	r4, r1, r2
 800d4ac:	d902      	bls.n	800d4b4 <memmove+0x10>
 800d4ae:	4284      	cmp	r4, r0
 800d4b0:	4623      	mov	r3, r4
 800d4b2:	d807      	bhi.n	800d4c4 <memmove+0x20>
 800d4b4:	1e43      	subs	r3, r0, #1
 800d4b6:	42a1      	cmp	r1, r4
 800d4b8:	d008      	beq.n	800d4cc <memmove+0x28>
 800d4ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d4c2:	e7f8      	b.n	800d4b6 <memmove+0x12>
 800d4c4:	4402      	add	r2, r0
 800d4c6:	4601      	mov	r1, r0
 800d4c8:	428a      	cmp	r2, r1
 800d4ca:	d100      	bne.n	800d4ce <memmove+0x2a>
 800d4cc:	bd10      	pop	{r4, pc}
 800d4ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d4d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d4d6:	e7f7      	b.n	800d4c8 <memmove+0x24>

0800d4d8 <_sbrk_r>:
 800d4d8:	b538      	push	{r3, r4, r5, lr}
 800d4da:	4d06      	ldr	r5, [pc, #24]	@ (800d4f4 <_sbrk_r+0x1c>)
 800d4dc:	2300      	movs	r3, #0
 800d4de:	4604      	mov	r4, r0
 800d4e0:	4608      	mov	r0, r1
 800d4e2:	602b      	str	r3, [r5, #0]
 800d4e4:	f7f6 fb56 	bl	8003b94 <_sbrk>
 800d4e8:	1c43      	adds	r3, r0, #1
 800d4ea:	d102      	bne.n	800d4f2 <_sbrk_r+0x1a>
 800d4ec:	682b      	ldr	r3, [r5, #0]
 800d4ee:	b103      	cbz	r3, 800d4f2 <_sbrk_r+0x1a>
 800d4f0:	6023      	str	r3, [r4, #0]
 800d4f2:	bd38      	pop	{r3, r4, r5, pc}
 800d4f4:	200010c8 	.word	0x200010c8

0800d4f8 <__assert_func>:
 800d4f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d4fa:	4614      	mov	r4, r2
 800d4fc:	461a      	mov	r2, r3
 800d4fe:	4b09      	ldr	r3, [pc, #36]	@ (800d524 <__assert_func+0x2c>)
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	4605      	mov	r5, r0
 800d504:	68d8      	ldr	r0, [r3, #12]
 800d506:	b954      	cbnz	r4, 800d51e <__assert_func+0x26>
 800d508:	4b07      	ldr	r3, [pc, #28]	@ (800d528 <__assert_func+0x30>)
 800d50a:	461c      	mov	r4, r3
 800d50c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d510:	9100      	str	r1, [sp, #0]
 800d512:	462b      	mov	r3, r5
 800d514:	4905      	ldr	r1, [pc, #20]	@ (800d52c <__assert_func+0x34>)
 800d516:	f000 f84f 	bl	800d5b8 <fiprintf>
 800d51a:	f000 f85f 	bl	800d5dc <abort>
 800d51e:	4b04      	ldr	r3, [pc, #16]	@ (800d530 <__assert_func+0x38>)
 800d520:	e7f4      	b.n	800d50c <__assert_func+0x14>
 800d522:	bf00      	nop
 800d524:	20000250 	.word	0x20000250
 800d528:	0800eecc 	.word	0x0800eecc
 800d52c:	0800ee9e 	.word	0x0800ee9e
 800d530:	0800ee91 	.word	0x0800ee91

0800d534 <_calloc_r>:
 800d534:	b570      	push	{r4, r5, r6, lr}
 800d536:	fba1 5402 	umull	r5, r4, r1, r2
 800d53a:	b93c      	cbnz	r4, 800d54c <_calloc_r+0x18>
 800d53c:	4629      	mov	r1, r5
 800d53e:	f7ff f851 	bl	800c5e4 <_malloc_r>
 800d542:	4606      	mov	r6, r0
 800d544:	b928      	cbnz	r0, 800d552 <_calloc_r+0x1e>
 800d546:	2600      	movs	r6, #0
 800d548:	4630      	mov	r0, r6
 800d54a:	bd70      	pop	{r4, r5, r6, pc}
 800d54c:	220c      	movs	r2, #12
 800d54e:	6002      	str	r2, [r0, #0]
 800d550:	e7f9      	b.n	800d546 <_calloc_r+0x12>
 800d552:	462a      	mov	r2, r5
 800d554:	4621      	mov	r1, r4
 800d556:	f7fd fd78 	bl	800b04a <memset>
 800d55a:	e7f5      	b.n	800d548 <_calloc_r+0x14>

0800d55c <_realloc_r>:
 800d55c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d560:	4680      	mov	r8, r0
 800d562:	4615      	mov	r5, r2
 800d564:	460c      	mov	r4, r1
 800d566:	b921      	cbnz	r1, 800d572 <_realloc_r+0x16>
 800d568:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d56c:	4611      	mov	r1, r2
 800d56e:	f7ff b839 	b.w	800c5e4 <_malloc_r>
 800d572:	b92a      	cbnz	r2, 800d580 <_realloc_r+0x24>
 800d574:	f7fe fc88 	bl	800be88 <_free_r>
 800d578:	2400      	movs	r4, #0
 800d57a:	4620      	mov	r0, r4
 800d57c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d580:	f000 f833 	bl	800d5ea <_malloc_usable_size_r>
 800d584:	4285      	cmp	r5, r0
 800d586:	4606      	mov	r6, r0
 800d588:	d802      	bhi.n	800d590 <_realloc_r+0x34>
 800d58a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d58e:	d8f4      	bhi.n	800d57a <_realloc_r+0x1e>
 800d590:	4629      	mov	r1, r5
 800d592:	4640      	mov	r0, r8
 800d594:	f7ff f826 	bl	800c5e4 <_malloc_r>
 800d598:	4607      	mov	r7, r0
 800d59a:	2800      	cmp	r0, #0
 800d59c:	d0ec      	beq.n	800d578 <_realloc_r+0x1c>
 800d59e:	42b5      	cmp	r5, r6
 800d5a0:	462a      	mov	r2, r5
 800d5a2:	4621      	mov	r1, r4
 800d5a4:	bf28      	it	cs
 800d5a6:	4632      	movcs	r2, r6
 800d5a8:	f7fd fe0b 	bl	800b1c2 <memcpy>
 800d5ac:	4621      	mov	r1, r4
 800d5ae:	4640      	mov	r0, r8
 800d5b0:	f7fe fc6a 	bl	800be88 <_free_r>
 800d5b4:	463c      	mov	r4, r7
 800d5b6:	e7e0      	b.n	800d57a <_realloc_r+0x1e>

0800d5b8 <fiprintf>:
 800d5b8:	b40e      	push	{r1, r2, r3}
 800d5ba:	b503      	push	{r0, r1, lr}
 800d5bc:	4601      	mov	r1, r0
 800d5be:	ab03      	add	r3, sp, #12
 800d5c0:	4805      	ldr	r0, [pc, #20]	@ (800d5d8 <fiprintf+0x20>)
 800d5c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5c6:	6800      	ldr	r0, [r0, #0]
 800d5c8:	9301      	str	r3, [sp, #4]
 800d5ca:	f000 f83f 	bl	800d64c <_vfiprintf_r>
 800d5ce:	b002      	add	sp, #8
 800d5d0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5d4:	b003      	add	sp, #12
 800d5d6:	4770      	bx	lr
 800d5d8:	20000250 	.word	0x20000250

0800d5dc <abort>:
 800d5dc:	b508      	push	{r3, lr}
 800d5de:	2006      	movs	r0, #6
 800d5e0:	f000 fa08 	bl	800d9f4 <raise>
 800d5e4:	2001      	movs	r0, #1
 800d5e6:	f7f6 fa5d 	bl	8003aa4 <_exit>

0800d5ea <_malloc_usable_size_r>:
 800d5ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d5ee:	1f18      	subs	r0, r3, #4
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	bfbc      	itt	lt
 800d5f4:	580b      	ldrlt	r3, [r1, r0]
 800d5f6:	18c0      	addlt	r0, r0, r3
 800d5f8:	4770      	bx	lr

0800d5fa <__sfputc_r>:
 800d5fa:	6893      	ldr	r3, [r2, #8]
 800d5fc:	3b01      	subs	r3, #1
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	b410      	push	{r4}
 800d602:	6093      	str	r3, [r2, #8]
 800d604:	da08      	bge.n	800d618 <__sfputc_r+0x1e>
 800d606:	6994      	ldr	r4, [r2, #24]
 800d608:	42a3      	cmp	r3, r4
 800d60a:	db01      	blt.n	800d610 <__sfputc_r+0x16>
 800d60c:	290a      	cmp	r1, #10
 800d60e:	d103      	bne.n	800d618 <__sfputc_r+0x1e>
 800d610:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d614:	f000 b932 	b.w	800d87c <__swbuf_r>
 800d618:	6813      	ldr	r3, [r2, #0]
 800d61a:	1c58      	adds	r0, r3, #1
 800d61c:	6010      	str	r0, [r2, #0]
 800d61e:	7019      	strb	r1, [r3, #0]
 800d620:	4608      	mov	r0, r1
 800d622:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d626:	4770      	bx	lr

0800d628 <__sfputs_r>:
 800d628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d62a:	4606      	mov	r6, r0
 800d62c:	460f      	mov	r7, r1
 800d62e:	4614      	mov	r4, r2
 800d630:	18d5      	adds	r5, r2, r3
 800d632:	42ac      	cmp	r4, r5
 800d634:	d101      	bne.n	800d63a <__sfputs_r+0x12>
 800d636:	2000      	movs	r0, #0
 800d638:	e007      	b.n	800d64a <__sfputs_r+0x22>
 800d63a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d63e:	463a      	mov	r2, r7
 800d640:	4630      	mov	r0, r6
 800d642:	f7ff ffda 	bl	800d5fa <__sfputc_r>
 800d646:	1c43      	adds	r3, r0, #1
 800d648:	d1f3      	bne.n	800d632 <__sfputs_r+0xa>
 800d64a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d64c <_vfiprintf_r>:
 800d64c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d650:	460d      	mov	r5, r1
 800d652:	b09d      	sub	sp, #116	@ 0x74
 800d654:	4614      	mov	r4, r2
 800d656:	4698      	mov	r8, r3
 800d658:	4606      	mov	r6, r0
 800d65a:	b118      	cbz	r0, 800d664 <_vfiprintf_r+0x18>
 800d65c:	6a03      	ldr	r3, [r0, #32]
 800d65e:	b90b      	cbnz	r3, 800d664 <_vfiprintf_r+0x18>
 800d660:	f7fd fc46 	bl	800aef0 <__sinit>
 800d664:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d666:	07d9      	lsls	r1, r3, #31
 800d668:	d405      	bmi.n	800d676 <_vfiprintf_r+0x2a>
 800d66a:	89ab      	ldrh	r3, [r5, #12]
 800d66c:	059a      	lsls	r2, r3, #22
 800d66e:	d402      	bmi.n	800d676 <_vfiprintf_r+0x2a>
 800d670:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d672:	f7fd fd9c 	bl	800b1ae <__retarget_lock_acquire_recursive>
 800d676:	89ab      	ldrh	r3, [r5, #12]
 800d678:	071b      	lsls	r3, r3, #28
 800d67a:	d501      	bpl.n	800d680 <_vfiprintf_r+0x34>
 800d67c:	692b      	ldr	r3, [r5, #16]
 800d67e:	b99b      	cbnz	r3, 800d6a8 <_vfiprintf_r+0x5c>
 800d680:	4629      	mov	r1, r5
 800d682:	4630      	mov	r0, r6
 800d684:	f000 f938 	bl	800d8f8 <__swsetup_r>
 800d688:	b170      	cbz	r0, 800d6a8 <_vfiprintf_r+0x5c>
 800d68a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d68c:	07dc      	lsls	r4, r3, #31
 800d68e:	d504      	bpl.n	800d69a <_vfiprintf_r+0x4e>
 800d690:	f04f 30ff 	mov.w	r0, #4294967295
 800d694:	b01d      	add	sp, #116	@ 0x74
 800d696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d69a:	89ab      	ldrh	r3, [r5, #12]
 800d69c:	0598      	lsls	r0, r3, #22
 800d69e:	d4f7      	bmi.n	800d690 <_vfiprintf_r+0x44>
 800d6a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d6a2:	f7fd fd85 	bl	800b1b0 <__retarget_lock_release_recursive>
 800d6a6:	e7f3      	b.n	800d690 <_vfiprintf_r+0x44>
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800d6ac:	2320      	movs	r3, #32
 800d6ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d6b2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6b6:	2330      	movs	r3, #48	@ 0x30
 800d6b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d868 <_vfiprintf_r+0x21c>
 800d6bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6c0:	f04f 0901 	mov.w	r9, #1
 800d6c4:	4623      	mov	r3, r4
 800d6c6:	469a      	mov	sl, r3
 800d6c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6cc:	b10a      	cbz	r2, 800d6d2 <_vfiprintf_r+0x86>
 800d6ce:	2a25      	cmp	r2, #37	@ 0x25
 800d6d0:	d1f9      	bne.n	800d6c6 <_vfiprintf_r+0x7a>
 800d6d2:	ebba 0b04 	subs.w	fp, sl, r4
 800d6d6:	d00b      	beq.n	800d6f0 <_vfiprintf_r+0xa4>
 800d6d8:	465b      	mov	r3, fp
 800d6da:	4622      	mov	r2, r4
 800d6dc:	4629      	mov	r1, r5
 800d6de:	4630      	mov	r0, r6
 800d6e0:	f7ff ffa2 	bl	800d628 <__sfputs_r>
 800d6e4:	3001      	adds	r0, #1
 800d6e6:	f000 80a7 	beq.w	800d838 <_vfiprintf_r+0x1ec>
 800d6ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6ec:	445a      	add	r2, fp
 800d6ee:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6f0:	f89a 3000 	ldrb.w	r3, [sl]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	f000 809f 	beq.w	800d838 <_vfiprintf_r+0x1ec>
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d704:	f10a 0a01 	add.w	sl, sl, #1
 800d708:	9304      	str	r3, [sp, #16]
 800d70a:	9307      	str	r3, [sp, #28]
 800d70c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d710:	931a      	str	r3, [sp, #104]	@ 0x68
 800d712:	4654      	mov	r4, sl
 800d714:	2205      	movs	r2, #5
 800d716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d71a:	4853      	ldr	r0, [pc, #332]	@ (800d868 <_vfiprintf_r+0x21c>)
 800d71c:	f7f2 fd78 	bl	8000210 <memchr>
 800d720:	9a04      	ldr	r2, [sp, #16]
 800d722:	b9d8      	cbnz	r0, 800d75c <_vfiprintf_r+0x110>
 800d724:	06d1      	lsls	r1, r2, #27
 800d726:	bf44      	itt	mi
 800d728:	2320      	movmi	r3, #32
 800d72a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d72e:	0713      	lsls	r3, r2, #28
 800d730:	bf44      	itt	mi
 800d732:	232b      	movmi	r3, #43	@ 0x2b
 800d734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d738:	f89a 3000 	ldrb.w	r3, [sl]
 800d73c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d73e:	d015      	beq.n	800d76c <_vfiprintf_r+0x120>
 800d740:	9a07      	ldr	r2, [sp, #28]
 800d742:	4654      	mov	r4, sl
 800d744:	2000      	movs	r0, #0
 800d746:	f04f 0c0a 	mov.w	ip, #10
 800d74a:	4621      	mov	r1, r4
 800d74c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d750:	3b30      	subs	r3, #48	@ 0x30
 800d752:	2b09      	cmp	r3, #9
 800d754:	d94b      	bls.n	800d7ee <_vfiprintf_r+0x1a2>
 800d756:	b1b0      	cbz	r0, 800d786 <_vfiprintf_r+0x13a>
 800d758:	9207      	str	r2, [sp, #28]
 800d75a:	e014      	b.n	800d786 <_vfiprintf_r+0x13a>
 800d75c:	eba0 0308 	sub.w	r3, r0, r8
 800d760:	fa09 f303 	lsl.w	r3, r9, r3
 800d764:	4313      	orrs	r3, r2
 800d766:	9304      	str	r3, [sp, #16]
 800d768:	46a2      	mov	sl, r4
 800d76a:	e7d2      	b.n	800d712 <_vfiprintf_r+0xc6>
 800d76c:	9b03      	ldr	r3, [sp, #12]
 800d76e:	1d19      	adds	r1, r3, #4
 800d770:	681b      	ldr	r3, [r3, #0]
 800d772:	9103      	str	r1, [sp, #12]
 800d774:	2b00      	cmp	r3, #0
 800d776:	bfbb      	ittet	lt
 800d778:	425b      	neglt	r3, r3
 800d77a:	f042 0202 	orrlt.w	r2, r2, #2
 800d77e:	9307      	strge	r3, [sp, #28]
 800d780:	9307      	strlt	r3, [sp, #28]
 800d782:	bfb8      	it	lt
 800d784:	9204      	strlt	r2, [sp, #16]
 800d786:	7823      	ldrb	r3, [r4, #0]
 800d788:	2b2e      	cmp	r3, #46	@ 0x2e
 800d78a:	d10a      	bne.n	800d7a2 <_vfiprintf_r+0x156>
 800d78c:	7863      	ldrb	r3, [r4, #1]
 800d78e:	2b2a      	cmp	r3, #42	@ 0x2a
 800d790:	d132      	bne.n	800d7f8 <_vfiprintf_r+0x1ac>
 800d792:	9b03      	ldr	r3, [sp, #12]
 800d794:	1d1a      	adds	r2, r3, #4
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	9203      	str	r2, [sp, #12]
 800d79a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d79e:	3402      	adds	r4, #2
 800d7a0:	9305      	str	r3, [sp, #20]
 800d7a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d878 <_vfiprintf_r+0x22c>
 800d7a6:	7821      	ldrb	r1, [r4, #0]
 800d7a8:	2203      	movs	r2, #3
 800d7aa:	4650      	mov	r0, sl
 800d7ac:	f7f2 fd30 	bl	8000210 <memchr>
 800d7b0:	b138      	cbz	r0, 800d7c2 <_vfiprintf_r+0x176>
 800d7b2:	9b04      	ldr	r3, [sp, #16]
 800d7b4:	eba0 000a 	sub.w	r0, r0, sl
 800d7b8:	2240      	movs	r2, #64	@ 0x40
 800d7ba:	4082      	lsls	r2, r0
 800d7bc:	4313      	orrs	r3, r2
 800d7be:	3401      	adds	r4, #1
 800d7c0:	9304      	str	r3, [sp, #16]
 800d7c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7c6:	4829      	ldr	r0, [pc, #164]	@ (800d86c <_vfiprintf_r+0x220>)
 800d7c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7cc:	2206      	movs	r2, #6
 800d7ce:	f7f2 fd1f 	bl	8000210 <memchr>
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	d03f      	beq.n	800d856 <_vfiprintf_r+0x20a>
 800d7d6:	4b26      	ldr	r3, [pc, #152]	@ (800d870 <_vfiprintf_r+0x224>)
 800d7d8:	bb1b      	cbnz	r3, 800d822 <_vfiprintf_r+0x1d6>
 800d7da:	9b03      	ldr	r3, [sp, #12]
 800d7dc:	3307      	adds	r3, #7
 800d7de:	f023 0307 	bic.w	r3, r3, #7
 800d7e2:	3308      	adds	r3, #8
 800d7e4:	9303      	str	r3, [sp, #12]
 800d7e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7e8:	443b      	add	r3, r7
 800d7ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7ec:	e76a      	b.n	800d6c4 <_vfiprintf_r+0x78>
 800d7ee:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7f2:	460c      	mov	r4, r1
 800d7f4:	2001      	movs	r0, #1
 800d7f6:	e7a8      	b.n	800d74a <_vfiprintf_r+0xfe>
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	3401      	adds	r4, #1
 800d7fc:	9305      	str	r3, [sp, #20]
 800d7fe:	4619      	mov	r1, r3
 800d800:	f04f 0c0a 	mov.w	ip, #10
 800d804:	4620      	mov	r0, r4
 800d806:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d80a:	3a30      	subs	r2, #48	@ 0x30
 800d80c:	2a09      	cmp	r2, #9
 800d80e:	d903      	bls.n	800d818 <_vfiprintf_r+0x1cc>
 800d810:	2b00      	cmp	r3, #0
 800d812:	d0c6      	beq.n	800d7a2 <_vfiprintf_r+0x156>
 800d814:	9105      	str	r1, [sp, #20]
 800d816:	e7c4      	b.n	800d7a2 <_vfiprintf_r+0x156>
 800d818:	fb0c 2101 	mla	r1, ip, r1, r2
 800d81c:	4604      	mov	r4, r0
 800d81e:	2301      	movs	r3, #1
 800d820:	e7f0      	b.n	800d804 <_vfiprintf_r+0x1b8>
 800d822:	ab03      	add	r3, sp, #12
 800d824:	9300      	str	r3, [sp, #0]
 800d826:	462a      	mov	r2, r5
 800d828:	4b12      	ldr	r3, [pc, #72]	@ (800d874 <_vfiprintf_r+0x228>)
 800d82a:	a904      	add	r1, sp, #16
 800d82c:	4630      	mov	r0, r6
 800d82e:	f7fc ff1b 	bl	800a668 <_printf_float>
 800d832:	4607      	mov	r7, r0
 800d834:	1c78      	adds	r0, r7, #1
 800d836:	d1d6      	bne.n	800d7e6 <_vfiprintf_r+0x19a>
 800d838:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d83a:	07d9      	lsls	r1, r3, #31
 800d83c:	d405      	bmi.n	800d84a <_vfiprintf_r+0x1fe>
 800d83e:	89ab      	ldrh	r3, [r5, #12]
 800d840:	059a      	lsls	r2, r3, #22
 800d842:	d402      	bmi.n	800d84a <_vfiprintf_r+0x1fe>
 800d844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d846:	f7fd fcb3 	bl	800b1b0 <__retarget_lock_release_recursive>
 800d84a:	89ab      	ldrh	r3, [r5, #12]
 800d84c:	065b      	lsls	r3, r3, #25
 800d84e:	f53f af1f 	bmi.w	800d690 <_vfiprintf_r+0x44>
 800d852:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d854:	e71e      	b.n	800d694 <_vfiprintf_r+0x48>
 800d856:	ab03      	add	r3, sp, #12
 800d858:	9300      	str	r3, [sp, #0]
 800d85a:	462a      	mov	r2, r5
 800d85c:	4b05      	ldr	r3, [pc, #20]	@ (800d874 <_vfiprintf_r+0x228>)
 800d85e:	a904      	add	r1, sp, #16
 800d860:	4630      	mov	r0, r6
 800d862:	f7fd f999 	bl	800ab98 <_printf_i>
 800d866:	e7e4      	b.n	800d832 <_vfiprintf_r+0x1e6>
 800d868:	0800ee80 	.word	0x0800ee80
 800d86c:	0800ee8a 	.word	0x0800ee8a
 800d870:	0800a669 	.word	0x0800a669
 800d874:	0800d629 	.word	0x0800d629
 800d878:	0800ee86 	.word	0x0800ee86

0800d87c <__swbuf_r>:
 800d87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d87e:	460e      	mov	r6, r1
 800d880:	4614      	mov	r4, r2
 800d882:	4605      	mov	r5, r0
 800d884:	b118      	cbz	r0, 800d88e <__swbuf_r+0x12>
 800d886:	6a03      	ldr	r3, [r0, #32]
 800d888:	b90b      	cbnz	r3, 800d88e <__swbuf_r+0x12>
 800d88a:	f7fd fb31 	bl	800aef0 <__sinit>
 800d88e:	69a3      	ldr	r3, [r4, #24]
 800d890:	60a3      	str	r3, [r4, #8]
 800d892:	89a3      	ldrh	r3, [r4, #12]
 800d894:	071a      	lsls	r2, r3, #28
 800d896:	d501      	bpl.n	800d89c <__swbuf_r+0x20>
 800d898:	6923      	ldr	r3, [r4, #16]
 800d89a:	b943      	cbnz	r3, 800d8ae <__swbuf_r+0x32>
 800d89c:	4621      	mov	r1, r4
 800d89e:	4628      	mov	r0, r5
 800d8a0:	f000 f82a 	bl	800d8f8 <__swsetup_r>
 800d8a4:	b118      	cbz	r0, 800d8ae <__swbuf_r+0x32>
 800d8a6:	f04f 37ff 	mov.w	r7, #4294967295
 800d8aa:	4638      	mov	r0, r7
 800d8ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d8ae:	6823      	ldr	r3, [r4, #0]
 800d8b0:	6922      	ldr	r2, [r4, #16]
 800d8b2:	1a98      	subs	r0, r3, r2
 800d8b4:	6963      	ldr	r3, [r4, #20]
 800d8b6:	b2f6      	uxtb	r6, r6
 800d8b8:	4283      	cmp	r3, r0
 800d8ba:	4637      	mov	r7, r6
 800d8bc:	dc05      	bgt.n	800d8ca <__swbuf_r+0x4e>
 800d8be:	4621      	mov	r1, r4
 800d8c0:	4628      	mov	r0, r5
 800d8c2:	f7ff fdc7 	bl	800d454 <_fflush_r>
 800d8c6:	2800      	cmp	r0, #0
 800d8c8:	d1ed      	bne.n	800d8a6 <__swbuf_r+0x2a>
 800d8ca:	68a3      	ldr	r3, [r4, #8]
 800d8cc:	3b01      	subs	r3, #1
 800d8ce:	60a3      	str	r3, [r4, #8]
 800d8d0:	6823      	ldr	r3, [r4, #0]
 800d8d2:	1c5a      	adds	r2, r3, #1
 800d8d4:	6022      	str	r2, [r4, #0]
 800d8d6:	701e      	strb	r6, [r3, #0]
 800d8d8:	6962      	ldr	r2, [r4, #20]
 800d8da:	1c43      	adds	r3, r0, #1
 800d8dc:	429a      	cmp	r2, r3
 800d8de:	d004      	beq.n	800d8ea <__swbuf_r+0x6e>
 800d8e0:	89a3      	ldrh	r3, [r4, #12]
 800d8e2:	07db      	lsls	r3, r3, #31
 800d8e4:	d5e1      	bpl.n	800d8aa <__swbuf_r+0x2e>
 800d8e6:	2e0a      	cmp	r6, #10
 800d8e8:	d1df      	bne.n	800d8aa <__swbuf_r+0x2e>
 800d8ea:	4621      	mov	r1, r4
 800d8ec:	4628      	mov	r0, r5
 800d8ee:	f7ff fdb1 	bl	800d454 <_fflush_r>
 800d8f2:	2800      	cmp	r0, #0
 800d8f4:	d0d9      	beq.n	800d8aa <__swbuf_r+0x2e>
 800d8f6:	e7d6      	b.n	800d8a6 <__swbuf_r+0x2a>

0800d8f8 <__swsetup_r>:
 800d8f8:	b538      	push	{r3, r4, r5, lr}
 800d8fa:	4b29      	ldr	r3, [pc, #164]	@ (800d9a0 <__swsetup_r+0xa8>)
 800d8fc:	4605      	mov	r5, r0
 800d8fe:	6818      	ldr	r0, [r3, #0]
 800d900:	460c      	mov	r4, r1
 800d902:	b118      	cbz	r0, 800d90c <__swsetup_r+0x14>
 800d904:	6a03      	ldr	r3, [r0, #32]
 800d906:	b90b      	cbnz	r3, 800d90c <__swsetup_r+0x14>
 800d908:	f7fd faf2 	bl	800aef0 <__sinit>
 800d90c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d910:	0719      	lsls	r1, r3, #28
 800d912:	d422      	bmi.n	800d95a <__swsetup_r+0x62>
 800d914:	06da      	lsls	r2, r3, #27
 800d916:	d407      	bmi.n	800d928 <__swsetup_r+0x30>
 800d918:	2209      	movs	r2, #9
 800d91a:	602a      	str	r2, [r5, #0]
 800d91c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d920:	81a3      	strh	r3, [r4, #12]
 800d922:	f04f 30ff 	mov.w	r0, #4294967295
 800d926:	e033      	b.n	800d990 <__swsetup_r+0x98>
 800d928:	0758      	lsls	r0, r3, #29
 800d92a:	d512      	bpl.n	800d952 <__swsetup_r+0x5a>
 800d92c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d92e:	b141      	cbz	r1, 800d942 <__swsetup_r+0x4a>
 800d930:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d934:	4299      	cmp	r1, r3
 800d936:	d002      	beq.n	800d93e <__swsetup_r+0x46>
 800d938:	4628      	mov	r0, r5
 800d93a:	f7fe faa5 	bl	800be88 <_free_r>
 800d93e:	2300      	movs	r3, #0
 800d940:	6363      	str	r3, [r4, #52]	@ 0x34
 800d942:	89a3      	ldrh	r3, [r4, #12]
 800d944:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d948:	81a3      	strh	r3, [r4, #12]
 800d94a:	2300      	movs	r3, #0
 800d94c:	6063      	str	r3, [r4, #4]
 800d94e:	6923      	ldr	r3, [r4, #16]
 800d950:	6023      	str	r3, [r4, #0]
 800d952:	89a3      	ldrh	r3, [r4, #12]
 800d954:	f043 0308 	orr.w	r3, r3, #8
 800d958:	81a3      	strh	r3, [r4, #12]
 800d95a:	6923      	ldr	r3, [r4, #16]
 800d95c:	b94b      	cbnz	r3, 800d972 <__swsetup_r+0x7a>
 800d95e:	89a3      	ldrh	r3, [r4, #12]
 800d960:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d968:	d003      	beq.n	800d972 <__swsetup_r+0x7a>
 800d96a:	4621      	mov	r1, r4
 800d96c:	4628      	mov	r0, r5
 800d96e:	f000 f883 	bl	800da78 <__smakebuf_r>
 800d972:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d976:	f013 0201 	ands.w	r2, r3, #1
 800d97a:	d00a      	beq.n	800d992 <__swsetup_r+0x9a>
 800d97c:	2200      	movs	r2, #0
 800d97e:	60a2      	str	r2, [r4, #8]
 800d980:	6962      	ldr	r2, [r4, #20]
 800d982:	4252      	negs	r2, r2
 800d984:	61a2      	str	r2, [r4, #24]
 800d986:	6922      	ldr	r2, [r4, #16]
 800d988:	b942      	cbnz	r2, 800d99c <__swsetup_r+0xa4>
 800d98a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d98e:	d1c5      	bne.n	800d91c <__swsetup_r+0x24>
 800d990:	bd38      	pop	{r3, r4, r5, pc}
 800d992:	0799      	lsls	r1, r3, #30
 800d994:	bf58      	it	pl
 800d996:	6962      	ldrpl	r2, [r4, #20]
 800d998:	60a2      	str	r2, [r4, #8]
 800d99a:	e7f4      	b.n	800d986 <__swsetup_r+0x8e>
 800d99c:	2000      	movs	r0, #0
 800d99e:	e7f7      	b.n	800d990 <__swsetup_r+0x98>
 800d9a0:	20000250 	.word	0x20000250

0800d9a4 <_raise_r>:
 800d9a4:	291f      	cmp	r1, #31
 800d9a6:	b538      	push	{r3, r4, r5, lr}
 800d9a8:	4605      	mov	r5, r0
 800d9aa:	460c      	mov	r4, r1
 800d9ac:	d904      	bls.n	800d9b8 <_raise_r+0x14>
 800d9ae:	2316      	movs	r3, #22
 800d9b0:	6003      	str	r3, [r0, #0]
 800d9b2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9b6:	bd38      	pop	{r3, r4, r5, pc}
 800d9b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d9ba:	b112      	cbz	r2, 800d9c2 <_raise_r+0x1e>
 800d9bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9c0:	b94b      	cbnz	r3, 800d9d6 <_raise_r+0x32>
 800d9c2:	4628      	mov	r0, r5
 800d9c4:	f000 f830 	bl	800da28 <_getpid_r>
 800d9c8:	4622      	mov	r2, r4
 800d9ca:	4601      	mov	r1, r0
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9d2:	f000 b817 	b.w	800da04 <_kill_r>
 800d9d6:	2b01      	cmp	r3, #1
 800d9d8:	d00a      	beq.n	800d9f0 <_raise_r+0x4c>
 800d9da:	1c59      	adds	r1, r3, #1
 800d9dc:	d103      	bne.n	800d9e6 <_raise_r+0x42>
 800d9de:	2316      	movs	r3, #22
 800d9e0:	6003      	str	r3, [r0, #0]
 800d9e2:	2001      	movs	r0, #1
 800d9e4:	e7e7      	b.n	800d9b6 <_raise_r+0x12>
 800d9e6:	2100      	movs	r1, #0
 800d9e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d9ec:	4620      	mov	r0, r4
 800d9ee:	4798      	blx	r3
 800d9f0:	2000      	movs	r0, #0
 800d9f2:	e7e0      	b.n	800d9b6 <_raise_r+0x12>

0800d9f4 <raise>:
 800d9f4:	4b02      	ldr	r3, [pc, #8]	@ (800da00 <raise+0xc>)
 800d9f6:	4601      	mov	r1, r0
 800d9f8:	6818      	ldr	r0, [r3, #0]
 800d9fa:	f7ff bfd3 	b.w	800d9a4 <_raise_r>
 800d9fe:	bf00      	nop
 800da00:	20000250 	.word	0x20000250

0800da04 <_kill_r>:
 800da04:	b538      	push	{r3, r4, r5, lr}
 800da06:	4d07      	ldr	r5, [pc, #28]	@ (800da24 <_kill_r+0x20>)
 800da08:	2300      	movs	r3, #0
 800da0a:	4604      	mov	r4, r0
 800da0c:	4608      	mov	r0, r1
 800da0e:	4611      	mov	r1, r2
 800da10:	602b      	str	r3, [r5, #0]
 800da12:	f7f6 f837 	bl	8003a84 <_kill>
 800da16:	1c43      	adds	r3, r0, #1
 800da18:	d102      	bne.n	800da20 <_kill_r+0x1c>
 800da1a:	682b      	ldr	r3, [r5, #0]
 800da1c:	b103      	cbz	r3, 800da20 <_kill_r+0x1c>
 800da1e:	6023      	str	r3, [r4, #0]
 800da20:	bd38      	pop	{r3, r4, r5, pc}
 800da22:	bf00      	nop
 800da24:	200010c8 	.word	0x200010c8

0800da28 <_getpid_r>:
 800da28:	f7f6 b824 	b.w	8003a74 <_getpid>

0800da2c <__swhatbuf_r>:
 800da2c:	b570      	push	{r4, r5, r6, lr}
 800da2e:	460c      	mov	r4, r1
 800da30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da34:	2900      	cmp	r1, #0
 800da36:	b096      	sub	sp, #88	@ 0x58
 800da38:	4615      	mov	r5, r2
 800da3a:	461e      	mov	r6, r3
 800da3c:	da0d      	bge.n	800da5a <__swhatbuf_r+0x2e>
 800da3e:	89a3      	ldrh	r3, [r4, #12]
 800da40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800da44:	f04f 0100 	mov.w	r1, #0
 800da48:	bf14      	ite	ne
 800da4a:	2340      	movne	r3, #64	@ 0x40
 800da4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800da50:	2000      	movs	r0, #0
 800da52:	6031      	str	r1, [r6, #0]
 800da54:	602b      	str	r3, [r5, #0]
 800da56:	b016      	add	sp, #88	@ 0x58
 800da58:	bd70      	pop	{r4, r5, r6, pc}
 800da5a:	466a      	mov	r2, sp
 800da5c:	f000 f848 	bl	800daf0 <_fstat_r>
 800da60:	2800      	cmp	r0, #0
 800da62:	dbec      	blt.n	800da3e <__swhatbuf_r+0x12>
 800da64:	9901      	ldr	r1, [sp, #4]
 800da66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800da6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800da6e:	4259      	negs	r1, r3
 800da70:	4159      	adcs	r1, r3
 800da72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800da76:	e7eb      	b.n	800da50 <__swhatbuf_r+0x24>

0800da78 <__smakebuf_r>:
 800da78:	898b      	ldrh	r3, [r1, #12]
 800da7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800da7c:	079d      	lsls	r5, r3, #30
 800da7e:	4606      	mov	r6, r0
 800da80:	460c      	mov	r4, r1
 800da82:	d507      	bpl.n	800da94 <__smakebuf_r+0x1c>
 800da84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800da88:	6023      	str	r3, [r4, #0]
 800da8a:	6123      	str	r3, [r4, #16]
 800da8c:	2301      	movs	r3, #1
 800da8e:	6163      	str	r3, [r4, #20]
 800da90:	b003      	add	sp, #12
 800da92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800da94:	ab01      	add	r3, sp, #4
 800da96:	466a      	mov	r2, sp
 800da98:	f7ff ffc8 	bl	800da2c <__swhatbuf_r>
 800da9c:	9f00      	ldr	r7, [sp, #0]
 800da9e:	4605      	mov	r5, r0
 800daa0:	4639      	mov	r1, r7
 800daa2:	4630      	mov	r0, r6
 800daa4:	f7fe fd9e 	bl	800c5e4 <_malloc_r>
 800daa8:	b948      	cbnz	r0, 800dabe <__smakebuf_r+0x46>
 800daaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daae:	059a      	lsls	r2, r3, #22
 800dab0:	d4ee      	bmi.n	800da90 <__smakebuf_r+0x18>
 800dab2:	f023 0303 	bic.w	r3, r3, #3
 800dab6:	f043 0302 	orr.w	r3, r3, #2
 800daba:	81a3      	strh	r3, [r4, #12]
 800dabc:	e7e2      	b.n	800da84 <__smakebuf_r+0xc>
 800dabe:	89a3      	ldrh	r3, [r4, #12]
 800dac0:	6020      	str	r0, [r4, #0]
 800dac2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dac6:	81a3      	strh	r3, [r4, #12]
 800dac8:	9b01      	ldr	r3, [sp, #4]
 800daca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dace:	b15b      	cbz	r3, 800dae8 <__smakebuf_r+0x70>
 800dad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dad4:	4630      	mov	r0, r6
 800dad6:	f000 f81d 	bl	800db14 <_isatty_r>
 800dada:	b128      	cbz	r0, 800dae8 <__smakebuf_r+0x70>
 800dadc:	89a3      	ldrh	r3, [r4, #12]
 800dade:	f023 0303 	bic.w	r3, r3, #3
 800dae2:	f043 0301 	orr.w	r3, r3, #1
 800dae6:	81a3      	strh	r3, [r4, #12]
 800dae8:	89a3      	ldrh	r3, [r4, #12]
 800daea:	431d      	orrs	r5, r3
 800daec:	81a5      	strh	r5, [r4, #12]
 800daee:	e7cf      	b.n	800da90 <__smakebuf_r+0x18>

0800daf0 <_fstat_r>:
 800daf0:	b538      	push	{r3, r4, r5, lr}
 800daf2:	4d07      	ldr	r5, [pc, #28]	@ (800db10 <_fstat_r+0x20>)
 800daf4:	2300      	movs	r3, #0
 800daf6:	4604      	mov	r4, r0
 800daf8:	4608      	mov	r0, r1
 800dafa:	4611      	mov	r1, r2
 800dafc:	602b      	str	r3, [r5, #0]
 800dafe:	f7f6 f821 	bl	8003b44 <_fstat>
 800db02:	1c43      	adds	r3, r0, #1
 800db04:	d102      	bne.n	800db0c <_fstat_r+0x1c>
 800db06:	682b      	ldr	r3, [r5, #0]
 800db08:	b103      	cbz	r3, 800db0c <_fstat_r+0x1c>
 800db0a:	6023      	str	r3, [r4, #0]
 800db0c:	bd38      	pop	{r3, r4, r5, pc}
 800db0e:	bf00      	nop
 800db10:	200010c8 	.word	0x200010c8

0800db14 <_isatty_r>:
 800db14:	b538      	push	{r3, r4, r5, lr}
 800db16:	4d06      	ldr	r5, [pc, #24]	@ (800db30 <_isatty_r+0x1c>)
 800db18:	2300      	movs	r3, #0
 800db1a:	4604      	mov	r4, r0
 800db1c:	4608      	mov	r0, r1
 800db1e:	602b      	str	r3, [r5, #0]
 800db20:	f7f6 f820 	bl	8003b64 <_isatty>
 800db24:	1c43      	adds	r3, r0, #1
 800db26:	d102      	bne.n	800db2e <_isatty_r+0x1a>
 800db28:	682b      	ldr	r3, [r5, #0]
 800db2a:	b103      	cbz	r3, 800db2e <_isatty_r+0x1a>
 800db2c:	6023      	str	r3, [r4, #0]
 800db2e:	bd38      	pop	{r3, r4, r5, pc}
 800db30:	200010c8 	.word	0x200010c8

0800db34 <atan2>:
 800db34:	f000 b8a8 	b.w	800dc88 <__ieee754_atan2>

0800db38 <powf>:
 800db38:	b508      	push	{r3, lr}
 800db3a:	ed2d 8b04 	vpush	{d8-d9}
 800db3e:	eeb0 8a60 	vmov.f32	s16, s1
 800db42:	eeb0 9a40 	vmov.f32	s18, s0
 800db46:	f000 fb07 	bl	800e158 <__ieee754_powf>
 800db4a:	eeb4 8a48 	vcmp.f32	s16, s16
 800db4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db52:	eef0 8a40 	vmov.f32	s17, s0
 800db56:	d63e      	bvs.n	800dbd6 <powf+0x9e>
 800db58:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800db5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db60:	d112      	bne.n	800db88 <powf+0x50>
 800db62:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800db66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db6a:	d039      	beq.n	800dbe0 <powf+0xa8>
 800db6c:	eeb0 0a48 	vmov.f32	s0, s16
 800db70:	f000 f839 	bl	800dbe6 <finitef>
 800db74:	b378      	cbz	r0, 800dbd6 <powf+0x9e>
 800db76:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800db7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db7e:	d52a      	bpl.n	800dbd6 <powf+0x9e>
 800db80:	f7fd faea 	bl	800b158 <__errno>
 800db84:	2322      	movs	r3, #34	@ 0x22
 800db86:	e014      	b.n	800dbb2 <powf+0x7a>
 800db88:	f000 f82d 	bl	800dbe6 <finitef>
 800db8c:	b998      	cbnz	r0, 800dbb6 <powf+0x7e>
 800db8e:	eeb0 0a49 	vmov.f32	s0, s18
 800db92:	f000 f828 	bl	800dbe6 <finitef>
 800db96:	b170      	cbz	r0, 800dbb6 <powf+0x7e>
 800db98:	eeb0 0a48 	vmov.f32	s0, s16
 800db9c:	f000 f823 	bl	800dbe6 <finitef>
 800dba0:	b148      	cbz	r0, 800dbb6 <powf+0x7e>
 800dba2:	eef4 8a68 	vcmp.f32	s17, s17
 800dba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbaa:	d7e9      	bvc.n	800db80 <powf+0x48>
 800dbac:	f7fd fad4 	bl	800b158 <__errno>
 800dbb0:	2321      	movs	r3, #33	@ 0x21
 800dbb2:	6003      	str	r3, [r0, #0]
 800dbb4:	e00f      	b.n	800dbd6 <powf+0x9e>
 800dbb6:	eef5 8a40 	vcmp.f32	s17, #0.0
 800dbba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbbe:	d10a      	bne.n	800dbd6 <powf+0x9e>
 800dbc0:	eeb0 0a49 	vmov.f32	s0, s18
 800dbc4:	f000 f80f 	bl	800dbe6 <finitef>
 800dbc8:	b128      	cbz	r0, 800dbd6 <powf+0x9e>
 800dbca:	eeb0 0a48 	vmov.f32	s0, s16
 800dbce:	f000 f80a 	bl	800dbe6 <finitef>
 800dbd2:	2800      	cmp	r0, #0
 800dbd4:	d1d4      	bne.n	800db80 <powf+0x48>
 800dbd6:	eeb0 0a68 	vmov.f32	s0, s17
 800dbda:	ecbd 8b04 	vpop	{d8-d9}
 800dbde:	bd08      	pop	{r3, pc}
 800dbe0:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800dbe4:	e7f7      	b.n	800dbd6 <powf+0x9e>

0800dbe6 <finitef>:
 800dbe6:	ee10 3a10 	vmov	r3, s0
 800dbea:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800dbee:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800dbf2:	bfac      	ite	ge
 800dbf4:	2000      	movge	r0, #0
 800dbf6:	2001      	movlt	r0, #1
 800dbf8:	4770      	bx	lr
	...

0800dbfc <round>:
 800dbfc:	ec51 0b10 	vmov	r0, r1, d0
 800dc00:	b570      	push	{r4, r5, r6, lr}
 800dc02:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800dc06:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800dc0a:	2a13      	cmp	r2, #19
 800dc0c:	460b      	mov	r3, r1
 800dc0e:	4605      	mov	r5, r0
 800dc10:	dc1b      	bgt.n	800dc4a <round+0x4e>
 800dc12:	2a00      	cmp	r2, #0
 800dc14:	da0b      	bge.n	800dc2e <round+0x32>
 800dc16:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800dc1a:	3201      	adds	r2, #1
 800dc1c:	bf04      	itt	eq
 800dc1e:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800dc22:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800dc26:	2200      	movs	r2, #0
 800dc28:	4619      	mov	r1, r3
 800dc2a:	4610      	mov	r0, r2
 800dc2c:	e015      	b.n	800dc5a <round+0x5e>
 800dc2e:	4c15      	ldr	r4, [pc, #84]	@ (800dc84 <round+0x88>)
 800dc30:	4114      	asrs	r4, r2
 800dc32:	ea04 0601 	and.w	r6, r4, r1
 800dc36:	4306      	orrs	r6, r0
 800dc38:	d00f      	beq.n	800dc5a <round+0x5e>
 800dc3a:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800dc3e:	fa41 f202 	asr.w	r2, r1, r2
 800dc42:	4413      	add	r3, r2
 800dc44:	ea23 0304 	bic.w	r3, r3, r4
 800dc48:	e7ed      	b.n	800dc26 <round+0x2a>
 800dc4a:	2a33      	cmp	r2, #51	@ 0x33
 800dc4c:	dd08      	ble.n	800dc60 <round+0x64>
 800dc4e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800dc52:	d102      	bne.n	800dc5a <round+0x5e>
 800dc54:	4602      	mov	r2, r0
 800dc56:	f7f2 fb39 	bl	80002cc <__adddf3>
 800dc5a:	ec41 0b10 	vmov	d0, r0, r1
 800dc5e:	bd70      	pop	{r4, r5, r6, pc}
 800dc60:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800dc64:	f04f 34ff 	mov.w	r4, #4294967295
 800dc68:	40f4      	lsrs	r4, r6
 800dc6a:	4204      	tst	r4, r0
 800dc6c:	d0f5      	beq.n	800dc5a <round+0x5e>
 800dc6e:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800dc72:	2201      	movs	r2, #1
 800dc74:	408a      	lsls	r2, r1
 800dc76:	1952      	adds	r2, r2, r5
 800dc78:	bf28      	it	cs
 800dc7a:	3301      	addcs	r3, #1
 800dc7c:	ea22 0204 	bic.w	r2, r2, r4
 800dc80:	e7d2      	b.n	800dc28 <round+0x2c>
 800dc82:	bf00      	nop
 800dc84:	000fffff 	.word	0x000fffff

0800dc88 <__ieee754_atan2>:
 800dc88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc8c:	ec57 6b11 	vmov	r6, r7, d1
 800dc90:	4273      	negs	r3, r6
 800dc92:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800de10 <__ieee754_atan2+0x188>
 800dc96:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800dc9a:	4333      	orrs	r3, r6
 800dc9c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800dca0:	4543      	cmp	r3, r8
 800dca2:	ec51 0b10 	vmov	r0, r1, d0
 800dca6:	4635      	mov	r5, r6
 800dca8:	d809      	bhi.n	800dcbe <__ieee754_atan2+0x36>
 800dcaa:	4244      	negs	r4, r0
 800dcac:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dcb0:	4304      	orrs	r4, r0
 800dcb2:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800dcb6:	4544      	cmp	r4, r8
 800dcb8:	468e      	mov	lr, r1
 800dcba:	4681      	mov	r9, r0
 800dcbc:	d907      	bls.n	800dcce <__ieee754_atan2+0x46>
 800dcbe:	4632      	mov	r2, r6
 800dcc0:	463b      	mov	r3, r7
 800dcc2:	f7f2 fb03 	bl	80002cc <__adddf3>
 800dcc6:	ec41 0b10 	vmov	d0, r0, r1
 800dcca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcce:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800dcd2:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800dcd6:	4334      	orrs	r4, r6
 800dcd8:	d103      	bne.n	800dce2 <__ieee754_atan2+0x5a>
 800dcda:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcde:	f000 b89b 	b.w	800de18 <atan>
 800dce2:	17bc      	asrs	r4, r7, #30
 800dce4:	f004 0402 	and.w	r4, r4, #2
 800dce8:	ea53 0909 	orrs.w	r9, r3, r9
 800dcec:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800dcf0:	d107      	bne.n	800dd02 <__ieee754_atan2+0x7a>
 800dcf2:	2c02      	cmp	r4, #2
 800dcf4:	d05f      	beq.n	800ddb6 <__ieee754_atan2+0x12e>
 800dcf6:	2c03      	cmp	r4, #3
 800dcf8:	d1e5      	bne.n	800dcc6 <__ieee754_atan2+0x3e>
 800dcfa:	a141      	add	r1, pc, #260	@ (adr r1, 800de00 <__ieee754_atan2+0x178>)
 800dcfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd00:	e7e1      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800dd02:	4315      	orrs	r5, r2
 800dd04:	d106      	bne.n	800dd14 <__ieee754_atan2+0x8c>
 800dd06:	f1be 0f00 	cmp.w	lr, #0
 800dd0a:	da5f      	bge.n	800ddcc <__ieee754_atan2+0x144>
 800dd0c:	a13e      	add	r1, pc, #248	@ (adr r1, 800de08 <__ieee754_atan2+0x180>)
 800dd0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd12:	e7d8      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800dd14:	4542      	cmp	r2, r8
 800dd16:	d10f      	bne.n	800dd38 <__ieee754_atan2+0xb0>
 800dd18:	4293      	cmp	r3, r2
 800dd1a:	f104 34ff 	add.w	r4, r4, #4294967295
 800dd1e:	d107      	bne.n	800dd30 <__ieee754_atan2+0xa8>
 800dd20:	2c02      	cmp	r4, #2
 800dd22:	d84c      	bhi.n	800ddbe <__ieee754_atan2+0x136>
 800dd24:	4b34      	ldr	r3, [pc, #208]	@ (800ddf8 <__ieee754_atan2+0x170>)
 800dd26:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dd2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800dd2e:	e7ca      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800dd30:	2c02      	cmp	r4, #2
 800dd32:	d848      	bhi.n	800ddc6 <__ieee754_atan2+0x13e>
 800dd34:	4b31      	ldr	r3, [pc, #196]	@ (800ddfc <__ieee754_atan2+0x174>)
 800dd36:	e7f6      	b.n	800dd26 <__ieee754_atan2+0x9e>
 800dd38:	4543      	cmp	r3, r8
 800dd3a:	d0e4      	beq.n	800dd06 <__ieee754_atan2+0x7e>
 800dd3c:	1a9b      	subs	r3, r3, r2
 800dd3e:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800dd42:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dd46:	da1e      	bge.n	800dd86 <__ieee754_atan2+0xfe>
 800dd48:	2f00      	cmp	r7, #0
 800dd4a:	da01      	bge.n	800dd50 <__ieee754_atan2+0xc8>
 800dd4c:	323c      	adds	r2, #60	@ 0x3c
 800dd4e:	db1e      	blt.n	800dd8e <__ieee754_atan2+0x106>
 800dd50:	4632      	mov	r2, r6
 800dd52:	463b      	mov	r3, r7
 800dd54:	f7f2 fd9a 	bl	800088c <__aeabi_ddiv>
 800dd58:	ec41 0b10 	vmov	d0, r0, r1
 800dd5c:	f000 f9f4 	bl	800e148 <fabs>
 800dd60:	f000 f85a 	bl	800de18 <atan>
 800dd64:	ec51 0b10 	vmov	r0, r1, d0
 800dd68:	2c01      	cmp	r4, #1
 800dd6a:	d013      	beq.n	800dd94 <__ieee754_atan2+0x10c>
 800dd6c:	2c02      	cmp	r4, #2
 800dd6e:	d015      	beq.n	800dd9c <__ieee754_atan2+0x114>
 800dd70:	2c00      	cmp	r4, #0
 800dd72:	d0a8      	beq.n	800dcc6 <__ieee754_atan2+0x3e>
 800dd74:	a318      	add	r3, pc, #96	@ (adr r3, 800ddd8 <__ieee754_atan2+0x150>)
 800dd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7a:	f7f2 faa5 	bl	80002c8 <__aeabi_dsub>
 800dd7e:	a318      	add	r3, pc, #96	@ (adr r3, 800dde0 <__ieee754_atan2+0x158>)
 800dd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd84:	e014      	b.n	800ddb0 <__ieee754_atan2+0x128>
 800dd86:	a118      	add	r1, pc, #96	@ (adr r1, 800dde8 <__ieee754_atan2+0x160>)
 800dd88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd8c:	e7ec      	b.n	800dd68 <__ieee754_atan2+0xe0>
 800dd8e:	2000      	movs	r0, #0
 800dd90:	2100      	movs	r1, #0
 800dd92:	e7e9      	b.n	800dd68 <__ieee754_atan2+0xe0>
 800dd94:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800dd98:	4619      	mov	r1, r3
 800dd9a:	e794      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800dd9c:	a30e      	add	r3, pc, #56	@ (adr r3, 800ddd8 <__ieee754_atan2+0x150>)
 800dd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda2:	f7f2 fa91 	bl	80002c8 <__aeabi_dsub>
 800dda6:	4602      	mov	r2, r0
 800dda8:	460b      	mov	r3, r1
 800ddaa:	a10d      	add	r1, pc, #52	@ (adr r1, 800dde0 <__ieee754_atan2+0x158>)
 800ddac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddb0:	f7f2 fa8a 	bl	80002c8 <__aeabi_dsub>
 800ddb4:	e787      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800ddb6:	a10a      	add	r1, pc, #40	@ (adr r1, 800dde0 <__ieee754_atan2+0x158>)
 800ddb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddbc:	e783      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800ddbe:	a10c      	add	r1, pc, #48	@ (adr r1, 800ddf0 <__ieee754_atan2+0x168>)
 800ddc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddc4:	e77f      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800ddc6:	2000      	movs	r0, #0
 800ddc8:	2100      	movs	r1, #0
 800ddca:	e77c      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800ddcc:	a106      	add	r1, pc, #24	@ (adr r1, 800dde8 <__ieee754_atan2+0x160>)
 800ddce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddd2:	e778      	b.n	800dcc6 <__ieee754_atan2+0x3e>
 800ddd4:	f3af 8000 	nop.w
 800ddd8:	33145c07 	.word	0x33145c07
 800dddc:	3ca1a626 	.word	0x3ca1a626
 800dde0:	54442d18 	.word	0x54442d18
 800dde4:	400921fb 	.word	0x400921fb
 800dde8:	54442d18 	.word	0x54442d18
 800ddec:	3ff921fb 	.word	0x3ff921fb
 800ddf0:	54442d18 	.word	0x54442d18
 800ddf4:	3fe921fb 	.word	0x3fe921fb
 800ddf8:	0800eee8 	.word	0x0800eee8
 800ddfc:	0800eed0 	.word	0x0800eed0
 800de00:	54442d18 	.word	0x54442d18
 800de04:	c00921fb 	.word	0xc00921fb
 800de08:	54442d18 	.word	0x54442d18
 800de0c:	bff921fb 	.word	0xbff921fb
 800de10:	7ff00000 	.word	0x7ff00000
 800de14:	00000000 	.word	0x00000000

0800de18 <atan>:
 800de18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de1c:	ec55 4b10 	vmov	r4, r5, d0
 800de20:	4bbf      	ldr	r3, [pc, #764]	@ (800e120 <atan+0x308>)
 800de22:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800de26:	429e      	cmp	r6, r3
 800de28:	46ab      	mov	fp, r5
 800de2a:	d918      	bls.n	800de5e <atan+0x46>
 800de2c:	4bbd      	ldr	r3, [pc, #756]	@ (800e124 <atan+0x30c>)
 800de2e:	429e      	cmp	r6, r3
 800de30:	d801      	bhi.n	800de36 <atan+0x1e>
 800de32:	d109      	bne.n	800de48 <atan+0x30>
 800de34:	b144      	cbz	r4, 800de48 <atan+0x30>
 800de36:	4622      	mov	r2, r4
 800de38:	462b      	mov	r3, r5
 800de3a:	4620      	mov	r0, r4
 800de3c:	4629      	mov	r1, r5
 800de3e:	f7f2 fa45 	bl	80002cc <__adddf3>
 800de42:	4604      	mov	r4, r0
 800de44:	460d      	mov	r5, r1
 800de46:	e006      	b.n	800de56 <atan+0x3e>
 800de48:	f1bb 0f00 	cmp.w	fp, #0
 800de4c:	f340 812b 	ble.w	800e0a6 <atan+0x28e>
 800de50:	a597      	add	r5, pc, #604	@ (adr r5, 800e0b0 <atan+0x298>)
 800de52:	e9d5 4500 	ldrd	r4, r5, [r5]
 800de56:	ec45 4b10 	vmov	d0, r4, r5
 800de5a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de5e:	4bb2      	ldr	r3, [pc, #712]	@ (800e128 <atan+0x310>)
 800de60:	429e      	cmp	r6, r3
 800de62:	d813      	bhi.n	800de8c <atan+0x74>
 800de64:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800de68:	429e      	cmp	r6, r3
 800de6a:	d80c      	bhi.n	800de86 <atan+0x6e>
 800de6c:	a392      	add	r3, pc, #584	@ (adr r3, 800e0b8 <atan+0x2a0>)
 800de6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de72:	4620      	mov	r0, r4
 800de74:	4629      	mov	r1, r5
 800de76:	f7f2 fa29 	bl	80002cc <__adddf3>
 800de7a:	4bac      	ldr	r3, [pc, #688]	@ (800e12c <atan+0x314>)
 800de7c:	2200      	movs	r2, #0
 800de7e:	f7f2 fe6b 	bl	8000b58 <__aeabi_dcmpgt>
 800de82:	2800      	cmp	r0, #0
 800de84:	d1e7      	bne.n	800de56 <atan+0x3e>
 800de86:	f04f 3aff 	mov.w	sl, #4294967295
 800de8a:	e029      	b.n	800dee0 <atan+0xc8>
 800de8c:	f000 f95c 	bl	800e148 <fabs>
 800de90:	4ba7      	ldr	r3, [pc, #668]	@ (800e130 <atan+0x318>)
 800de92:	429e      	cmp	r6, r3
 800de94:	ec55 4b10 	vmov	r4, r5, d0
 800de98:	f200 80bc 	bhi.w	800e014 <atan+0x1fc>
 800de9c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800dea0:	429e      	cmp	r6, r3
 800dea2:	f200 809e 	bhi.w	800dfe2 <atan+0x1ca>
 800dea6:	4622      	mov	r2, r4
 800dea8:	462b      	mov	r3, r5
 800deaa:	4620      	mov	r0, r4
 800deac:	4629      	mov	r1, r5
 800deae:	f7f2 fa0d 	bl	80002cc <__adddf3>
 800deb2:	4b9e      	ldr	r3, [pc, #632]	@ (800e12c <atan+0x314>)
 800deb4:	2200      	movs	r2, #0
 800deb6:	f7f2 fa07 	bl	80002c8 <__aeabi_dsub>
 800deba:	2200      	movs	r2, #0
 800debc:	4606      	mov	r6, r0
 800debe:	460f      	mov	r7, r1
 800dec0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dec4:	4620      	mov	r0, r4
 800dec6:	4629      	mov	r1, r5
 800dec8:	f7f2 fa00 	bl	80002cc <__adddf3>
 800decc:	4602      	mov	r2, r0
 800dece:	460b      	mov	r3, r1
 800ded0:	4630      	mov	r0, r6
 800ded2:	4639      	mov	r1, r7
 800ded4:	f7f2 fcda 	bl	800088c <__aeabi_ddiv>
 800ded8:	f04f 0a00 	mov.w	sl, #0
 800dedc:	4604      	mov	r4, r0
 800dede:	460d      	mov	r5, r1
 800dee0:	4622      	mov	r2, r4
 800dee2:	462b      	mov	r3, r5
 800dee4:	4620      	mov	r0, r4
 800dee6:	4629      	mov	r1, r5
 800dee8:	f7f2 fba6 	bl	8000638 <__aeabi_dmul>
 800deec:	4602      	mov	r2, r0
 800deee:	460b      	mov	r3, r1
 800def0:	4680      	mov	r8, r0
 800def2:	4689      	mov	r9, r1
 800def4:	f7f2 fba0 	bl	8000638 <__aeabi_dmul>
 800def8:	a371      	add	r3, pc, #452	@ (adr r3, 800e0c0 <atan+0x2a8>)
 800defa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800defe:	4606      	mov	r6, r0
 800df00:	460f      	mov	r7, r1
 800df02:	f7f2 fb99 	bl	8000638 <__aeabi_dmul>
 800df06:	a370      	add	r3, pc, #448	@ (adr r3, 800e0c8 <atan+0x2b0>)
 800df08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df0c:	f7f2 f9de 	bl	80002cc <__adddf3>
 800df10:	4632      	mov	r2, r6
 800df12:	463b      	mov	r3, r7
 800df14:	f7f2 fb90 	bl	8000638 <__aeabi_dmul>
 800df18:	a36d      	add	r3, pc, #436	@ (adr r3, 800e0d0 <atan+0x2b8>)
 800df1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df1e:	f7f2 f9d5 	bl	80002cc <__adddf3>
 800df22:	4632      	mov	r2, r6
 800df24:	463b      	mov	r3, r7
 800df26:	f7f2 fb87 	bl	8000638 <__aeabi_dmul>
 800df2a:	a36b      	add	r3, pc, #428	@ (adr r3, 800e0d8 <atan+0x2c0>)
 800df2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df30:	f7f2 f9cc 	bl	80002cc <__adddf3>
 800df34:	4632      	mov	r2, r6
 800df36:	463b      	mov	r3, r7
 800df38:	f7f2 fb7e 	bl	8000638 <__aeabi_dmul>
 800df3c:	a368      	add	r3, pc, #416	@ (adr r3, 800e0e0 <atan+0x2c8>)
 800df3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df42:	f7f2 f9c3 	bl	80002cc <__adddf3>
 800df46:	4632      	mov	r2, r6
 800df48:	463b      	mov	r3, r7
 800df4a:	f7f2 fb75 	bl	8000638 <__aeabi_dmul>
 800df4e:	a366      	add	r3, pc, #408	@ (adr r3, 800e0e8 <atan+0x2d0>)
 800df50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df54:	f7f2 f9ba 	bl	80002cc <__adddf3>
 800df58:	4642      	mov	r2, r8
 800df5a:	464b      	mov	r3, r9
 800df5c:	f7f2 fb6c 	bl	8000638 <__aeabi_dmul>
 800df60:	a363      	add	r3, pc, #396	@ (adr r3, 800e0f0 <atan+0x2d8>)
 800df62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df66:	4680      	mov	r8, r0
 800df68:	4689      	mov	r9, r1
 800df6a:	4630      	mov	r0, r6
 800df6c:	4639      	mov	r1, r7
 800df6e:	f7f2 fb63 	bl	8000638 <__aeabi_dmul>
 800df72:	a361      	add	r3, pc, #388	@ (adr r3, 800e0f8 <atan+0x2e0>)
 800df74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df78:	f7f2 f9a6 	bl	80002c8 <__aeabi_dsub>
 800df7c:	4632      	mov	r2, r6
 800df7e:	463b      	mov	r3, r7
 800df80:	f7f2 fb5a 	bl	8000638 <__aeabi_dmul>
 800df84:	a35e      	add	r3, pc, #376	@ (adr r3, 800e100 <atan+0x2e8>)
 800df86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df8a:	f7f2 f99d 	bl	80002c8 <__aeabi_dsub>
 800df8e:	4632      	mov	r2, r6
 800df90:	463b      	mov	r3, r7
 800df92:	f7f2 fb51 	bl	8000638 <__aeabi_dmul>
 800df96:	a35c      	add	r3, pc, #368	@ (adr r3, 800e108 <atan+0x2f0>)
 800df98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df9c:	f7f2 f994 	bl	80002c8 <__aeabi_dsub>
 800dfa0:	4632      	mov	r2, r6
 800dfa2:	463b      	mov	r3, r7
 800dfa4:	f7f2 fb48 	bl	8000638 <__aeabi_dmul>
 800dfa8:	a359      	add	r3, pc, #356	@ (adr r3, 800e110 <atan+0x2f8>)
 800dfaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfae:	f7f2 f98b 	bl	80002c8 <__aeabi_dsub>
 800dfb2:	4632      	mov	r2, r6
 800dfb4:	463b      	mov	r3, r7
 800dfb6:	f7f2 fb3f 	bl	8000638 <__aeabi_dmul>
 800dfba:	4602      	mov	r2, r0
 800dfbc:	460b      	mov	r3, r1
 800dfbe:	4640      	mov	r0, r8
 800dfc0:	4649      	mov	r1, r9
 800dfc2:	f7f2 f983 	bl	80002cc <__adddf3>
 800dfc6:	4622      	mov	r2, r4
 800dfc8:	462b      	mov	r3, r5
 800dfca:	f7f2 fb35 	bl	8000638 <__aeabi_dmul>
 800dfce:	f1ba 3fff 	cmp.w	sl, #4294967295
 800dfd2:	4602      	mov	r2, r0
 800dfd4:	460b      	mov	r3, r1
 800dfd6:	d148      	bne.n	800e06a <atan+0x252>
 800dfd8:	4620      	mov	r0, r4
 800dfda:	4629      	mov	r1, r5
 800dfdc:	f7f2 f974 	bl	80002c8 <__aeabi_dsub>
 800dfe0:	e72f      	b.n	800de42 <atan+0x2a>
 800dfe2:	4b52      	ldr	r3, [pc, #328]	@ (800e12c <atan+0x314>)
 800dfe4:	2200      	movs	r2, #0
 800dfe6:	4620      	mov	r0, r4
 800dfe8:	4629      	mov	r1, r5
 800dfea:	f7f2 f96d 	bl	80002c8 <__aeabi_dsub>
 800dfee:	4b4f      	ldr	r3, [pc, #316]	@ (800e12c <atan+0x314>)
 800dff0:	4606      	mov	r6, r0
 800dff2:	460f      	mov	r7, r1
 800dff4:	2200      	movs	r2, #0
 800dff6:	4620      	mov	r0, r4
 800dff8:	4629      	mov	r1, r5
 800dffa:	f7f2 f967 	bl	80002cc <__adddf3>
 800dffe:	4602      	mov	r2, r0
 800e000:	460b      	mov	r3, r1
 800e002:	4630      	mov	r0, r6
 800e004:	4639      	mov	r1, r7
 800e006:	f7f2 fc41 	bl	800088c <__aeabi_ddiv>
 800e00a:	f04f 0a01 	mov.w	sl, #1
 800e00e:	4604      	mov	r4, r0
 800e010:	460d      	mov	r5, r1
 800e012:	e765      	b.n	800dee0 <atan+0xc8>
 800e014:	4b47      	ldr	r3, [pc, #284]	@ (800e134 <atan+0x31c>)
 800e016:	429e      	cmp	r6, r3
 800e018:	d21c      	bcs.n	800e054 <atan+0x23c>
 800e01a:	4b47      	ldr	r3, [pc, #284]	@ (800e138 <atan+0x320>)
 800e01c:	2200      	movs	r2, #0
 800e01e:	4620      	mov	r0, r4
 800e020:	4629      	mov	r1, r5
 800e022:	f7f2 f951 	bl	80002c8 <__aeabi_dsub>
 800e026:	4b44      	ldr	r3, [pc, #272]	@ (800e138 <atan+0x320>)
 800e028:	4606      	mov	r6, r0
 800e02a:	460f      	mov	r7, r1
 800e02c:	2200      	movs	r2, #0
 800e02e:	4620      	mov	r0, r4
 800e030:	4629      	mov	r1, r5
 800e032:	f7f2 fb01 	bl	8000638 <__aeabi_dmul>
 800e036:	4b3d      	ldr	r3, [pc, #244]	@ (800e12c <atan+0x314>)
 800e038:	2200      	movs	r2, #0
 800e03a:	f7f2 f947 	bl	80002cc <__adddf3>
 800e03e:	4602      	mov	r2, r0
 800e040:	460b      	mov	r3, r1
 800e042:	4630      	mov	r0, r6
 800e044:	4639      	mov	r1, r7
 800e046:	f7f2 fc21 	bl	800088c <__aeabi_ddiv>
 800e04a:	f04f 0a02 	mov.w	sl, #2
 800e04e:	4604      	mov	r4, r0
 800e050:	460d      	mov	r5, r1
 800e052:	e745      	b.n	800dee0 <atan+0xc8>
 800e054:	4622      	mov	r2, r4
 800e056:	462b      	mov	r3, r5
 800e058:	4938      	ldr	r1, [pc, #224]	@ (800e13c <atan+0x324>)
 800e05a:	2000      	movs	r0, #0
 800e05c:	f7f2 fc16 	bl	800088c <__aeabi_ddiv>
 800e060:	f04f 0a03 	mov.w	sl, #3
 800e064:	4604      	mov	r4, r0
 800e066:	460d      	mov	r5, r1
 800e068:	e73a      	b.n	800dee0 <atan+0xc8>
 800e06a:	4b35      	ldr	r3, [pc, #212]	@ (800e140 <atan+0x328>)
 800e06c:	4e35      	ldr	r6, [pc, #212]	@ (800e144 <atan+0x32c>)
 800e06e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e076:	f7f2 f927 	bl	80002c8 <__aeabi_dsub>
 800e07a:	4622      	mov	r2, r4
 800e07c:	462b      	mov	r3, r5
 800e07e:	f7f2 f923 	bl	80002c8 <__aeabi_dsub>
 800e082:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e086:	4602      	mov	r2, r0
 800e088:	460b      	mov	r3, r1
 800e08a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e08e:	f7f2 f91b 	bl	80002c8 <__aeabi_dsub>
 800e092:	f1bb 0f00 	cmp.w	fp, #0
 800e096:	4604      	mov	r4, r0
 800e098:	460d      	mov	r5, r1
 800e09a:	f6bf aedc 	bge.w	800de56 <atan+0x3e>
 800e09e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e0a2:	461d      	mov	r5, r3
 800e0a4:	e6d7      	b.n	800de56 <atan+0x3e>
 800e0a6:	a51c      	add	r5, pc, #112	@ (adr r5, 800e118 <atan+0x300>)
 800e0a8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e0ac:	e6d3      	b.n	800de56 <atan+0x3e>
 800e0ae:	bf00      	nop
 800e0b0:	54442d18 	.word	0x54442d18
 800e0b4:	3ff921fb 	.word	0x3ff921fb
 800e0b8:	8800759c 	.word	0x8800759c
 800e0bc:	7e37e43c 	.word	0x7e37e43c
 800e0c0:	e322da11 	.word	0xe322da11
 800e0c4:	3f90ad3a 	.word	0x3f90ad3a
 800e0c8:	24760deb 	.word	0x24760deb
 800e0cc:	3fa97b4b 	.word	0x3fa97b4b
 800e0d0:	a0d03d51 	.word	0xa0d03d51
 800e0d4:	3fb10d66 	.word	0x3fb10d66
 800e0d8:	c54c206e 	.word	0xc54c206e
 800e0dc:	3fb745cd 	.word	0x3fb745cd
 800e0e0:	920083ff 	.word	0x920083ff
 800e0e4:	3fc24924 	.word	0x3fc24924
 800e0e8:	5555550d 	.word	0x5555550d
 800e0ec:	3fd55555 	.word	0x3fd55555
 800e0f0:	2c6a6c2f 	.word	0x2c6a6c2f
 800e0f4:	bfa2b444 	.word	0xbfa2b444
 800e0f8:	52defd9a 	.word	0x52defd9a
 800e0fc:	3fadde2d 	.word	0x3fadde2d
 800e100:	af749a6d 	.word	0xaf749a6d
 800e104:	3fb3b0f2 	.word	0x3fb3b0f2
 800e108:	fe231671 	.word	0xfe231671
 800e10c:	3fbc71c6 	.word	0x3fbc71c6
 800e110:	9998ebc4 	.word	0x9998ebc4
 800e114:	3fc99999 	.word	0x3fc99999
 800e118:	54442d18 	.word	0x54442d18
 800e11c:	bff921fb 	.word	0xbff921fb
 800e120:	440fffff 	.word	0x440fffff
 800e124:	7ff00000 	.word	0x7ff00000
 800e128:	3fdbffff 	.word	0x3fdbffff
 800e12c:	3ff00000 	.word	0x3ff00000
 800e130:	3ff2ffff 	.word	0x3ff2ffff
 800e134:	40038000 	.word	0x40038000
 800e138:	3ff80000 	.word	0x3ff80000
 800e13c:	bff00000 	.word	0xbff00000
 800e140:	0800ef00 	.word	0x0800ef00
 800e144:	0800ef20 	.word	0x0800ef20

0800e148 <fabs>:
 800e148:	ec51 0b10 	vmov	r0, r1, d0
 800e14c:	4602      	mov	r2, r0
 800e14e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e152:	ec43 2b10 	vmov	d0, r2, r3
 800e156:	4770      	bx	lr

0800e158 <__ieee754_powf>:
 800e158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e15c:	ee10 4a90 	vmov	r4, s1
 800e160:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e164:	ed2d 8b02 	vpush	{d8}
 800e168:	ee10 6a10 	vmov	r6, s0
 800e16c:	eeb0 8a40 	vmov.f32	s16, s0
 800e170:	eef0 8a60 	vmov.f32	s17, s1
 800e174:	d10c      	bne.n	800e190 <__ieee754_powf+0x38>
 800e176:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e17a:	0076      	lsls	r6, r6, #1
 800e17c:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e180:	f240 829c 	bls.w	800e6bc <__ieee754_powf+0x564>
 800e184:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e188:	ecbd 8b02 	vpop	{d8}
 800e18c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e190:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e194:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e198:	d802      	bhi.n	800e1a0 <__ieee754_powf+0x48>
 800e19a:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e19e:	d908      	bls.n	800e1b2 <__ieee754_powf+0x5a>
 800e1a0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e1a4:	d1ee      	bne.n	800e184 <__ieee754_powf+0x2c>
 800e1a6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e1aa:	0064      	lsls	r4, r4, #1
 800e1ac:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e1b0:	e7e6      	b.n	800e180 <__ieee754_powf+0x28>
 800e1b2:	2e00      	cmp	r6, #0
 800e1b4:	da1e      	bge.n	800e1f4 <__ieee754_powf+0x9c>
 800e1b6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e1ba:	d22b      	bcs.n	800e214 <__ieee754_powf+0xbc>
 800e1bc:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e1c0:	d332      	bcc.n	800e228 <__ieee754_powf+0xd0>
 800e1c2:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e1c6:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e1ca:	fa49 f503 	asr.w	r5, r9, r3
 800e1ce:	fa05 f303 	lsl.w	r3, r5, r3
 800e1d2:	454b      	cmp	r3, r9
 800e1d4:	d126      	bne.n	800e224 <__ieee754_powf+0xcc>
 800e1d6:	f005 0501 	and.w	r5, r5, #1
 800e1da:	f1c5 0502 	rsb	r5, r5, #2
 800e1de:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e1e2:	d122      	bne.n	800e22a <__ieee754_powf+0xd2>
 800e1e4:	2c00      	cmp	r4, #0
 800e1e6:	f280 826f 	bge.w	800e6c8 <__ieee754_powf+0x570>
 800e1ea:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e1ee:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e1f2:	e7c9      	b.n	800e188 <__ieee754_powf+0x30>
 800e1f4:	2500      	movs	r5, #0
 800e1f6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e1fa:	d1f0      	bne.n	800e1de <__ieee754_powf+0x86>
 800e1fc:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e200:	f000 825c 	beq.w	800e6bc <__ieee754_powf+0x564>
 800e204:	d908      	bls.n	800e218 <__ieee754_powf+0xc0>
 800e206:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800e568 <__ieee754_powf+0x410>
 800e20a:	2c00      	cmp	r4, #0
 800e20c:	bfa8      	it	ge
 800e20e:	eeb0 0a68 	vmovge.f32	s0, s17
 800e212:	e7b9      	b.n	800e188 <__ieee754_powf+0x30>
 800e214:	2502      	movs	r5, #2
 800e216:	e7ee      	b.n	800e1f6 <__ieee754_powf+0x9e>
 800e218:	2c00      	cmp	r4, #0
 800e21a:	f280 8252 	bge.w	800e6c2 <__ieee754_powf+0x56a>
 800e21e:	eeb1 0a68 	vneg.f32	s0, s17
 800e222:	e7b1      	b.n	800e188 <__ieee754_powf+0x30>
 800e224:	2500      	movs	r5, #0
 800e226:	e7da      	b.n	800e1de <__ieee754_powf+0x86>
 800e228:	2500      	movs	r5, #0
 800e22a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e22e:	d102      	bne.n	800e236 <__ieee754_powf+0xde>
 800e230:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e234:	e7a8      	b.n	800e188 <__ieee754_powf+0x30>
 800e236:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e23a:	d109      	bne.n	800e250 <__ieee754_powf+0xf8>
 800e23c:	2e00      	cmp	r6, #0
 800e23e:	db07      	blt.n	800e250 <__ieee754_powf+0xf8>
 800e240:	eeb0 0a48 	vmov.f32	s0, s16
 800e244:	ecbd 8b02 	vpop	{d8}
 800e248:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e24c:	f000 bae8 	b.w	800e820 <__ieee754_sqrtf>
 800e250:	eeb0 0a48 	vmov.f32	s0, s16
 800e254:	f000 fa50 	bl	800e6f8 <fabsf>
 800e258:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800e25c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800e260:	4647      	mov	r7, r8
 800e262:	d002      	beq.n	800e26a <__ieee754_powf+0x112>
 800e264:	f1b8 0f00 	cmp.w	r8, #0
 800e268:	d117      	bne.n	800e29a <__ieee754_powf+0x142>
 800e26a:	2c00      	cmp	r4, #0
 800e26c:	bfbc      	itt	lt
 800e26e:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800e272:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800e276:	2e00      	cmp	r6, #0
 800e278:	da86      	bge.n	800e188 <__ieee754_powf+0x30>
 800e27a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800e27e:	ea58 0805 	orrs.w	r8, r8, r5
 800e282:	d104      	bne.n	800e28e <__ieee754_powf+0x136>
 800e284:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e288:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e28c:	e77c      	b.n	800e188 <__ieee754_powf+0x30>
 800e28e:	2d01      	cmp	r5, #1
 800e290:	f47f af7a 	bne.w	800e188 <__ieee754_powf+0x30>
 800e294:	eeb1 0a40 	vneg.f32	s0, s0
 800e298:	e776      	b.n	800e188 <__ieee754_powf+0x30>
 800e29a:	0ff0      	lsrs	r0, r6, #31
 800e29c:	3801      	subs	r0, #1
 800e29e:	ea55 0300 	orrs.w	r3, r5, r0
 800e2a2:	d104      	bne.n	800e2ae <__ieee754_powf+0x156>
 800e2a4:	ee38 8a48 	vsub.f32	s16, s16, s16
 800e2a8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e2ac:	e76c      	b.n	800e188 <__ieee754_powf+0x30>
 800e2ae:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800e2b2:	d973      	bls.n	800e39c <__ieee754_powf+0x244>
 800e2b4:	4bad      	ldr	r3, [pc, #692]	@ (800e56c <__ieee754_powf+0x414>)
 800e2b6:	4598      	cmp	r8, r3
 800e2b8:	d808      	bhi.n	800e2cc <__ieee754_powf+0x174>
 800e2ba:	2c00      	cmp	r4, #0
 800e2bc:	da0b      	bge.n	800e2d6 <__ieee754_powf+0x17e>
 800e2be:	2000      	movs	r0, #0
 800e2c0:	ecbd 8b02 	vpop	{d8}
 800e2c4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2c8:	f000 baa4 	b.w	800e814 <__math_oflowf>
 800e2cc:	4ba8      	ldr	r3, [pc, #672]	@ (800e570 <__ieee754_powf+0x418>)
 800e2ce:	4598      	cmp	r8, r3
 800e2d0:	d908      	bls.n	800e2e4 <__ieee754_powf+0x18c>
 800e2d2:	2c00      	cmp	r4, #0
 800e2d4:	dcf3      	bgt.n	800e2be <__ieee754_powf+0x166>
 800e2d6:	2000      	movs	r0, #0
 800e2d8:	ecbd 8b02 	vpop	{d8}
 800e2dc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2e0:	f000 ba92 	b.w	800e808 <__math_uflowf>
 800e2e4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e2e8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e2ec:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800e574 <__ieee754_powf+0x41c>
 800e2f0:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e2f4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800e2f8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e2fc:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800e300:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e304:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e308:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800e578 <__ieee754_powf+0x420>
 800e30c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800e310:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800e57c <__ieee754_powf+0x424>
 800e314:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e318:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800e580 <__ieee754_powf+0x428>
 800e31c:	eef0 6a67 	vmov.f32	s13, s15
 800e320:	eee0 6a07 	vfma.f32	s13, s0, s14
 800e324:	ee16 3a90 	vmov	r3, s13
 800e328:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e32c:	f023 030f 	bic.w	r3, r3, #15
 800e330:	ee06 3a90 	vmov	s13, r3
 800e334:	eee0 6a47 	vfms.f32	s13, s0, s14
 800e338:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e33c:	3d01      	subs	r5, #1
 800e33e:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800e342:	4305      	orrs	r5, r0
 800e344:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e348:	f024 040f 	bic.w	r4, r4, #15
 800e34c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800e350:	bf18      	it	ne
 800e352:	eeb0 8a47 	vmovne.f32	s16, s14
 800e356:	ee07 4a10 	vmov	s14, r4
 800e35a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800e35e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800e362:	ee07 3a90 	vmov	s15, r3
 800e366:	eee7 0a27 	vfma.f32	s1, s14, s15
 800e36a:	ee07 4a10 	vmov	s14, r4
 800e36e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e372:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800e376:	ee17 1a10 	vmov	r1, s14
 800e37a:	2900      	cmp	r1, #0
 800e37c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e380:	f340 80dd 	ble.w	800e53e <__ieee754_powf+0x3e6>
 800e384:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800e388:	f240 80ca 	bls.w	800e520 <__ieee754_powf+0x3c8>
 800e38c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e394:	bf4c      	ite	mi
 800e396:	2001      	movmi	r0, #1
 800e398:	2000      	movpl	r0, #0
 800e39a:	e791      	b.n	800e2c0 <__ieee754_powf+0x168>
 800e39c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800e3a0:	bf01      	itttt	eq
 800e3a2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800e584 <__ieee754_powf+0x42c>
 800e3a6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800e3aa:	f06f 0317 	mvneq.w	r3, #23
 800e3ae:	ee17 7a90 	vmoveq	r7, s15
 800e3b2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800e3b6:	bf18      	it	ne
 800e3b8:	2300      	movne	r3, #0
 800e3ba:	3a7f      	subs	r2, #127	@ 0x7f
 800e3bc:	441a      	add	r2, r3
 800e3be:	4b72      	ldr	r3, [pc, #456]	@ (800e588 <__ieee754_powf+0x430>)
 800e3c0:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800e3c4:	429f      	cmp	r7, r3
 800e3c6:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800e3ca:	dd06      	ble.n	800e3da <__ieee754_powf+0x282>
 800e3cc:	4b6f      	ldr	r3, [pc, #444]	@ (800e58c <__ieee754_powf+0x434>)
 800e3ce:	429f      	cmp	r7, r3
 800e3d0:	f340 80a4 	ble.w	800e51c <__ieee754_powf+0x3c4>
 800e3d4:	3201      	adds	r2, #1
 800e3d6:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800e3da:	2600      	movs	r6, #0
 800e3dc:	4b6c      	ldr	r3, [pc, #432]	@ (800e590 <__ieee754_powf+0x438>)
 800e3de:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800e3e2:	ee07 1a10 	vmov	s14, r1
 800e3e6:	edd3 5a00 	vldr	s11, [r3]
 800e3ea:	4b6a      	ldr	r3, [pc, #424]	@ (800e594 <__ieee754_powf+0x43c>)
 800e3ec:	ee75 7a87 	vadd.f32	s15, s11, s14
 800e3f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e3f4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800e3f8:	1049      	asrs	r1, r1, #1
 800e3fa:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800e3fe:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800e402:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800e406:	ee37 6a65 	vsub.f32	s12, s14, s11
 800e40a:	ee07 1a90 	vmov	s15, r1
 800e40e:	ee26 5a24 	vmul.f32	s10, s12, s9
 800e412:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800e416:	ee15 7a10 	vmov	r7, s10
 800e41a:	401f      	ands	r7, r3
 800e41c:	ee06 7a90 	vmov	s13, r7
 800e420:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800e424:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e428:	ee65 7a05 	vmul.f32	s15, s10, s10
 800e42c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800e430:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800e598 <__ieee754_powf+0x440>
 800e434:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800e59c <__ieee754_powf+0x444>
 800e438:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e43c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800e5a0 <__ieee754_powf+0x448>
 800e440:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e444:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800e574 <__ieee754_powf+0x41c>
 800e448:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e44c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800e5a4 <__ieee754_powf+0x44c>
 800e450:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e454:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800e5a8 <__ieee754_powf+0x450>
 800e458:	ee26 6a24 	vmul.f32	s12, s12, s9
 800e45c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e460:	ee35 7a26 	vadd.f32	s14, s10, s13
 800e464:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800e468:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e46c:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800e470:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800e474:	eef0 5a67 	vmov.f32	s11, s15
 800e478:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800e47c:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e480:	ee15 1a90 	vmov	r1, s11
 800e484:	4019      	ands	r1, r3
 800e486:	ee05 1a90 	vmov	s11, r1
 800e48a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e48e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800e492:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e496:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e49a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e49e:	eeb0 6a67 	vmov.f32	s12, s15
 800e4a2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800e4a6:	ee16 1a10 	vmov	r1, s12
 800e4aa:	4019      	ands	r1, r3
 800e4ac:	ee06 1a10 	vmov	s12, r1
 800e4b0:	eeb0 7a46 	vmov.f32	s14, s12
 800e4b4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800e4b8:	493c      	ldr	r1, [pc, #240]	@ (800e5ac <__ieee754_powf+0x454>)
 800e4ba:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800e4be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e4c2:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800e5b0 <__ieee754_powf+0x458>
 800e4c6:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800e5b4 <__ieee754_powf+0x45c>
 800e4ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e4ce:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800e5b8 <__ieee754_powf+0x460>
 800e4d2:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e4d6:	ed91 7a00 	vldr	s14, [r1]
 800e4da:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e4de:	ee07 2a10 	vmov	s14, r2
 800e4e2:	eef0 6a67 	vmov.f32	s13, s15
 800e4e6:	4a35      	ldr	r2, [pc, #212]	@ (800e5bc <__ieee754_powf+0x464>)
 800e4e8:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e4ec:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800e4f0:	ed92 5a00 	vldr	s10, [r2]
 800e4f4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e4f8:	ee76 6a85 	vadd.f32	s13, s13, s10
 800e4fc:	ee76 6a87 	vadd.f32	s13, s13, s14
 800e500:	ee16 2a90 	vmov	r2, s13
 800e504:	4013      	ands	r3, r2
 800e506:	ee06 3a90 	vmov	s13, r3
 800e50a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e50e:	ee37 7a45 	vsub.f32	s14, s14, s10
 800e512:	eea6 7a65 	vfms.f32	s14, s12, s11
 800e516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e51a:	e70f      	b.n	800e33c <__ieee754_powf+0x1e4>
 800e51c:	2601      	movs	r6, #1
 800e51e:	e75d      	b.n	800e3dc <__ieee754_powf+0x284>
 800e520:	d152      	bne.n	800e5c8 <__ieee754_powf+0x470>
 800e522:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e5c0 <__ieee754_powf+0x468>
 800e526:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e52a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800e52e:	eef4 6ac7 	vcmpe.f32	s13, s14
 800e532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e536:	f73f af29 	bgt.w	800e38c <__ieee754_powf+0x234>
 800e53a:	2386      	movs	r3, #134	@ 0x86
 800e53c:	e048      	b.n	800e5d0 <__ieee754_powf+0x478>
 800e53e:	4a21      	ldr	r2, [pc, #132]	@ (800e5c4 <__ieee754_powf+0x46c>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d907      	bls.n	800e554 <__ieee754_powf+0x3fc>
 800e544:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e54c:	bf4c      	ite	mi
 800e54e:	2001      	movmi	r0, #1
 800e550:	2000      	movpl	r0, #0
 800e552:	e6c1      	b.n	800e2d8 <__ieee754_powf+0x180>
 800e554:	d138      	bne.n	800e5c8 <__ieee754_powf+0x470>
 800e556:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e55a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800e55e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e562:	dbea      	blt.n	800e53a <__ieee754_powf+0x3e2>
 800e564:	e7ee      	b.n	800e544 <__ieee754_powf+0x3ec>
 800e566:	bf00      	nop
 800e568:	00000000 	.word	0x00000000
 800e56c:	3f7ffff3 	.word	0x3f7ffff3
 800e570:	3f800007 	.word	0x3f800007
 800e574:	3eaaaaab 	.word	0x3eaaaaab
 800e578:	3fb8aa3b 	.word	0x3fb8aa3b
 800e57c:	36eca570 	.word	0x36eca570
 800e580:	3fb8aa00 	.word	0x3fb8aa00
 800e584:	4b800000 	.word	0x4b800000
 800e588:	001cc471 	.word	0x001cc471
 800e58c:	005db3d6 	.word	0x005db3d6
 800e590:	0800ef50 	.word	0x0800ef50
 800e594:	fffff000 	.word	0xfffff000
 800e598:	3e6c3255 	.word	0x3e6c3255
 800e59c:	3e53f142 	.word	0x3e53f142
 800e5a0:	3e8ba305 	.word	0x3e8ba305
 800e5a4:	3edb6db7 	.word	0x3edb6db7
 800e5a8:	3f19999a 	.word	0x3f19999a
 800e5ac:	0800ef40 	.word	0x0800ef40
 800e5b0:	3f76384f 	.word	0x3f76384f
 800e5b4:	3f763800 	.word	0x3f763800
 800e5b8:	369dc3a0 	.word	0x369dc3a0
 800e5bc:	0800ef48 	.word	0x0800ef48
 800e5c0:	3338aa3c 	.word	0x3338aa3c
 800e5c4:	43160000 	.word	0x43160000
 800e5c8:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800e5cc:	d971      	bls.n	800e6b2 <__ieee754_powf+0x55a>
 800e5ce:	15db      	asrs	r3, r3, #23
 800e5d0:	3b7e      	subs	r3, #126	@ 0x7e
 800e5d2:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800e5d6:	4118      	asrs	r0, r3
 800e5d8:	4408      	add	r0, r1
 800e5da:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e5de:	4a3c      	ldr	r2, [pc, #240]	@ (800e6d0 <__ieee754_powf+0x578>)
 800e5e0:	3b7f      	subs	r3, #127	@ 0x7f
 800e5e2:	411a      	asrs	r2, r3
 800e5e4:	4002      	ands	r2, r0
 800e5e6:	ee07 2a10 	vmov	s14, r2
 800e5ea:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800e5ee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800e5f2:	f1c3 0317 	rsb	r3, r3, #23
 800e5f6:	4118      	asrs	r0, r3
 800e5f8:	2900      	cmp	r1, #0
 800e5fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e5fe:	bfb8      	it	lt
 800e600:	4240      	neglt	r0, r0
 800e602:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800e606:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800e6d4 <__ieee754_powf+0x57c>
 800e60a:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800e6d8 <__ieee754_powf+0x580>
 800e60e:	ee17 3a10 	vmov	r3, s14
 800e612:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e616:	f023 030f 	bic.w	r3, r3, #15
 800e61a:	ee07 3a10 	vmov	s14, r3
 800e61e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e622:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e626:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800e62a:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800e6dc <__ieee754_powf+0x584>
 800e62e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e632:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800e636:	eef0 6a67 	vmov.f32	s13, s15
 800e63a:	eee7 6a06 	vfma.f32	s13, s14, s12
 800e63e:	eef0 5a66 	vmov.f32	s11, s13
 800e642:	eee7 5a46 	vfms.f32	s11, s14, s12
 800e646:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e64a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e64e:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800e6e0 <__ieee754_powf+0x588>
 800e652:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800e6e4 <__ieee754_powf+0x58c>
 800e656:	eea7 6a25 	vfma.f32	s12, s14, s11
 800e65a:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800e6e8 <__ieee754_powf+0x590>
 800e65e:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e662:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800e6ec <__ieee754_powf+0x594>
 800e666:	eea5 6a87 	vfma.f32	s12, s11, s14
 800e66a:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800e6f0 <__ieee754_powf+0x598>
 800e66e:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e672:	eeb0 6a66 	vmov.f32	s12, s13
 800e676:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800e67a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800e67e:	ee66 5a86 	vmul.f32	s11, s13, s12
 800e682:	ee36 6a47 	vsub.f32	s12, s12, s14
 800e686:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800e68a:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800e68e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e692:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e696:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e69a:	ee10 3a10 	vmov	r3, s0
 800e69e:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800e6a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e6a6:	da06      	bge.n	800e6b6 <__ieee754_powf+0x55e>
 800e6a8:	f000 f82e 	bl	800e708 <scalbnf>
 800e6ac:	ee20 0a08 	vmul.f32	s0, s0, s16
 800e6b0:	e56a      	b.n	800e188 <__ieee754_powf+0x30>
 800e6b2:	2000      	movs	r0, #0
 800e6b4:	e7a5      	b.n	800e602 <__ieee754_powf+0x4aa>
 800e6b6:	ee00 3a10 	vmov	s0, r3
 800e6ba:	e7f7      	b.n	800e6ac <__ieee754_powf+0x554>
 800e6bc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e6c0:	e562      	b.n	800e188 <__ieee754_powf+0x30>
 800e6c2:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800e6f4 <__ieee754_powf+0x59c>
 800e6c6:	e55f      	b.n	800e188 <__ieee754_powf+0x30>
 800e6c8:	eeb0 0a48 	vmov.f32	s0, s16
 800e6cc:	e55c      	b.n	800e188 <__ieee754_powf+0x30>
 800e6ce:	bf00      	nop
 800e6d0:	ff800000 	.word	0xff800000
 800e6d4:	3f317218 	.word	0x3f317218
 800e6d8:	3f317200 	.word	0x3f317200
 800e6dc:	35bfbe8c 	.word	0x35bfbe8c
 800e6e0:	b5ddea0e 	.word	0xb5ddea0e
 800e6e4:	3331bb4c 	.word	0x3331bb4c
 800e6e8:	388ab355 	.word	0x388ab355
 800e6ec:	bb360b61 	.word	0xbb360b61
 800e6f0:	3e2aaaab 	.word	0x3e2aaaab
 800e6f4:	00000000 	.word	0x00000000

0800e6f8 <fabsf>:
 800e6f8:	ee10 3a10 	vmov	r3, s0
 800e6fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e700:	ee00 3a10 	vmov	s0, r3
 800e704:	4770      	bx	lr
	...

0800e708 <scalbnf>:
 800e708:	ee10 3a10 	vmov	r3, s0
 800e70c:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e710:	d02b      	beq.n	800e76a <scalbnf+0x62>
 800e712:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800e716:	d302      	bcc.n	800e71e <scalbnf+0x16>
 800e718:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e71c:	4770      	bx	lr
 800e71e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800e722:	d123      	bne.n	800e76c <scalbnf+0x64>
 800e724:	4b24      	ldr	r3, [pc, #144]	@ (800e7b8 <scalbnf+0xb0>)
 800e726:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e7bc <scalbnf+0xb4>
 800e72a:	4298      	cmp	r0, r3
 800e72c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e730:	db17      	blt.n	800e762 <scalbnf+0x5a>
 800e732:	ee10 3a10 	vmov	r3, s0
 800e736:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e73a:	3a19      	subs	r2, #25
 800e73c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800e740:	4288      	cmp	r0, r1
 800e742:	dd15      	ble.n	800e770 <scalbnf+0x68>
 800e744:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e7c0 <scalbnf+0xb8>
 800e748:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e7c4 <scalbnf+0xbc>
 800e74c:	ee10 3a10 	vmov	r3, s0
 800e750:	eeb0 7a67 	vmov.f32	s14, s15
 800e754:	2b00      	cmp	r3, #0
 800e756:	bfb8      	it	lt
 800e758:	eef0 7a66 	vmovlt.f32	s15, s13
 800e75c:	ee27 0a87 	vmul.f32	s0, s15, s14
 800e760:	4770      	bx	lr
 800e762:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e7c8 <scalbnf+0xc0>
 800e766:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e76a:	4770      	bx	lr
 800e76c:	0dd2      	lsrs	r2, r2, #23
 800e76e:	e7e5      	b.n	800e73c <scalbnf+0x34>
 800e770:	4410      	add	r0, r2
 800e772:	28fe      	cmp	r0, #254	@ 0xfe
 800e774:	dce6      	bgt.n	800e744 <scalbnf+0x3c>
 800e776:	2800      	cmp	r0, #0
 800e778:	dd06      	ble.n	800e788 <scalbnf+0x80>
 800e77a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e77e:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e782:	ee00 3a10 	vmov	s0, r3
 800e786:	4770      	bx	lr
 800e788:	f110 0f16 	cmn.w	r0, #22
 800e78c:	da09      	bge.n	800e7a2 <scalbnf+0x9a>
 800e78e:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e7c8 <scalbnf+0xc0>
 800e792:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e7cc <scalbnf+0xc4>
 800e796:	ee10 3a10 	vmov	r3, s0
 800e79a:	eeb0 7a67 	vmov.f32	s14, s15
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	e7d9      	b.n	800e756 <scalbnf+0x4e>
 800e7a2:	3019      	adds	r0, #25
 800e7a4:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e7a8:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e7ac:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e7d0 <scalbnf+0xc8>
 800e7b0:	ee07 3a90 	vmov	s15, r3
 800e7b4:	e7d7      	b.n	800e766 <scalbnf+0x5e>
 800e7b6:	bf00      	nop
 800e7b8:	ffff3cb0 	.word	0xffff3cb0
 800e7bc:	4c000000 	.word	0x4c000000
 800e7c0:	7149f2ca 	.word	0x7149f2ca
 800e7c4:	f149f2ca 	.word	0xf149f2ca
 800e7c8:	0da24260 	.word	0x0da24260
 800e7cc:	8da24260 	.word	0x8da24260
 800e7d0:	33000000 	.word	0x33000000

0800e7d4 <with_errnof>:
 800e7d4:	b510      	push	{r4, lr}
 800e7d6:	ed2d 8b02 	vpush	{d8}
 800e7da:	eeb0 8a40 	vmov.f32	s16, s0
 800e7de:	4604      	mov	r4, r0
 800e7e0:	f7fc fcba 	bl	800b158 <__errno>
 800e7e4:	eeb0 0a48 	vmov.f32	s0, s16
 800e7e8:	ecbd 8b02 	vpop	{d8}
 800e7ec:	6004      	str	r4, [r0, #0]
 800e7ee:	bd10      	pop	{r4, pc}

0800e7f0 <xflowf>:
 800e7f0:	b130      	cbz	r0, 800e800 <xflowf+0x10>
 800e7f2:	eef1 7a40 	vneg.f32	s15, s0
 800e7f6:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e7fa:	2022      	movs	r0, #34	@ 0x22
 800e7fc:	f7ff bfea 	b.w	800e7d4 <with_errnof>
 800e800:	eef0 7a40 	vmov.f32	s15, s0
 800e804:	e7f7      	b.n	800e7f6 <xflowf+0x6>
	...

0800e808 <__math_uflowf>:
 800e808:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e810 <__math_uflowf+0x8>
 800e80c:	f7ff bff0 	b.w	800e7f0 <xflowf>
 800e810:	10000000 	.word	0x10000000

0800e814 <__math_oflowf>:
 800e814:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800e81c <__math_oflowf+0x8>
 800e818:	f7ff bfea 	b.w	800e7f0 <xflowf>
 800e81c:	70000000 	.word	0x70000000

0800e820 <__ieee754_sqrtf>:
 800e820:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e824:	4770      	bx	lr
	...

0800e828 <_init>:
 800e828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e82a:	bf00      	nop
 800e82c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e82e:	bc08      	pop	{r3}
 800e830:	469e      	mov	lr, r3
 800e832:	4770      	bx	lr

0800e834 <_fini>:
 800e834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e836:	bf00      	nop
 800e838:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e83a:	bc08      	pop	{r3}
 800e83c:	469e      	mov	lr, r3
 800e83e:	4770      	bx	lr
