Analysis & Synthesis report for 03-Logica-Combinacional
<<<<<<< HEAD
Fri Sep 01 10:10:38 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
=======
Wed Aug 23 14:55:31 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |topLevel03
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
<<<<<<< HEAD
Copyright (C) 2016  Intel Corporation. All rights reserved.
=======
Copyright (C) 2017  Intel Corporation. All rights reserved.
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
<<<<<<< HEAD
; Analysis & Synthesis Status     ; Successful - Fri Sep 01 10:10:38 2017       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
=======
; Analysis & Synthesis Status     ; Successful - Wed Aug 23 14:55:31 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
; Revision Name                   ; 03-Logica-Combinacional                     ;
; Top-level Entity Name           ; topLevel03                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 20                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+
; Option                                                                          ; Setting            ; Default Value           ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                         ;
; Top-level entity name                                                           ; topLevel03         ; 03-Logica-Combinacional ;
; Family name                                                                     ; Cyclone V          ; Cyclone V               ;
; Maximum processors allowed for parallel compilation                             ; 1                  ;                         ;
; Use smart compilation                                                           ; Off                ; Off                     ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                      ;
; Enable compact report table                                                     ; Off                ; Off                     ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                    ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                     ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                     ;
; Preserve fewer node names                                                       ; On                 ; On                      ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable                  ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001            ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993               ;
; State Machine Processing                                                        ; Auto               ; Auto                    ;
; Safe State Machine                                                              ; Off                ; Off                     ;
; Extract Verilog State Machines                                                  ; On                 ; On                      ;
; Extract VHDL State Machines                                                     ; On                 ; On                      ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                     ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                    ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                      ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                      ;
; Parallel Synthesis                                                              ; On                 ; On                      ;
; DSP Block Balancing                                                             ; Auto               ; Auto                    ;
; NOT Gate Push-Back                                                              ; On                 ; On                      ;
; Power-Up Don't Care                                                             ; On                 ; On                      ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                     ;
; Remove Duplicate Registers                                                      ; On                 ; On                      ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                     ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                     ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                     ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                     ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                     ;
; Ignore SOFT Buffers                                                             ; On                 ; On                      ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                     ;
; Optimization Technique                                                          ; Balanced           ; Balanced                ;
; Carry Chain Length                                                              ; 70                 ; 70                      ;
; Auto Carry Chains                                                               ; On                 ; On                      ;
; Auto Open-Drain Pins                                                            ; On                 ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                     ;
; Auto ROM Replacement                                                            ; On                 ; On                      ;
; Auto RAM Replacement                                                            ; On                 ; On                      ;
; Auto DSP Block Replacement                                                      ; On                 ; On                      ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                    ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                      ;
; Strict RAM Replacement                                                          ; Off                ; Off                     ;
; Allow Synchronous Control Signals                                               ; On                 ; On                      ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                     ;
; Auto Resource Sharing                                                           ; Off                ; Off                     ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                     ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                     ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                     ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                      ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                     ;
; Timing-Driven Synthesis                                                         ; On                 ; On                      ;
; Report Parameter Settings                                                       ; On                 ; On                      ;
; Report Source Assignments                                                       ; On                 ; On                      ;
; Report Connectivity Checks                                                      ; On                 ; On                      ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                     ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                       ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation      ;
; HDL message level                                                               ; Level2             ; Level2                  ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                     ;
; Clock MUX Protection                                                            ; On                 ; On                      ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                     ;
; Block Design Naming                                                             ; Auto               ; Auto                    ;
; SDC constraint protection                                                       ; Off                ; Off                     ;
; Synthesis Effort                                                                ; Auto               ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                      ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                     ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                  ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                    ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                      ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                      ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                     ;
+---------------------------------------------------------------------------------+--------------------+-------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; ../src/Nor8Way.vhd               ; yes             ; User VHDL File  ; C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nor8Way.vhd     ;         ;
; ../src/03-toplevel.vhd           ; yes             ; User VHDL File  ; C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1                                 ;
;                                             ;                                   ;
; Combinational ALUT usage for logic          ; 2                                 ;
;     -- 7 input functions                    ; 0                                 ;
;     -- 6 input functions                    ; 0                                 ;
;     -- 5 input functions                    ; 1                                 ;
;     -- 4 input functions                    ; 1                                 ;
;     -- <=3 input functions                  ; 0                                 ;
;                                             ;                                   ;
; Dedicated logic registers                   ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 20                                ;
;                                             ;                                   ;
; Total DSP Blocks                            ; 0                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; Nor8Way:\TestNor8Way:Unor8way|q~0 ;
; Maximum fan-out                             ; 1                                 ;
; Total fan-out                               ; 30                                ;
; Average fan-out                             ; 0.71                              ;
+---------------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                       ; Entity Name ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------+-------------+--------------+
; |topLevel03                        ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 20   ; 0            ; |topLevel03                               ; topLevel03  ; work         ;
;    |Nor8Way:\TestNor8Way:Unor8way| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topLevel03|Nor8Way:\TestNor8Way:Unor8way ; Nor8Way     ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------+-------------+--------------+
=======
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+---------+
; ../src/DMux8Way.vhd              ; yes             ; User VHDL File  ; /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd    ;         ;
; ../src/03-toplevel.vhd           ; yes             ; User VHDL File  ; /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 4           ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 8           ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 0           ;
;     -- 5 input functions                    ; 0           ;
;     -- 4 input functions                    ; 8           ;
;     -- <=3 input functions                  ; 0           ;
;                                             ;             ;
; Dedicated logic registers                   ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 20          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[0]~input ;
; Maximum fan-out                             ; 8           ;
; Total fan-out                               ; 60          ;
; Average fan-out                             ; 1.25        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                            ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+-------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                    ; Entity Name ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+-------------+--------------+
; |topLevel03                     ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 20   ; 0            ; |topLevel03                            ; topLevel03  ; work         ;
;    |DMux8Way:\TestDMUX8:Udmux8| ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |topLevel03|DMux8Way:\TestDMUX8:Udmux8 ; DMux8Way    ; work         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------+-------------+--------------+
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |topLevel03 ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; TEST_NAND       ; false ; Enumerated                                       ;
; TEST_AND16      ; false ; Enumerated                                       ;
; TEST_OR16       ; false ; Enumerated                                       ;
; TEST_NOT16      ; false ; Enumerated                                       ;
; TEST_OR8WAY     ; false ; Enumerated                                       ;
<<<<<<< HEAD
; TEST_NOR8WAY    ; true  ; Enumerated                                       ;
=======
; TEST_NOR8WAY    ; false ; Enumerated                                       ;
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
; TEST_BS8        ; false ; Enumerated                                       ;
; TEST_BS16       ; false ; Enumerated                                       ;
; TEST_DMUX2      ; false ; Enumerated                                       ;
; TEST_DMUX4      ; false ; Enumerated                                       ;
<<<<<<< HEAD
; TEST_DMUX8      ; false ; Enumerated                                       ;
=======
; TEST_DMUX8      ; true  ; Enumerated                                       ;
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
; TEST_DMUX8WAY16 ; false ; Enumerated                                       ;
; TEST_MUX2WAY    ; false ; Enumerated                                       ;
; TEST_MUX4WAY    ; false ; Enumerated                                       ;
; TEST_MUX8WAy    ; false ; Enumerated                                       ;
; TEST_MUX16      ; false ; Enumerated                                       ;
; TEST_MUX4WAY16  ; false ; Enumerated                                       ;
; TEST_MUX8WAY16  ; false ; Enumerated                                       ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
<<<<<<< HEAD
; arriav_lcell_comb     ; 4                           ;
;     normal            ; 4                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 1                           ;
; boundary_port         ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.42                        ;
=======
; arriav_lcell_comb     ; 9                           ;
;     normal            ; 9                           ;
;         0 data inputs ; 1                           ;
;         4 data inputs ; 8                           ;
; boundary_port         ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 1.00                        ;
; Average LUT depth     ; 0.92                        ;
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
<<<<<<< HEAD
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Sep 01 10:10:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 03-Logica-Combinacional -c 03-Logica-Combinacional
Warning (12473): User specified to use only one processors but 2 processors were detected which could be used to decrease run time.
Info (12021): Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/nand.vhd
    Info (12022): Found design unit 1: nand_vhdl-rtl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nand.vhd Line: 13
    Info (12023): Found entity 1: nand_vhdl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nand.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/or16.vhd
    Info (12022): Found design unit 1: Or16-rtl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or16.vhd Line: 11
    Info (12023): Found entity 1: Or16 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/or8way.vhd
    Info (12022): Found design unit 1: Or8Way-rtl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or8Way.vhd Line: 17
    Info (12023): Found entity 1: Or8Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Or8Way.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/not16.vhd
    Info (12022): Found design unit 1: Not16-rtl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Not16.vhd Line: 10
    Info (12023): Found entity 1: Not16 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Not16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/nor8way.vhd
    Info (12022): Found design unit 1: Nor8Way-rtl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nor8Way.vhd Line: 16
    Info (12023): Found entity 1: Nor8Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Nor8Way.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux16.vhd
    Info (12023): Found entity 1: Mux16 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux16.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux8way16.vhd
    Info (12023): Found entity 1: Mux8Way16 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux8Way16.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux8way.vhd
    Info (12023): Found entity 1: Mux8Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux8Way.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux4way16.vhd
    Info (12023): Found entity 1: Mux4Way16 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux4Way16.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux4way.vhd
    Info (12023): Found entity 1: Mux4Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux4Way.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/mux2way.vhd
    Info (12023): Found entity 1: Mux2Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/Mux2Way.vhd Line: 4
Warning (12019): Can't analyze file -- file ../src/DMux8Way16.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/dmux4way.vhd
    Info (12023): Found entity 1: DMux4Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux4Way.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/dmux8way.vhd
    Info (12023): Found entity 1: DMux8Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux8Way.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/dmux2way.vhd
    Info (12023): Found entity 1: DMux2Way File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/DMux2Way.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/barrelshifter8.vhd
    Info (12023): Found entity 1: BarrelShifter8 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/BarrelShifter8.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/barrelshifter16.vhd
    Info (12023): Found entity 1: BarrelShifter16 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/BarrelShifter16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/and16.vhd
    Info (12022): Found design unit 1: And16-rtl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/And16.vhd Line: 10
    Info (12023): Found entity 1: And16 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/And16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/chend/documents/github/z0/03-logica-combinacional/src/03-toplevel.vhd
    Info (12022): Found design unit 1: topLevel03-rtl File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 55
    Info (12023): Found entity 1: topLevel03 File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 24
Info (12127): Elaborating entity "topLevel03" for the top level hierarchy
Info (12128): Elaborating entity "Nor8Way" for hierarchy "Nor8Way:\TestNor8Way:Unor8way" File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 308
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/chend/Documents/GitHub/Z0/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
Info (21057): Implemented 22 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Fri Sep 01 10:10:38 2017
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:36
=======
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Aug 23 14:55:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 03-Logica-Combinacional -c 03-Logica-Combinacional
Warning (12473): User specified to use only one processors but 2 processors were detected which could be used to decrease run time.
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd
    Info (12022): Found design unit 1: nand_vhdl-main File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd Line: 15
    Info (12023): Found entity 1: nand_vhdl File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nand.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd
    Info (12022): Found design unit 1: Or16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd Line: 15
    Info (12023): Found entity 1: Or16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd
    Info (12022): Found design unit 1: Or8Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd Line: 21
    Info (12023): Found entity 1: Or8Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Or8Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd
    Info (12022): Found design unit 1: Not16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd Line: 14
    Info (12023): Found entity 1: Not16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Not16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd
    Info (12022): Found design unit 1: Nor8Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd Line: 21
    Info (12023): Found entity 1: Nor8Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Nor8Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd
    Info (12022): Found design unit 1: Mux16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd Line: 16
    Info (12023): Found entity 1: Mux16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd
    Info (12022): Found design unit 1: Mux8Way16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd Line: 22
    Info (12023): Found entity 1: Mux8Way16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd
    Info (12022): Found design unit 1: Mux8Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd Line: 22
    Info (12023): Found entity 1: Mux8Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux8Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd
    Info (12022): Found design unit 1: Mux4Way16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd Line: 18
    Info (12023): Found entity 1: Mux4Way16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd
    Info (12022): Found design unit 1: Mux4Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd Line: 18
    Info (12023): Found entity 1: Mux4Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux4Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd
    Info (12022): Found design unit 1: Mux2Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd Line: 16
    Info (12023): Found entity 1: Mux2Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/Mux2Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd
    Info (12022): Found design unit 1: DMux8Way16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd Line: 23
    Info (12023): Found entity 1: DMux8Way16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd
    Info (12022): Found design unit 1: DMux4Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd Line: 18
    Info (12023): Found entity 1: DMux4Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux4Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd
    Info (12022): Found design unit 1: DMux8Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd Line: 22
    Info (12023): Found entity 1: DMux8Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux8Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd
    Info (12022): Found design unit 1: DMux2Way-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd Line: 16
    Info (12023): Found entity 1: DMux2Way File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/DMux2Way.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd
    Info (12022): Found design unit 1: BarrelShifter8-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd Line: 17
    Info (12023): Found entity 1: BarrelShifter8 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter8.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd
    Info (12022): Found design unit 1: BarrelShifter16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd Line: 17
    Info (12023): Found entity 1: BarrelShifter16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/BarrelShifter16.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd
    Info (12022): Found design unit 1: And16-arch File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd Line: 15
    Info (12023): Found entity 1: And16 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/And16.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd
    Info (12022): Found design unit 1: topLevel03-rtl File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 55
    Info (12023): Found entity 1: topLevel03 File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 24
Info (12127): Elaborating entity "topLevel03" for the top level hierarchy
Info (12128): Elaborating entity "DMux8Way" for hierarchy "DMux8Way:\TestDMUX8:Udmux8" File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 409
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[4]" File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[5]" File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[6]" File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[7]" File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[8]" File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
    Warning (15610): No output dependent on input pin "SW[9]" File: /home/corsi/Dropbox/Insper/3s-ElementoDeSistemas/4-Projetos/03-Logica-Combinacional/src/03-toplevel.vhd Line: 50
Info (21057): Implemented 28 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 8 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 1015 megabytes
    Info: Processing ended: Wed Aug 23 14:55:31 2017
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:33
>>>>>>> 5240d4fca957e9c4e157624f502801139e60bd9a


