library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity counter is
    Port (
        clk : in  STD_LOGIC;
        cout: out STD_LOGIC
    );
end counter;

architecture Behavioral of counter is
    signal temporal: STD_LOGIC := '0';
    signal count : integer range 0 to 3 := 0;
begin
    process ( clk) 
    begin
      
        if rising_edge(clk) then
            if (count = 1) then
                temporal <= NOT(temporal);
                count <= 0;
            else
                count <= count + 1;
            end if;
        end if;
    end process;
    
    cout <= temporal;
end Behavioral;
