Line 666: [HISPD_MM] INVALID HI SPEEDY CHANNEL NUMBER %d
Line 671: [HISPD_MM] FR2 Read Timeout Occured before. Not to try read process %d
Line 692: [HISPD_MM] %s: READBACK_ADDR Failed! hsFormatAddr:0x%x, mcuFormatAddr:0x%x, readBackAddr:0x%x 
Line 702: [HISPD_MM] [ALERT] %s : [CH:%d]fr2HsPath:0x%x Addr:0x%x Data:0x%x
Line 704: [HISPD_MM] [SUCCESS] %s : [CH:%d]fr2HsPath:0x%x Addr:0x%x Data:0x%x
Line 344: [HISPD_MM] [%s] : Update Input(%d), Target(%d)
Line 353: [HISPD_MM] HALHISPD_MM_FR2_TimeOutEver : Update Input(%d), Target(%d)
Line 604: [HISPD_MM] INVALID HI SPEEDY CHANNEL NUMBER %d
Line 609: [HISPD_MM] FR2 Read Timeout Occured before. Not to try read process %d
Line 627: [HISPD_MM] HALHISPD_MM_FR2_SW_Direct_Read : PrvSegment(%d), TargetSegment(%d)
Line 641: [HISPD_MM] [ALERT] %s : [CH:%d]fr2HsPath:0x%x Addr:0x%x Data:0x%x
Line 643: [HISPD_MM] [SUCCESS] %s : [CH:%d]fr2HsPath:0x%x Addr:0x%x Data:0x%x
Line 481: [HISPD_MM] Read_Internal: FIFO NOT CLEARED!!! path %d, step: %d cnt: %d
Line 497: [HISPD_MM] Read_Internal: read wait time out data 0x%x
Line 421: [HISPD_MM] DEBUG: HISPD_BLK_EN=0x%x
Line 424: [HISPD_MM] DEBUG: A0_ARB_ENABLE_0=0x%x, A0_ARB_ENABLE_1=0x%x
Line 427: [HISPD_MM] DEBUG: FR2_HISPD_FLG_PRIORITY0_3=0x%x, FR2_HISPD_FLG_PRIORITY4_7=0x%x, FR2_HISPD_FLG_PRIORITY8_11=0x%x
Line 430: [HISPD_MM] DEBUG: FR2_HISPD_FLG_PRIORITY12_15=0x%x, FR2_HISPD_FLG_PRIORITY16_19=0x%x, FR2_HISPD_FLG_PRIORITY20_23=0x%x, FR2_HISPD_FLG_PRIORITY24_27=0x%x
Line 433: [HISPD_MM] DEBUG: FR2_HISPD_FLG_PRIORITY28_31=0x%x, FR2_HISPD_FLG_PRIORITY32_35=0x%x, FR2_HISPD_FLG_PRIORITY36_39=0x%x, FR2_HISPD_FLG_PRIORITY40_43=0x%x
Line 436: [HISPD_MM] DEBUG: HISPD0_FORMATGEN_CTRL=0x%x, HISPD0_FORMATGEN_WR=0x%x, HISPD0_FORMATGEN_RD=0x%x, HISPD0_FORMATGEN_PARITY_CTL=0x%x
Line 439: [HISPD_MM] DEBUG: HISPD0_FORMATGEN_CMD_PARITY_BIT=0x%x, HISPD0_FORMATGEN_SIG_CTRL=0x%x, HISPD0_FORMATGEN_CLK_RATE=0x%x, FR2_RFIC_NO_RESPONSE=0x%x
Line 442: [HISPD_MM] DEBUG: REQ_STATUS_0=0x%x, REQ_STATUS_1=0x%x, SEL_STATUS_0=0x%x, SEL_STATUS_1=0x%x 
Line 445: [HISPD_MM] DEBUG: FORMATGEN_MON=0x%x, SW[%d]_DONE=0x%x, SW_START[%d]=0x%x
Line 448: [HISPD_MM] DEBUG: MASK_ENABLE_0=0x%x, MASK_ENABLE_1=0x%x, MASK_ENABLE_2=0x%x
Line 451: [HISPD_MM] INVALID HI SPEEDY CHANNEL NUMBER %d
Line 751: [HISPD_MM] HALHISPD_MM_SW_Write_One: address error !! 0x%X
Line 541: [HISPD_MM] Write_Internal: hspeedData size is 0
Line 559: [HISPD_MM] Write_Internal: FIFO NOT CLEARED!!! path %d, step: %d cnt: %d
Line 579: [HISPD_MM] Write_Internal : path[%d] [%d : %d : %d] Addr:0x%x Data:0x%x
Line 519: [HISPD_MM] HALHISPD_MM_FR2_Set_WriteTrigger: number of speedy is 0
Line 385: [HISPD_MM] HALHISPD_MM_FR2_Init: channel[0x%x], fr2_support[%d], timeout[%d], logLevel[%d], reset[%d]
Line 249: [HISPD_MM] INVALID HI SPEEDY CHANNEL NUMBER %d
Line 297: [HISPD_MM] INVALID HI SPEEDY CHANNEL NUMBER %d
Line 321: [HISPD_MM] HALHISPD_MM_FR2_Clear_MEM done cnt: %d
Line 256: [HISPD_MM] HALHISPD_MM_FR2_MemWrite: [MemAddr: %d] Addr:0x%x Data:0x%x
