// Seed: 1670410315
module module_0;
  wire id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd5
) (
    input uwire id_0,
    input wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wand id_5,
    input wor id_6,
    output supply0 id_7,
    input supply1 id_8
    , id_16,
    input uwire _id_9,
    input tri0 id_10,
    output wand id_11,
    input supply0 id_12,
    input wire id_13,
    input wand id_14
);
  wire [1 : 1 'h0 &&  1] id_17;
  wire [1 : 1  -  -1] id_18;
  wire [id_9 : 'h0 &  id_9] id_19;
  assign id_2 = id_0;
  wire id_20;
  nor primCall (
      id_11, id_12, id_13, id_14, id_16, id_17, id_18, id_19, id_20, id_21, id_3, id_5, id_6, id_8
  );
  logic [-1 : -1] id_21;
  module_0 modCall_1 ();
  assign id_2 = -1;
  wire id_22;
  ;
endmodule
