machine m
  state s2
  end
  state s1
    evt => s1
  end
end