INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/GLITCH-Software/FPGA/SPI/SD_Test/SD_Test.srcs/sources_1/new/SD_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SD_init'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/GLITCH-Software/FPGA/UART/UART_Test/UART_Test.srcs/sources_1/new/UART_TXmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_TXmod'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/GLITCH-Software/FPGA/SPI/SD_Test/SD_Test.ip_user_files/bd/SD_init_test/ip/SD_init_test_SD_init_0_1/sim/SD_init_test_SD_init_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SD_init_test_SD_init_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/GLITCH-Software/FPGA/SPI/SD_Test/SD_Test.ip_user_files/bd/SD_init_test/ip/SD_init_test_UART_TXmod_0_0/sim/SD_init_test_UART_TXmod_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SD_init_test_UART_TXmod_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/GLITCH-Software/FPGA/SPI/SD_Test/SD_Test.ip_user_files/bd/SD_init_test/sim/SD_init_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SD_init_test'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Code/GLITCH-Software/FPGA/SPI/SD_Test/SD_Test.gen/sources_1/bd/SD_init_test/hdl/SD_init_test_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SD_init_test_wrapper'
