============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 18:50:44 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ramfifo.v
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
RUN-1001 : Project manager successfully analyzed 14 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (189 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_reader/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "Sdram_Control_4Port/WR1_CLK" drives clk pins.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/WR1_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net Sdram_Control_4Port/WR1_CLK to drive 100 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1774 instances
RUN-0007 : 974 luts, 560 seqs, 81 mslices, 46 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1937 nets
RUN-1001 : 1292 nets have 2 pins
RUN-1001 : 440 nets have [3 - 5] pins
RUN-1001 : 125 nets have [6 - 10] pins
RUN-1001 : 47 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     68      
RUN-1001 :   No   |  No   |  Yes  |     356     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     46      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  11   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 25
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1771 instances, 974 luts, 560 seqs, 127 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7683, tnet num: 1934, tinst num: 1771, tnode num: 9387, tedge num: 11846.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.633424s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 428412
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1771.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 313964, overlap = 13.5
PHY-3002 : Step(2): len = 289368, overlap = 13.5
PHY-3002 : Step(3): len = 199725, overlap = 13.5
PHY-3002 : Step(4): len = 196116, overlap = 13.5
PHY-3002 : Step(5): len = 158530, overlap = 13.5
PHY-3002 : Step(6): len = 142065, overlap = 13.5
PHY-3002 : Step(7): len = 135862, overlap = 13.5
PHY-3002 : Step(8): len = 120197, overlap = 13.5
PHY-3002 : Step(9): len = 106736, overlap = 13.5
PHY-3002 : Step(10): len = 99814.8, overlap = 13.5
PHY-3002 : Step(11): len = 95599.9, overlap = 13.5
PHY-3002 : Step(12): len = 93292.8, overlap = 13.5
PHY-3002 : Step(13): len = 86092.6, overlap = 14.875
PHY-3002 : Step(14): len = 83430, overlap = 17.125
PHY-3002 : Step(15): len = 79808.6, overlap = 18.8125
PHY-3002 : Step(16): len = 77849.9, overlap = 20.75
PHY-3002 : Step(17): len = 75723.3, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.87942e-05
PHY-3002 : Step(18): len = 78195.2, overlap = 21.1875
PHY-3002 : Step(19): len = 79458.6, overlap = 16.9375
PHY-3002 : Step(20): len = 79598.6, overlap = 17.125
PHY-3002 : Step(21): len = 79364.9, overlap = 17.4062
PHY-3002 : Step(22): len = 78534.4, overlap = 21.9688
PHY-3002 : Step(23): len = 77151.1, overlap = 21.9688
PHY-3002 : Step(24): len = 76924.4, overlap = 18.8438
PHY-3002 : Step(25): len = 77661, overlap = 18.9375
PHY-3002 : Step(26): len = 78359.2, overlap = 18.9375
PHY-3002 : Step(27): len = 77609.6, overlap = 18.9375
PHY-3002 : Step(28): len = 77289.3, overlap = 18.9375
PHY-3002 : Step(29): len = 76940.6, overlap = 23.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177588
PHY-3002 : Step(30): len = 77347.8, overlap = 18.9375
PHY-3002 : Step(31): len = 77386.6, overlap = 19
PHY-3002 : Step(32): len = 77368.2, overlap = 19
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000355177
PHY-3002 : Step(33): len = 77410.4, overlap = 18.9062
PHY-3002 : Step(34): len = 77409.8, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006701s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029030s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(35): len = 81880.7, overlap = 32.375
PHY-3002 : Step(36): len = 81159.5, overlap = 32.9688
PHY-3002 : Step(37): len = 74056.5, overlap = 32.25
PHY-3002 : Step(38): len = 74310.6, overlap = 31.375
PHY-3002 : Step(39): len = 72744.2, overlap = 31.9062
PHY-3002 : Step(40): len = 69041.8, overlap = 31.8438
PHY-3002 : Step(41): len = 65367.7, overlap = 28.875
PHY-3002 : Step(42): len = 64506.3, overlap = 26.2812
PHY-3002 : Step(43): len = 63909, overlap = 32.0312
PHY-3002 : Step(44): len = 60544, overlap = 37.875
PHY-3002 : Step(45): len = 60293.9, overlap = 36.8438
PHY-3002 : Step(46): len = 58370.9, overlap = 37.5312
PHY-3002 : Step(47): len = 56543.6, overlap = 39.25
PHY-3002 : Step(48): len = 54957.7, overlap = 41
PHY-3002 : Step(49): len = 54173.5, overlap = 39.0625
PHY-3002 : Step(50): len = 52765.1, overlap = 38.2188
PHY-3002 : Step(51): len = 52113.8, overlap = 37.1875
PHY-3002 : Step(52): len = 51693.4, overlap = 36.6562
PHY-3002 : Step(53): len = 50774.5, overlap = 37.125
PHY-3002 : Step(54): len = 50422.5, overlap = 37.2188
PHY-3002 : Step(55): len = 49438.1, overlap = 39.7188
PHY-3002 : Step(56): len = 49080.3, overlap = 46.7188
PHY-3002 : Step(57): len = 47345.8, overlap = 60.375
PHY-3002 : Step(58): len = 47182.5, overlap = 56.0938
PHY-3002 : Step(59): len = 46679.7, overlap = 50.8438
PHY-3002 : Step(60): len = 45201.3, overlap = 47.0625
PHY-3002 : Step(61): len = 45254.4, overlap = 47.4688
PHY-3002 : Step(62): len = 45242.6, overlap = 49.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.20949e-05
PHY-3002 : Step(63): len = 48759.1, overlap = 38.6875
PHY-3002 : Step(64): len = 49608.3, overlap = 37.0312
PHY-3002 : Step(65): len = 50004, overlap = 27.4375
PHY-3002 : Step(66): len = 52897.8, overlap = 24.9375
PHY-3002 : Step(67): len = 50923.3, overlap = 22.3438
PHY-3002 : Step(68): len = 49149.6, overlap = 24.4375
PHY-3002 : Step(69): len = 48090.2, overlap = 27.0312
PHY-3002 : Step(70): len = 48090.2, overlap = 27.0312
PHY-3002 : Step(71): len = 47273.6, overlap = 27.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.41897e-05
PHY-3002 : Step(72): len = 47493.3, overlap = 26.125
PHY-3002 : Step(73): len = 47493.3, overlap = 26.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000168379
PHY-3002 : Step(74): len = 47922.3, overlap = 21.1875
PHY-3002 : Step(75): len = 48415, overlap = 19.0938
PHY-3002 : Step(76): len = 48999.9, overlap = 18.3438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.031225s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7047e-05
PHY-3002 : Step(77): len = 48544.3, overlap = 77.8125
PHY-3002 : Step(78): len = 48544.3, overlap = 77.8125
PHY-3002 : Step(79): len = 48372.8, overlap = 76.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.23871e-05
PHY-3002 : Step(80): len = 50758.2, overlap = 66.4375
PHY-3002 : Step(81): len = 51246.8, overlap = 65.125
PHY-3002 : Step(82): len = 51429.2, overlap = 60
PHY-3002 : Step(83): len = 51858.4, overlap = 56.5312
PHY-3002 : Step(84): len = 52617, overlap = 49.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.47742e-05
PHY-3002 : Step(85): len = 52752, overlap = 48.5312
PHY-3002 : Step(86): len = 52971.8, overlap = 47.875
PHY-3002 : Step(87): len = 53503, overlap = 39.2188
PHY-3002 : Step(88): len = 53538.4, overlap = 39.9062
PHY-3002 : Step(89): len = 53384.2, overlap = 38.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000129548
PHY-3002 : Step(90): len = 53629.8, overlap = 34.375
PHY-3002 : Step(91): len = 53629.8, overlap = 34.375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7683, tnet num: 1934, tinst num: 1771, tnode num: 9387, tedge num: 11846.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 86.53 peak overflow 4.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1937.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60896, over cnt = 170(0%), over = 666, worst = 24
PHY-1001 : End global iterations;  0.118088s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.9%)

PHY-1001 : Congestion index: top1 = 36.23, top5 = 20.25, top10 = 13.65, top15 = 10.42.
PHY-1001 : End incremental global routing;  0.179783s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039223s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.246251s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 164, reserve = 138, peak = 164.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1278/1937.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60896, over cnt = 170(0%), over = 666, worst = 24
PHY-1002 : len = 65992, over cnt = 92(0%), over = 213, worst = 12
PHY-1002 : len = 68264, over cnt = 20(0%), over = 30, worst = 3
PHY-1002 : len = 68528, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 68576, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.100526s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (139.9%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 20.78, top10 = 14.74, top15 = 11.34.
OPT-1001 : End congestion update;  0.155699s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (120.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1934 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027510s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.183329s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (119.3%)

OPT-1001 : Current memory(MB): used = 165, reserve = 140, peak = 165.
OPT-1001 : End physical optimization;  1.047499s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (102.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 974 LUT to BLE ...
SYN-4008 : Packed 974 LUT and 351 SEQ to BLE.
SYN-4003 : Packing 209 remaining SEQ's ...
SYN-4005 : Packed 136 SEQ with LUT/SLICE
SYN-4006 : 503 single LUT's are left
SYN-4006 : 73 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1047/1287 primitive instances ...
PHY-3001 : End packing;  0.073976s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.6%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 824 instances
RUN-1001 : 355 mslices, 356 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1627 nets
RUN-1001 : 970 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 134 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 821 instances, 711 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 54488.2, Over = 48
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6849, tnet num: 1624, tinst num: 821, tnode num: 8100, tedge num: 11108.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.660527s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.24184e-05
PHY-3002 : Step(92): len = 52739.5, overlap = 52.25
PHY-3002 : Step(93): len = 52568.5, overlap = 53
PHY-3002 : Step(94): len = 52129.8, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.48368e-05
PHY-3002 : Step(95): len = 53074.4, overlap = 49.5
PHY-3002 : Step(96): len = 53459.9, overlap = 49.25
PHY-3002 : Step(97): len = 53847.2, overlap = 48.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.96735e-05
PHY-3002 : Step(98): len = 54550.9, overlap = 46.5
PHY-3002 : Step(99): len = 54692.4, overlap = 46.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090175s wall, 0.078125s user + 0.156250s system = 0.234375s CPU (259.9%)

PHY-3001 : Trial Legalized: Len = 68230.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024535s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000321004
PHY-3002 : Step(100): len = 61487.9, overlap = 13
PHY-3002 : Step(101): len = 58649.4, overlap = 22.25
PHY-3002 : Step(102): len = 57455.9, overlap = 25
PHY-3002 : Step(103): len = 56959.6, overlap = 25.25
PHY-3002 : Step(104): len = 56854.9, overlap = 26.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000587731
PHY-3002 : Step(105): len = 57013, overlap = 24.5
PHY-3002 : Step(106): len = 56854, overlap = 25
PHY-3002 : Step(107): len = 56824.1, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117546
PHY-3002 : Step(108): len = 56877.3, overlap = 26.25
PHY-3002 : Step(109): len = 56877.3, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006243s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (250.3%)

PHY-3001 : Legalized: Len = 64372.7, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004718s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 64540.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6849, tnet num: 1624, tinst num: 821, tnode num: 8100, tedge num: 11108.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 135/1627.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 74632, over cnt = 169(0%), over = 251, worst = 6
PHY-1002 : len = 75784, over cnt = 69(0%), over = 99, worst = 3
PHY-1002 : len = 76760, over cnt = 19(0%), over = 27, worst = 3
PHY-1002 : len = 77160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.177682s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (149.5%)

PHY-1001 : Congestion index: top1 = 28.90, top5 = 21.42, top10 = 16.47, top15 = 12.91.
PHY-1001 : End incremental global routing;  0.248042s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (132.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037880s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.314908s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (124.0%)

OPT-1001 : Current memory(MB): used = 171, reserve = 146, peak = 171.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1396/1627.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011678s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.8%)

PHY-1001 : Congestion index: top1 = 28.90, top5 = 21.42, top10 = 16.47, top15 = 12.91.
OPT-1001 : End congestion update;  0.067330s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (92.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025000s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (125.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.092409s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 171, reserve = 147, peak = 171.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027414s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1396/1627.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007986s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.90, top5 = 21.42, top10 = 16.47, top15 = 12.91.
PHY-1001 : End incremental global routing;  0.063618s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.034465s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1396/1627.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 77160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007252s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (215.5%)

PHY-1001 : Congestion index: top1 = 28.90, top5 = 21.42, top10 = 16.47, top15 = 12.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.030761s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.517241
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  1.322469s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (106.3%)

RUN-1003 : finish command "place" in  6.033720s wall, 8.312500s user + 2.140625s system = 10.453125s CPU (173.2%)

RUN-1004 : used memory is 158 MB, reserved memory is 133 MB, peak memory is 171 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 824 instances
RUN-1001 : 355 mslices, 356 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1627 nets
RUN-1001 : 970 nets have 2 pins
RUN-1001 : 443 nets have [3 - 5] pins
RUN-1001 : 134 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 6849, tnet num: 1624, tinst num: 821, tnode num: 8100, tedge num: 11108.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 355 mslices, 356 lslices, 100 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1624 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 73800, over cnt = 170(0%), over = 253, worst = 6
PHY-1002 : len = 74872, over cnt = 80(0%), over = 108, worst = 3
PHY-1002 : len = 76040, over cnt = 17(0%), over = 24, worst = 3
PHY-1002 : len = 76400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.185233s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (118.1%)

PHY-1001 : Congestion index: top1 = 28.66, top5 = 21.37, top10 = 16.41, top15 = 12.85.
PHY-1001 : End global routing;  0.247944s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (119.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 190, reserve = 165, peak = 190.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_144 will be merged with clock u_camera_reader/wrreq
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/WR1_CLK_syn_433 will be merged with clock Sdram_Control_4Port/WR1_CLK
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 450, reserve = 429, peak = 450.
PHY-1001 : End build detailed router design. 4.031884s wall, 3.937500s user + 0.093750s system = 4.031250s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20448, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.163404s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 482, reserve = 462, peak = 482.
PHY-1001 : End phase 1; 3.168424s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 836 net; 1.121480s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (100.3%)

PHY-1022 : len = 172360, over cnt = 85(0%), over = 85, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 483, reserve = 463, peak = 483.
PHY-1001 : End initial routed; 2.237733s wall, 2.640625s user + 0.000000s system = 2.640625s CPU (118.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1477(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.710999s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (98.9%)

PHY-1001 : Current memory(MB): used = 486, reserve = 466, peak = 486.
PHY-1001 : End phase 2; 2.948801s wall, 3.343750s user + 0.000000s system = 3.343750s CPU (113.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 172360, over cnt = 85(0%), over = 85, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.006811s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (229.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 172176, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.066080s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (141.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 172272, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.027469s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 172240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.020243s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1477(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.719092s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 30 feed throughs used by 15 nets
PHY-1001 : End commit to database; 0.205560s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.8%)

PHY-1001 : Current memory(MB): used = 499, reserve = 480, peak = 499.
PHY-1001 : End phase 3; 1.201170s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (102.8%)

PHY-1003 : Routed, final wirelength = 172240
PHY-1001 : Current memory(MB): used = 500, reserve = 480, peak = 500.
PHY-1001 : End export database. 0.009075s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.2%)

PHY-1001 : End detail routing;  11.589872s wall, 11.906250s user + 0.109375s system = 12.015625s CPU (103.7%)

RUN-1003 : finish command "route" in  12.566479s wall, 12.906250s user + 0.125000s system = 13.031250s CPU (103.7%)

RUN-1004 : used memory is 456 MB, reserved memory is 436 MB, peak memory is 500 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1298   out of  19600    6.62%
#reg                      561   out of  19600    2.86%
#le                      1371
  #lut only               810   out of   1371   59.08%
  #reg only                73   out of   1371    5.32%
  #lut&reg                488   out of   1371   35.59%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    3   out of     16   18.75%
#pad                       45   out of    188   23.94%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      10   out of     16   62.50%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                                    Fanout
#1        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0                      119
#2        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2                      68
#3        Sdram_Control_4Port/WR1_CLK      GCLK               lslice             Sdram_Control_4Port/WR1_CLK_syn_593.f0    55
#4        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di                         27
#5        u_camera_init/divider2[8]        GCLK               mslice             u_cam_vga_out/lt4_syn_58.q1               25
#6        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4                      22
#7        u_camera_init/divider2[7]        GCLK               mslice             u_cam_vga_out/lt4_syn_58.q0               18
#8        u_camera_reader/wrreq            GCLK               lslice             Sdram_Control_4Port/WR1_CLK_syn_591.f1    8
#9        clk_24m_dup_1                    GeneralRouting     io                 clk_24m_syn_2.di                          1
#10       Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1                      0
#11       u_camera_reader/clk              GCLK               pll                u_pll/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |test_camera         |1371   |1171    |127     |561     |3       |0       |
|  Sdram_Control_4Port  |Sdram_Control_4Port |548    |453     |57      |374     |3       |0       |
|    command1           |command             |48     |48      |0       |41      |0       |0       |
|    control1           |control_interface   |98     |70      |24      |53      |0       |0       |
|    data_path1         |sdr_data_path       |9      |9       |0       |1       |0       |0       |
|    read_fifo1         |Sdram_RD_FIFO       |89     |77      |3       |83      |1       |0       |
|      dcfifo_component |ramfifo             |89     |77      |3       |83      |1       |0       |
|    sdram1             |sdram               |2      |2       |0       |1       |0       |0       |
|    write_fifo1        |Sdram_WR_FIFO       |79     |67      |3       |73      |1       |0       |
|      dcfifo_component |ramfifo             |79     |67      |3       |73      |1       |0       |
|    write_fifo2        |Sdram_WR_FIFO       |0      |0       |0       |0       |1       |0       |
|      dcfifo_component |ramfifo             |0      |0       |0       |0       |1       |0       |
|  u_cam_vga_out        |Driver              |112    |68      |44      |25      |0       |0       |
|  u_camera_init        |camera_init         |569    |550     |9       |83      |0       |0       |
|    u_i2c_write        |i2c_module          |165    |165     |0       |42      |0       |0       |
|  u_camera_reader      |camera_reader       |99     |57      |17      |62      |0       |0       |
|  u_pll                |ip_pll              |0      |0       |0       |0       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       922   
    #2          2       262   
    #3          3        71   
    #4          4       108   
    #5        5-10      140   
    #6        11-50      55   
    #7       51-100      4    
    #8       101-500     5    
  Average     3.08            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 821
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1627, pip num: 14767
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 30
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1313 valid insts, and 44036 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011011010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.450686s wall, 17.937500s user + 0.062500s system = 18.000000s CPU (521.6%)

RUN-1004 : used memory is 469 MB, reserved memory is 450 MB, peak memory is 614 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_185044.log"
