#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 28 15:13:40 2022
# Process ID: 13828
# Current directory: D:/Vteacher/DPath
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22712 D:\Vteacher\DPath\DPath.xpr
# Log file: D:/Vteacher/DPath/vivado.log
# Journal file: D:/Vteacher/DPath\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/DPath/DPath.xpr
update_compile_order -fileset sources_1
close [ open D:/Vteacher/DPath/DPath.srcs/sources_1/new/ImmGen.v w ]
add_files D:/Vteacher/DPath/DPath.srcs/sources_1/new/ImmGen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
set_property  ip_repo_paths  D:/Vfile [current_project]
update_ip_catalog
create_ip -name mux4132 -vendor xilinx.com -library user -version 1.0 -module_name mux4132_0
generate_target {instantiation_template} [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci]
generate_target all [get_files  d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci]
catch { config_ip_cache -export [get_ips -all mux4132_0] }
export_ip_user_files -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci]
launch_runs mux4132_0_synth_1 -jobs 4
wait_on_run mux4132_0_synth_1
export_simulation -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/mux4132_0/mux4132_0.xci] -directory D:/Vteacher/DPath/DPath.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/DPath/DPath.ip_user_files -ipstatic_source_dir D:/Vteacher/DPath/DPath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/DPath/DPath.cache/compile_simlib/modelsim} {questa=D:/Vteacher/DPath/DPath.cache/compile_simlib/questa} {riviera=D:/Vteacher/DPath/DPath.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/DPath/DPath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name ALU32 -vendor xilinx.com -library user -version 1.0 -module_name ALU32_0
generate_target {instantiation_template} [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci]
catch { config_ip_cache -export [get_ips -all ALU32_0] }
export_ip_user_files -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci]
launch_runs ALU32_0_synth_1 -jobs 4
wait_on_run ALU32_0_synth_1
export_simulation -of_objects [get_files d:/Vteacher/DPath/DPath.srcs/sources_1/ip/ALU32_0/ALU32_0.xci] -directory D:/Vteacher/DPath/DPath.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/DPath/DPath.ip_user_files -ipstatic_source_dir D:/Vteacher/DPath/DPath.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/DPath/DPath.cache/compile_simlib/modelsim} {questa=D:/Vteacher/DPath/DPath.cache/compile_simlib/questa} {riviera=D:/Vteacher/DPath/DPath.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/DPath/DPath.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/Vteacher/DPath/DPath.srcs/sources_1/new/ALU_L4.v] -no_script -reset -force -quiet
remove_files  D:/Vteacher/DPath/DPath.srcs/sources_1/new/ALU_L4.v
file delete -force D:/Vteacher/DPath/DPath.srcs/sources_1/new/ALU_L4.v
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_project Cctrl D:/Vteacher/Cctrl -part xc7k160tffg676-2L
close_project
