

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_loadA'
================================================================
* Date:           Tue Apr 11 22:26:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.799 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loadA   |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      11|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      11|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_134_p2         |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_128_p2        |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Arows_blk_n              |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_58                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_197              |  4|   0|    4|          0|
    |i_fu_58                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------+-----+-----+------------+----------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_loadA|  return value|
|Arows_dout     |   in|  128|     ap_fifo|                       Arows|       pointer|
|Arows_empty_n  |   in|    1|     ap_fifo|                       Arows|       pointer|
|Arows_read     |  out|    1|     ap_fifo|                       Arows|       pointer|
|A_0_address0   |  out|    3|   ap_memory|                         A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|                         A_0|         array|
|A_0_we0        |  out|    1|   ap_memory|                         A_0|         array|
|A_0_d0         |  out|   32|   ap_memory|                         A_0|         array|
|A_1_address0   |  out|    3|   ap_memory|                         A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|                         A_1|         array|
|A_1_we0        |  out|    1|   ap_memory|                         A_1|         array|
|A_1_d0         |  out|   32|   ap_memory|                         A_1|         array|
|A_2_address0   |  out|    3|   ap_memory|                         A_2|         array|
|A_2_ce0        |  out|    1|   ap_memory|                         A_2|         array|
|A_2_we0        |  out|    1|   ap_memory|                         A_2|         array|
|A_2_d0         |  out|   32|   ap_memory|                         A_2|         array|
|A_3_address0   |  out|    3|   ap_memory|                         A_3|         array|
|A_3_ce0        |  out|    1|   ap_memory|                         A_3|         array|
|A_3_we0        |  out|    1|   ap_memory|                         A_3|         array|
|A_3_d0         |  out|   32|   ap_memory|                         A_3|         array|
+---------------+-----+-----+------------+----------------------------+--------------+

