{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 20:52:04 2015 " "Info: Processing started: Fri Apr 17 20:52:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcd_at_nios -c lcd_at_nios " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lcd_at_nios -c lcd_at_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcd_at_nios EP4CE6E22C8 " "Info (119006): Selected device EP4CE6E22C8 for design \"lcd_at_nios\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Info (15535): Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/db/pll_altpll1.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] 2 1 -72 -2000 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of -72 degrees (-2000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll1.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/db/pll_altpll1.v" 50 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll1.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/db/pll_altpll1.v" 92 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info (176445): Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info (176445): Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info (176445): Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info (169141): DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 67 " "Critical Warning (169085): No exact pin location assignment(s) for 6 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADS_CLK " "Info (169086): Pin ADS_CLK not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_CLK } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 12 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 203 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADS_nCS " "Info (169086): Pin ADS_nCS not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_nCS } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 13 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_nCS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 204 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADS_DIN " "Info (169086): Pin ADS_DIN not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_DIN } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 14 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_DIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 205 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADS_nIRQ " "Info (169086): Pin ADS_nIRQ not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_nIRQ } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_nIRQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 208 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADS_DOUT " "Info (169086): Pin ADS_DOUT not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_DOUT } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 15 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 206 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADS_BUSY " "Info (169086): Pin ADS_BUSY not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_BUSY } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 16 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 207 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "nios_f.sdc " "Info (332104): Reading SDC File: 'nios_f.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lcd_at_nios.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'lcd_at_nios.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll1.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/db/pll_altpll1.v" 92 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 5129 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll1.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/db/pll_altpll1.v" 92 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 5129 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 5336 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Q_KEY~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Info (176353): Automatically promoted node Q_KEY~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|reset_n_sources~0 " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|reset_n_sources~0" {  } { { "nios_ii_sys.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/nios_ii_sys.v" 10726 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 5918 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 3 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_KEY~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 12708 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii_sys:nios_ii_sys_inst\|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch\|data_out  " "Info (176353): Automatically promoted node nios_ii_sys:nios_ii_sys_inst\|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_rnw~1 " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/sdram.v" 213 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 5924 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_cs_n~1 " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|active_cs_n~1" {  } { { "sdram.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/sdram.v" 210 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 5970 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[0\] " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[0\]" {  } { { "sdram.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/sdram.v" 354 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 518 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[2\] " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[2\]" {  } { { "sdram.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/sdram.v" 354 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 516 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[1\] " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|sdram:the_sdram\|i_refs\[1\]" {  } { { "sdram.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/sdram.v" 354 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|sdram:the_sdram|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 517 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|jtag_break~1" {  } { { "nios_f.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/nios_f.v" 393 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|nios_f:the_nios_f|nios_f_nios2_oci:the_nios_f_nios2_oci|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 6947 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|resetlatch~0 " "Info (176357): Destination node nios_ii_sys:nios_ii_sys_inst\|nios_f:the_nios_f\|nios_f_nios2_oci:the_nios_f_nios2_oci\|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug\|resetlatch~0" {  } { { "nios_f.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/nios_f.v" 376 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|nios_f:the_nios_f|nios_f_nios2_oci:the_nios_f_nios2_oci|nios_f_nios2_oci_debug:the_nios_f_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 8590 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "nios_ii_sys.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/nios_ii_sys.v" 10238 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios_ii_sys:nios_ii_sys_inst\|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch\|data_out" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|nios_ii_sys_reset_clk_100_domain_synch_module:nios_ii_sys_reset_clk_100_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 271 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_ii_sys:nios_ii_sys_inst\|reset_n_sources~1  " "Info (176353): Automatically promoted node nios_ii_sys:nios_ii_sys_inst\|reset_n_sources~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "nios_ii_sys.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/nios_ii_sys.v" 10726 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios_ii_sys:nios_ii_sys_inst|reset_n_sources~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 5919 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Info (176252): Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 EC " "Extra Info (176218): Packed 10 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Extra Info (176218): Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "67 " "Extra Info (176220): Created 67 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 3 3 0 " "Info (176211): Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 3 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 11 4 " "Info (176213): I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 7 1 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 0 " "Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 0 " "Info (176213): I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 7 6 " "Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 9 4 " "Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 6 6 " "Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Warning (15706): Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Warning (15706): Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Info (170195): Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X11_Y0 X22_Y11 " "Info (170196): Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "1 " "Warning (169180): Following 1 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Info (169178): Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 40 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 222 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "Warning (169177): 30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[0\] 3.3-V LVTTL 141 " "Info (169178): Pin ILI_DB\[0\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[0\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 156 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[1\] 3.3-V LVTTL 137 " "Info (169178): Pin ILI_DB\[1\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[1\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[2\] 3.3-V LVTTL 135 " "Info (169178): Pin ILI_DB\[2\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[2\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 158 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[3\] 3.3-V LVTTL 132 " "Info (169178): Pin ILI_DB\[3\] uses I/O standard 3.3-V LVTTL at 132" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[3\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 159 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[4\] 3.3-V LVTTL 128 " "Info (169178): Pin ILI_DB\[4\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[4\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 160 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[5\] 3.3-V LVTTL 125 " "Info (169178): Pin ILI_DB\[5\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[5\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[6\] 3.3-V LVTTL 121 " "Info (169178): Pin ILI_DB\[6\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[6\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ILI_DB\[7\] 3.3-V LVTTL 119 " "Info (169178): Pin ILI_DB\[7\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ILI_DB[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ILI_DB\[7\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ILI_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 163 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL 28 " "Info (169178): Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 178 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL 30 " "Info (169178): Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at 30" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 179 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL 31 " "Info (169178): Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at 31" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 180 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL 32 " "Info (169178): Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at 32" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 181 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL 33 " "Info (169178): Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 182 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL 34 " "Info (169178): Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at 34" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 183 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL 38 " "Info (169178): Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 184 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL 39 " "Info (169178): Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 185 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL 54 " "Info (169178): Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 186 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL 53 " "Info (169178): Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 187 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL 52 " "Info (169178): Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 188 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL 51 " "Info (169178): Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 189 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL 50 " "Info (169178): Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 190 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL 49 " "Info (169178): Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 191 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL 46 " "Info (169178): Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 192 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL 44 " "Info (169178): Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 30 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 193 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Q_KEY 3.3-V LVTTL 25 " "Info (169178): Pin Q_KEY uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { Q_KEY } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q_KEY" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 3 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q_KEY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 197 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL 23 " "Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 2 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS_nIRQ 3.3-V LVTTL 129 " "Info (169178): Pin ADS_nIRQ uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_nIRQ } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 17 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_nIRQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 208 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS_DOUT 3.3-V LVTTL 124 " "Info (169178): Pin ADS_DOUT uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_DOUT } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 15 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 206 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DOUT 3.3-V LVTTL 120 " "Info (169178): Pin SD_DOUT uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SD_DOUT } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DOUT" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 22 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 212 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADS_BUSY 3.3-V LVTTL 110 " "Info (169178): Pin ADS_BUSY uses I/O standard 3.3-V LVTTL at 110" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { ADS_BUSY } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 16 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADS_BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 207 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "Warning (169203): PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 13 " "Info (169178): Pin DATA0 uses I/O standard 3.3-V LVTTL at 13" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } } { "lcd_at_nios.v" "" { Text "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.v" 40 0 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/" { { 0 { 0 ""} 0 222 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.fit.smsg " "Info (144001): Generated suppressed messages file E:/AA_IO_BD/new/TFT_SD_for24TFT/lcd_at_nios_qii_part/lcd_at_nios.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Info: Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 20:52:24 2015 " "Info: Processing ended: Fri Apr 17 20:52:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
