module \$paramod\ScanShareSel_JTAG_reg_ext_cg\JTAG_REG_WIDTH=80\HAS_RESET=0\RESET_VALUE=0 ( D , clk , reset_ , scanin , sel , shiftDR , INSTR_IN_ZY , D_T , D_S , Q_R0 , Q_C0 , Q_X0 , clk_T , clk_S , reset__T , reset__S , scanin_T , scanin_S , scanout_R0 , scanout_C0 , scanout_X0 , sel_T , sel_S , shiftDR_T , shiftDR_S , Q , scanout , D_R , D_X , D_C , Q_T , Q_S , clk_R , clk_X , clk_C , reset__R , reset__X , reset__C , scanin_R , scanin_X , scanin_C , scanout_T , scanout_S , sel_R , sel_X , sel_C , shiftDR_R , shiftDR_X , shiftDR_C );
  logic rst_zy;
  integer i;
  input INSTR_IN_ZY;
  input [79:0] D;
  input [79:0] D_T ;
  input [13:0] D_S ;
  output [79:0] D_R ;
  output [79:0] D_X ;
  output [79:0] D_C ;
  output [79:0] Q;
  logic [79:0] Q ;
  output [79:0] Q_T ;
  logic [79:0] Q_T ;
  logic [79:0] Q_R ;
  logic [79:0] Q_C ;
  logic [79:0] Q_X ;
  logic [13:0] Q_S ;
  input [79:0] Q_R0 ;
  input [79:0] Q_C0 ;
  input [79:0] Q_X0 ;
  output [13:0] Q_S ;
  logic [79:0] Q_conn;
  logic [79:0] Q_conn_T ;
  logic [79:0] Q_conn_R ;
  logic [79:0] Q_conn_C ;
  logic [79:0] Q_conn_X ;
  logic [13:0] Q_conn_S ;
  input clk;
  input clk_T ;
  input [13:0] clk_S ;
  output clk_R ;
  output clk_X ;
  output clk_C ;
  logic clk_wire;
  logic clk_wire_T ;
  logic clk_wire_R ;
  logic clk_wire_C ;
  logic clk_wire_X ;
  logic [13:0] clk_wire_S ;
  logic [79:0] next_Q;
  logic [79:0] next_Q_T ;
  logic [79:0] next_Q_R ;
  logic [79:0] next_Q_C ;
  logic [79:0] next_Q_X ;
  logic [13:0] next_Q_S ;
  logic qualified_scanen_wire;
  logic qualified_scanen_wire_T ;
  logic qualified_scanen_wire_R ;
  logic qualified_scanen_wire_C ;
  logic qualified_scanen_wire_X ;
  logic [13:0] qualified_scanen_wire_S ;
  logic qualified_scanin_wire;
  logic qualified_scanin_wire_T ;
  logic qualified_scanin_wire_R ;
  logic qualified_scanin_wire_C ;
  logic qualified_scanin_wire_X ;
  logic [13:0] qualified_scanin_wire_S ;
  input reset_;
  input reset__T ;
  input [13:0] reset__S ;
  output reset__R ;
  output reset__X ;
  output reset__C ;
  logic scanen_wire;
  logic scanen_wire_T ;
  logic scanen_wire_R ;
  logic scanen_wire_C ;
  logic scanen_wire_X ;
  logic [13:0] scanen_wire_S ;
  input scanin;
  input scanin_T ;
  input [13:0] scanin_S ;
  output scanin_R ;
  output scanin_X ;
  output scanin_C ;
  logic scanin_wire;
  logic scanin_wire_T ;
  logic scanin_wire_R ;
  logic scanin_wire_C ;
  logic scanin_wire_X ;
  logic [13:0] scanin_wire_S ;
  output scanout;
  logic scanout ;
  output scanout_T ;
  logic scanout_T ;
  logic scanout_R ;
  logic scanout_C ;
  logic scanout_X ;
  logic [13:0] scanout_S ;
  input scanout_R0 ;
  input scanout_C0 ;
  input scanout_X0 ;
  output [13:0] scanout_S ;
  logic scanout_wire;
  logic scanout_wire_T ;
  logic scanout_wire_R ;
  logic scanout_wire_C ;
  logic scanout_wire_X ;
  logic [13:0] scanout_wire_S ;
  input sel;
  input sel_T ;
  input [13:0] sel_S ;
  output sel_R ;
  output sel_X ;
  output sel_C ;
  input shiftDR;
  input shiftDR_T ;
  input [13:0] shiftDR_S ;
  output shiftDR_R ;
  output shiftDR_X ;
  output shiftDR_C ;
  assign qualified_scanin_wire = sel ? scanin : scanin_wire;
  logic [0:0] sel_C0 ;
  logic [0:0] sel_R0 ;
  logic [0:0] sel_X0 ;
  assign sel_C0 = | qualified_scanin_wire_C ;
  assign sel_X0 = | qualified_scanin_wire_X ;
  assign qualified_scanin_wire_T = sel ? ( { 1{ sel_T  }} | scanin_T ) : ( { 1{ sel_T  }} | scanin_wire_T );
  assign qualified_scanin_wire_S = sel ? scanin_S : scanin_wire_S ;
  assign sel_R0 = ( | (qualified_scanin_wire_R | ( qualified_scanin_wire_C & ( { 1{ sel }} & scanin_T | { 1{ !sel }} & scanin_wire_T )))) && scanin != scanin_wire ;
  logic [0:0] scanin_C0 ;
  logic [0:0] scanin_R0 ;
  logic [0:0] scanin_X0 ;
  assign scanin_C0 = { 1{ sel }} ;
  assign scanin_R0 = { 1{ sel }} & ( qualified_scanin_wire_R | ( { 1{ sel_T  }} & qualified_scanin_wire_C ));
  assign scanin_X0 = { 1{ sel }} & qualified_scanin_wire_X ;
  logic [0:0] scanin_wire_C0 ;
  logic [0:0] scanin_wire_R0 ;
  logic [0:0] scanin_wire_X0 ;
  assign scanin_wire_C0 = { 1{ !sel }} ;
  assign scanin_wire_R0 = { 1{ !sel }} & ( qualified_scanin_wire_R | ( { 1{ sel_T  }} & qualified_scanin_wire_C ));
  assign scanin_wire_X0 = { 1{ !sel }} & qualified_scanin_wire_X ;
  assign qualified_scanen_wire = sel ? shiftDR : scanen_wire;
  logic [0:0] sel_C1 ;
  logic [0:0] sel_R1 ;
  logic [0:0] sel_X1 ;
  assign sel_C1 = | qualified_scanen_wire_C ;
  assign sel_X1 = | qualified_scanen_wire_X ;
  assign qualified_scanen_wire_T = sel ? ( { 1{ sel_T  }} | shiftDR_T ) : ( { 1{ sel_T  }} | scanen_wire_T );
  assign qualified_scanen_wire_S = sel ? shiftDR_S : scanen_wire_S ;
  assign sel_R1 = ( | (qualified_scanen_wire_R | ( qualified_scanen_wire_C & ( { 1{ sel }} & shiftDR_T | { 1{ !sel }} & scanen_wire_T )))) && shiftDR != scanen_wire ;
  logic [0:0] shiftDR_C0 ;
  logic [0:0] shiftDR_R0 ;
  logic [0:0] shiftDR_X0 ;
  assign shiftDR_C0 = { 1{ sel }} ;
  assign shiftDR_R0 = { 1{ sel }} & ( qualified_scanen_wire_R | ( { 1{ sel_T  }} & qualified_scanen_wire_C ));
  assign shiftDR_X0 = { 1{ sel }} & qualified_scanen_wire_X ;
  logic [0:0] scanen_wire_C0 ;
  logic [0:0] scanen_wire_R0 ;
  logic [0:0] scanen_wire_X0 ;
  assign scanen_wire_C0 = { 1{ !sel }} ;
  assign scanen_wire_R0 = { 1{ !sel }} & ( qualified_scanen_wire_R | ( { 1{ sel_T  }} & qualified_scanen_wire_C ));
  assign scanen_wire_X0 = { 1{ !sel }} & qualified_scanen_wire_X ;
  logic [0:0] clk_R0 ;
  logic [0:0] clk_X0 ;
  logic [0:0] clk_C0 ;
  logic [79:0] D_R0 ;
  logic [79:0] D_X0 ;
  logic [79:0] D_C0 ;
  logic [0:0] qualified_scanen_wire_R0 ;
  logic [0:0] qualified_scanen_wire_X0 ;
  logic [0:0] qualified_scanen_wire_C0 ;
  logic [79:0] Q_R1 ;
  logic [79:0] Q_X1 ;
  logic [79:0] Q_C1 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[0].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R0  ),
    .CP_X (  clk_X0  ),
    .CP_C (  clk_C0  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [0]  ),
    .D_R (  D_R0 [0]  ),
    .D_X (  D_X0 [0]  ),
    .D_C (  D_C0 [0]  ),
    .D_S (  D_S [0]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R0  ),
    .SE_X (  qualified_scanen_wire_X0  ),
    .SE_C (  qualified_scanen_wire_C0  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [1]  ),
    .SI_R (  Q_R1 [1]  ),
    .SI_X (  Q_X1 [1]  ),
    .SI_C (  Q_C1 [1]  ),
    .SI_S (  Q_S [1]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  scanout_wire_T  ),
    .Q_R0 (  scanout_wire_R  ),
    .Q_X0 (  scanout_wire_X  ),
    .Q_C0 (  scanout_wire_C  ),
    .Q_S ( scanout_wire_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[1] ),
    .Q ( scanout_wire ),
    .CP ( clk ),
    .D ( D[0] )
  );
  logic [0:0] clk_R1 ;
  logic [0:0] clk_X1 ;
  logic [0:0] clk_C1 ;
  logic [0:0] qualified_scanen_wire_R1 ;
  logic [0:0] qualified_scanen_wire_X1 ;
  logic [0:0] qualified_scanen_wire_C1 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[10].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R1  ),
    .CP_X (  clk_X1  ),
    .CP_C (  clk_C1  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [10]  ),
    .D_R (  D_R0 [10]  ),
    .D_X (  D_X0 [10]  ),
    .D_C (  D_C0 [10]  ),
    .D_S (  D_S [10]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R1  ),
    .SE_X (  qualified_scanen_wire_X1  ),
    .SE_C (  qualified_scanen_wire_C1  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [11]  ),
    .SI_R (  Q_R1 [11]  ),
    .SI_X (  Q_X1 [11]  ),
    .SI_C (  Q_C1 [11]  ),
    .SI_S (  Q_S [11]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [10]  ),
    .Q_R0 (  Q_R [10]  ),
    .Q_X0 (  Q_X [10]  ),
    .Q_C0 (  Q_C [10]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[11] ),
    .Q ( Q[10] ),
    .CP ( clk ),
    .D ( D[10] )
  );
  logic [0:0] clk_R2 ;
  logic [0:0] clk_X2 ;
  logic [0:0] clk_C2 ;
  logic [0:0] qualified_scanen_wire_R2 ;
  logic [0:0] qualified_scanen_wire_X2 ;
  logic [0:0] qualified_scanen_wire_C2 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[11].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R2  ),
    .CP_X (  clk_X2  ),
    .CP_C (  clk_C2  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [11]  ),
    .D_R (  D_R0 [11]  ),
    .D_X (  D_X0 [11]  ),
    .D_C (  D_C0 [11]  ),
    .D_S (  D_S [11]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R2  ),
    .SE_X (  qualified_scanen_wire_X2  ),
    .SE_C (  qualified_scanen_wire_C2  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [12]  ),
    .SI_R (  Q_R1 [12]  ),
    .SI_X (  Q_X1 [12]  ),
    .SI_C (  Q_C1 [12]  ),
    .SI_S (  Q_S [12]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [11]  ),
    .Q_R0 (  Q_R [11]  ),
    .Q_X0 (  Q_X [11]  ),
    .Q_C0 (  Q_C [11]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[12] ),
    .Q ( Q[11] ),
    .CP ( clk ),
    .D ( D[11] )
  );
  logic [0:0] clk_R3 ;
  logic [0:0] clk_X3 ;
  logic [0:0] clk_C3 ;
  logic [0:0] qualified_scanen_wire_R3 ;
  logic [0:0] qualified_scanen_wire_X3 ;
  logic [0:0] qualified_scanen_wire_C3 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[12].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R3  ),
    .CP_X (  clk_X3  ),
    .CP_C (  clk_C3  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [12]  ),
    .D_R (  D_R0 [12]  ),
    .D_X (  D_X0 [12]  ),
    .D_C (  D_C0 [12]  ),
    .D_S (  D_S [12]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R3  ),
    .SE_X (  qualified_scanen_wire_X3  ),
    .SE_C (  qualified_scanen_wire_C3  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [13]  ),
    .SI_R (  Q_R1 [13]  ),
    .SI_X (  Q_X1 [13]  ),
    .SI_C (  Q_C1 [13]  ),
    .SI_S (  Q_S [13]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [12]  ),
    .Q_R0 (  Q_R [12]  ),
    .Q_X0 (  Q_X [12]  ),
    .Q_C0 (  Q_C [12]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[13] ),
    .Q ( Q[12] ),
    .CP ( clk ),
    .D ( D[12] )
  );
  logic [0:0] clk_R4 ;
  logic [0:0] clk_X4 ;
  logic [0:0] clk_C4 ;
  logic [0:0] qualified_scanen_wire_R4 ;
  logic [0:0] qualified_scanen_wire_X4 ;
  logic [0:0] qualified_scanen_wire_C4 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[13].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R4  ),
    .CP_X (  clk_X4  ),
    .CP_C (  clk_C4  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [13]  ),
    .D_R (  D_R0 [13]  ),
    .D_X (  D_X0 [13]  ),
    .D_C (  D_C0 [13]  ),
    .D_S (  D_S [13]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R4  ),
    .SE_X (  qualified_scanen_wire_X4  ),
    .SE_C (  qualified_scanen_wire_C4  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [14]  ),
    .SI_R (  Q_R1 [14]  ),
    .SI_X (  Q_X1 [14]  ),
    .SI_C (  Q_C1 [14]  ),
    .SI_S (  Q_S [14]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [13]  ),
    .Q_R0 (  Q_R [13]  ),
    .Q_X0 (  Q_X [13]  ),
    .Q_C0 (  Q_C [13]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[14] ),
    .Q ( Q[13] ),
    .CP ( clk ),
    .D ( D[13] )
  );
  logic [0:0] clk_R5 ;
  logic [0:0] clk_X5 ;
  logic [0:0] clk_C5 ;
  logic [0:0] qualified_scanen_wire_R5 ;
  logic [0:0] qualified_scanen_wire_X5 ;
  logic [0:0] qualified_scanen_wire_C5 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[14].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R5  ),
    .CP_X (  clk_X5  ),
    .CP_C (  clk_C5  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [14]  ),
    .D_R (  D_R0 [14]  ),
    .D_X (  D_X0 [14]  ),
    .D_C (  D_C0 [14]  ),
    .D_S (  D_S [14]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R5  ),
    .SE_X (  qualified_scanen_wire_X5  ),
    .SE_C (  qualified_scanen_wire_C5  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [15]  ),
    .SI_R (  Q_R1 [15]  ),
    .SI_X (  Q_X1 [15]  ),
    .SI_C (  Q_C1 [15]  ),
    .SI_S (  Q_S [15]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [14]  ),
    .Q_R0 (  Q_R [14]  ),
    .Q_X0 (  Q_X [14]  ),
    .Q_C0 (  Q_C [14]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[15] ),
    .Q ( Q[14] ),
    .CP ( clk ),
    .D ( D[14] )
  );
  logic [0:0] clk_R6 ;
  logic [0:0] clk_X6 ;
  logic [0:0] clk_C6 ;
  logic [0:0] qualified_scanen_wire_R6 ;
  logic [0:0] qualified_scanen_wire_X6 ;
  logic [0:0] qualified_scanen_wire_C6 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[15].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R6  ),
    .CP_X (  clk_X6  ),
    .CP_C (  clk_C6  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [15]  ),
    .D_R (  D_R0 [15]  ),
    .D_X (  D_X0 [15]  ),
    .D_C (  D_C0 [15]  ),
    .D_S (  D_S [15]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R6  ),
    .SE_X (  qualified_scanen_wire_X6  ),
    .SE_C (  qualified_scanen_wire_C6  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [16]  ),
    .SI_R (  Q_R1 [16]  ),
    .SI_X (  Q_X1 [16]  ),
    .SI_C (  Q_C1 [16]  ),
    .SI_S (  Q_S [16]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [15]  ),
    .Q_R0 (  Q_R [15]  ),
    .Q_X0 (  Q_X [15]  ),
    .Q_C0 (  Q_C [15]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[16] ),
    .Q ( Q[15] ),
    .CP ( clk ),
    .D ( D[15] )
  );
  logic [0:0] clk_R7 ;
  logic [0:0] clk_X7 ;
  logic [0:0] clk_C7 ;
  logic [0:0] qualified_scanen_wire_R7 ;
  logic [0:0] qualified_scanen_wire_X7 ;
  logic [0:0] qualified_scanen_wire_C7 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[16].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R7  ),
    .CP_X (  clk_X7  ),
    .CP_C (  clk_C7  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [16]  ),
    .D_R (  D_R0 [16]  ),
    .D_X (  D_X0 [16]  ),
    .D_C (  D_C0 [16]  ),
    .D_S (  D_S [16]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R7  ),
    .SE_X (  qualified_scanen_wire_X7  ),
    .SE_C (  qualified_scanen_wire_C7  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [17]  ),
    .SI_R (  Q_R1 [17]  ),
    .SI_X (  Q_X1 [17]  ),
    .SI_C (  Q_C1 [17]  ),
    .SI_S (  Q_S [17]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [16]  ),
    .Q_R0 (  Q_R [16]  ),
    .Q_X0 (  Q_X [16]  ),
    .Q_C0 (  Q_C [16]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[17] ),
    .Q ( Q[16] ),
    .CP ( clk ),
    .D ( D[16] )
  );
  logic [0:0] clk_R8 ;
  logic [0:0] clk_X8 ;
  logic [0:0] clk_C8 ;
  logic [0:0] qualified_scanen_wire_R8 ;
  logic [0:0] qualified_scanen_wire_X8 ;
  logic [0:0] qualified_scanen_wire_C8 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[17].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R8  ),
    .CP_X (  clk_X8  ),
    .CP_C (  clk_C8  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [17]  ),
    .D_R (  D_R0 [17]  ),
    .D_X (  D_X0 [17]  ),
    .D_C (  D_C0 [17]  ),
    .D_S (  D_S [17]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R8  ),
    .SE_X (  qualified_scanen_wire_X8  ),
    .SE_C (  qualified_scanen_wire_C8  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [18]  ),
    .SI_R (  Q_R1 [18]  ),
    .SI_X (  Q_X1 [18]  ),
    .SI_C (  Q_C1 [18]  ),
    .SI_S (  Q_S [18]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [17]  ),
    .Q_R0 (  Q_R [17]  ),
    .Q_X0 (  Q_X [17]  ),
    .Q_C0 (  Q_C [17]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[18] ),
    .Q ( Q[17] ),
    .CP ( clk ),
    .D ( D[17] )
  );
  logic [0:0] clk_R9 ;
  logic [0:0] clk_X9 ;
  logic [0:0] clk_C9 ;
  logic [0:0] qualified_scanen_wire_R9 ;
  logic [0:0] qualified_scanen_wire_X9 ;
  logic [0:0] qualified_scanen_wire_C9 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[18].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R9  ),
    .CP_X (  clk_X9  ),
    .CP_C (  clk_C9  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [18]  ),
    .D_R (  D_R0 [18]  ),
    .D_X (  D_X0 [18]  ),
    .D_C (  D_C0 [18]  ),
    .D_S (  D_S [18]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R9  ),
    .SE_X (  qualified_scanen_wire_X9  ),
    .SE_C (  qualified_scanen_wire_C9  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [19]  ),
    .SI_R (  Q_R1 [19]  ),
    .SI_X (  Q_X1 [19]  ),
    .SI_C (  Q_C1 [19]  ),
    .SI_S (  Q_S [19]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [18]  ),
    .Q_R0 (  Q_R [18]  ),
    .Q_X0 (  Q_X [18]  ),
    .Q_C0 (  Q_C [18]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[19] ),
    .Q ( Q[18] ),
    .CP ( clk ),
    .D ( D[18] )
  );
  logic [0:0] clk_R10 ;
  logic [0:0] clk_X10 ;
  logic [0:0] clk_C10 ;
  logic [0:0] qualified_scanen_wire_R10 ;
  logic [0:0] qualified_scanen_wire_X10 ;
  logic [0:0] qualified_scanen_wire_C10 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[19].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R10  ),
    .CP_X (  clk_X10  ),
    .CP_C (  clk_C10  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [19]  ),
    .D_R (  D_R0 [19]  ),
    .D_X (  D_X0 [19]  ),
    .D_C (  D_C0 [19]  ),
    .D_S (  D_S [19]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R10  ),
    .SE_X (  qualified_scanen_wire_X10  ),
    .SE_C (  qualified_scanen_wire_C10  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [20]  ),
    .SI_R (  Q_R1 [20]  ),
    .SI_X (  Q_X1 [20]  ),
    .SI_C (  Q_C1 [20]  ),
    .SI_S (  Q_S [20]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [19]  ),
    .Q_R0 (  Q_R [19]  ),
    .Q_X0 (  Q_X [19]  ),
    .Q_C0 (  Q_C [19]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[20] ),
    .Q ( Q[19] ),
    .CP ( clk ),
    .D ( D[19] )
  );
  logic [0:0] clk_R11 ;
  logic [0:0] clk_X11 ;
  logic [0:0] clk_C11 ;
  logic [0:0] qualified_scanen_wire_R11 ;
  logic [0:0] qualified_scanen_wire_X11 ;
  logic [0:0] qualified_scanen_wire_C11 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[1].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R11  ),
    .CP_X (  clk_X11  ),
    .CP_C (  clk_C11  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [1]  ),
    .D_R (  D_R0 [1]  ),
    .D_X (  D_X0 [1]  ),
    .D_C (  D_C0 [1]  ),
    .D_S (  D_S [1]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R11  ),
    .SE_X (  qualified_scanen_wire_X11  ),
    .SE_C (  qualified_scanen_wire_C11  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [2]  ),
    .SI_R (  Q_R1 [2]  ),
    .SI_X (  Q_X1 [2]  ),
    .SI_C (  Q_C1 [2]  ),
    .SI_S (  Q_S [2]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [1]  ),
    .Q_R0 (  Q_R [1]  ),
    .Q_X0 (  Q_X [1]  ),
    .Q_C0 (  Q_C [1]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[2] ),
    .Q ( Q[1] ),
    .CP ( clk ),
    .D ( D[1] )
  );
  logic [0:0] clk_R12 ;
  logic [0:0] clk_X12 ;
  logic [0:0] clk_C12 ;
  logic [0:0] qualified_scanen_wire_R12 ;
  logic [0:0] qualified_scanen_wire_X12 ;
  logic [0:0] qualified_scanen_wire_C12 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[20].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R12  ),
    .CP_X (  clk_X12  ),
    .CP_C (  clk_C12  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [20]  ),
    .D_R (  D_R0 [20]  ),
    .D_X (  D_X0 [20]  ),
    .D_C (  D_C0 [20]  ),
    .D_S (  D_S [20]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R12  ),
    .SE_X (  qualified_scanen_wire_X12  ),
    .SE_C (  qualified_scanen_wire_C12  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [21]  ),
    .SI_R (  Q_R1 [21]  ),
    .SI_X (  Q_X1 [21]  ),
    .SI_C (  Q_C1 [21]  ),
    .SI_S (  Q_S [21]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [20]  ),
    .Q_R0 (  Q_R [20]  ),
    .Q_X0 (  Q_X [20]  ),
    .Q_C0 (  Q_C [20]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[21] ),
    .Q ( Q[20] ),
    .CP ( clk ),
    .D ( D[20] )
  );
  logic [0:0] clk_R13 ;
  logic [0:0] clk_X13 ;
  logic [0:0] clk_C13 ;
  logic [0:0] qualified_scanen_wire_R13 ;
  logic [0:0] qualified_scanen_wire_X13 ;
  logic [0:0] qualified_scanen_wire_C13 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[21].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R13  ),
    .CP_X (  clk_X13  ),
    .CP_C (  clk_C13  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [21]  ),
    .D_R (  D_R0 [21]  ),
    .D_X (  D_X0 [21]  ),
    .D_C (  D_C0 [21]  ),
    .D_S (  D_S [21]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R13  ),
    .SE_X (  qualified_scanen_wire_X13  ),
    .SE_C (  qualified_scanen_wire_C13  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [22]  ),
    .SI_R (  Q_R1 [22]  ),
    .SI_X (  Q_X1 [22]  ),
    .SI_C (  Q_C1 [22]  ),
    .SI_S (  Q_S [22]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [21]  ),
    .Q_R0 (  Q_R [21]  ),
    .Q_X0 (  Q_X [21]  ),
    .Q_C0 (  Q_C [21]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[22] ),
    .Q ( Q[21] ),
    .CP ( clk ),
    .D ( D[21] )
  );
  logic [0:0] clk_R14 ;
  logic [0:0] clk_X14 ;
  logic [0:0] clk_C14 ;
  logic [0:0] qualified_scanen_wire_R14 ;
  logic [0:0] qualified_scanen_wire_X14 ;
  logic [0:0] qualified_scanen_wire_C14 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[22].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R14  ),
    .CP_X (  clk_X14  ),
    .CP_C (  clk_C14  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [22]  ),
    .D_R (  D_R0 [22]  ),
    .D_X (  D_X0 [22]  ),
    .D_C (  D_C0 [22]  ),
    .D_S (  D_S [22]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R14  ),
    .SE_X (  qualified_scanen_wire_X14  ),
    .SE_C (  qualified_scanen_wire_C14  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [23]  ),
    .SI_R (  Q_R1 [23]  ),
    .SI_X (  Q_X1 [23]  ),
    .SI_C (  Q_C1 [23]  ),
    .SI_S (  Q_S [23]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [22]  ),
    .Q_R0 (  Q_R [22]  ),
    .Q_X0 (  Q_X [22]  ),
    .Q_C0 (  Q_C [22]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[23] ),
    .Q ( Q[22] ),
    .CP ( clk ),
    .D ( D[22] )
  );
  logic [0:0] clk_R15 ;
  logic [0:0] clk_X15 ;
  logic [0:0] clk_C15 ;
  logic [0:0] qualified_scanen_wire_R15 ;
  logic [0:0] qualified_scanen_wire_X15 ;
  logic [0:0] qualified_scanen_wire_C15 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[23].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R15  ),
    .CP_X (  clk_X15  ),
    .CP_C (  clk_C15  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [23]  ),
    .D_R (  D_R0 [23]  ),
    .D_X (  D_X0 [23]  ),
    .D_C (  D_C0 [23]  ),
    .D_S (  D_S [23]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R15  ),
    .SE_X (  qualified_scanen_wire_X15  ),
    .SE_C (  qualified_scanen_wire_C15  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [24]  ),
    .SI_R (  Q_R1 [24]  ),
    .SI_X (  Q_X1 [24]  ),
    .SI_C (  Q_C1 [24]  ),
    .SI_S (  Q_S [24]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [23]  ),
    .Q_R0 (  Q_R [23]  ),
    .Q_X0 (  Q_X [23]  ),
    .Q_C0 (  Q_C [23]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[24] ),
    .Q ( Q[23] ),
    .CP ( clk ),
    .D ( D[23] )
  );
  logic [0:0] clk_R16 ;
  logic [0:0] clk_X16 ;
  logic [0:0] clk_C16 ;
  logic [0:0] qualified_scanen_wire_R16 ;
  logic [0:0] qualified_scanen_wire_X16 ;
  logic [0:0] qualified_scanen_wire_C16 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[24].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R16  ),
    .CP_X (  clk_X16  ),
    .CP_C (  clk_C16  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [24]  ),
    .D_R (  D_R0 [24]  ),
    .D_X (  D_X0 [24]  ),
    .D_C (  D_C0 [24]  ),
    .D_S (  D_S [24]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R16  ),
    .SE_X (  qualified_scanen_wire_X16  ),
    .SE_C (  qualified_scanen_wire_C16  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [25]  ),
    .SI_R (  Q_R1 [25]  ),
    .SI_X (  Q_X1 [25]  ),
    .SI_C (  Q_C1 [25]  ),
    .SI_S (  Q_S [25]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [24]  ),
    .Q_R0 (  Q_R [24]  ),
    .Q_X0 (  Q_X [24]  ),
    .Q_C0 (  Q_C [24]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[25] ),
    .Q ( Q[24] ),
    .CP ( clk ),
    .D ( D[24] )
  );
  logic [0:0] clk_R17 ;
  logic [0:0] clk_X17 ;
  logic [0:0] clk_C17 ;
  logic [0:0] qualified_scanen_wire_R17 ;
  logic [0:0] qualified_scanen_wire_X17 ;
  logic [0:0] qualified_scanen_wire_C17 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[25].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R17  ),
    .CP_X (  clk_X17  ),
    .CP_C (  clk_C17  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [25]  ),
    .D_R (  D_R0 [25]  ),
    .D_X (  D_X0 [25]  ),
    .D_C (  D_C0 [25]  ),
    .D_S (  D_S [25]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R17  ),
    .SE_X (  qualified_scanen_wire_X17  ),
    .SE_C (  qualified_scanen_wire_C17  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [26]  ),
    .SI_R (  Q_R1 [26]  ),
    .SI_X (  Q_X1 [26]  ),
    .SI_C (  Q_C1 [26]  ),
    .SI_S (  Q_S [26]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [25]  ),
    .Q_R0 (  Q_R [25]  ),
    .Q_X0 (  Q_X [25]  ),
    .Q_C0 (  Q_C [25]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[26] ),
    .Q ( Q[25] ),
    .CP ( clk ),
    .D ( D[25] )
  );
  logic [0:0] clk_R18 ;
  logic [0:0] clk_X18 ;
  logic [0:0] clk_C18 ;
  logic [0:0] qualified_scanen_wire_R18 ;
  logic [0:0] qualified_scanen_wire_X18 ;
  logic [0:0] qualified_scanen_wire_C18 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[26].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R18  ),
    .CP_X (  clk_X18  ),
    .CP_C (  clk_C18  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [26]  ),
    .D_R (  D_R0 [26]  ),
    .D_X (  D_X0 [26]  ),
    .D_C (  D_C0 [26]  ),
    .D_S (  D_S [26]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R18  ),
    .SE_X (  qualified_scanen_wire_X18  ),
    .SE_C (  qualified_scanen_wire_C18  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [27]  ),
    .SI_R (  Q_R1 [27]  ),
    .SI_X (  Q_X1 [27]  ),
    .SI_C (  Q_C1 [27]  ),
    .SI_S (  Q_S [27]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [26]  ),
    .Q_R0 (  Q_R [26]  ),
    .Q_X0 (  Q_X [26]  ),
    .Q_C0 (  Q_C [26]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[27] ),
    .Q ( Q[26] ),
    .CP ( clk ),
    .D ( D[26] )
  );
  logic [0:0] clk_R19 ;
  logic [0:0] clk_X19 ;
  logic [0:0] clk_C19 ;
  logic [0:0] qualified_scanen_wire_R19 ;
  logic [0:0] qualified_scanen_wire_X19 ;
  logic [0:0] qualified_scanen_wire_C19 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[27].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R19  ),
    .CP_X (  clk_X19  ),
    .CP_C (  clk_C19  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [27]  ),
    .D_R (  D_R0 [27]  ),
    .D_X (  D_X0 [27]  ),
    .D_C (  D_C0 [27]  ),
    .D_S (  D_S [27]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R19  ),
    .SE_X (  qualified_scanen_wire_X19  ),
    .SE_C (  qualified_scanen_wire_C19  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [28]  ),
    .SI_R (  Q_R1 [28]  ),
    .SI_X (  Q_X1 [28]  ),
    .SI_C (  Q_C1 [28]  ),
    .SI_S (  Q_S [28]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [27]  ),
    .Q_R0 (  Q_R [27]  ),
    .Q_X0 (  Q_X [27]  ),
    .Q_C0 (  Q_C [27]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[28] ),
    .Q ( Q[27] ),
    .CP ( clk ),
    .D ( D[27] )
  );
  logic [0:0] clk_R20 ;
  logic [0:0] clk_X20 ;
  logic [0:0] clk_C20 ;
  logic [0:0] qualified_scanen_wire_R20 ;
  logic [0:0] qualified_scanen_wire_X20 ;
  logic [0:0] qualified_scanen_wire_C20 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[28].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R20  ),
    .CP_X (  clk_X20  ),
    .CP_C (  clk_C20  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [28]  ),
    .D_R (  D_R0 [28]  ),
    .D_X (  D_X0 [28]  ),
    .D_C (  D_C0 [28]  ),
    .D_S (  D_S [28]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R20  ),
    .SE_X (  qualified_scanen_wire_X20  ),
    .SE_C (  qualified_scanen_wire_C20  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [29]  ),
    .SI_R (  Q_R1 [29]  ),
    .SI_X (  Q_X1 [29]  ),
    .SI_C (  Q_C1 [29]  ),
    .SI_S (  Q_S [29]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [28]  ),
    .Q_R0 (  Q_R [28]  ),
    .Q_X0 (  Q_X [28]  ),
    .Q_C0 (  Q_C [28]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[29] ),
    .Q ( Q[28] ),
    .CP ( clk ),
    .D ( D[28] )
  );
  logic [0:0] clk_R21 ;
  logic [0:0] clk_X21 ;
  logic [0:0] clk_C21 ;
  logic [0:0] qualified_scanen_wire_R21 ;
  logic [0:0] qualified_scanen_wire_X21 ;
  logic [0:0] qualified_scanen_wire_C21 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[29].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R21  ),
    .CP_X (  clk_X21  ),
    .CP_C (  clk_C21  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [29]  ),
    .D_R (  D_R0 [29]  ),
    .D_X (  D_X0 [29]  ),
    .D_C (  D_C0 [29]  ),
    .D_S (  D_S [29]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R21  ),
    .SE_X (  qualified_scanen_wire_X21  ),
    .SE_C (  qualified_scanen_wire_C21  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [30]  ),
    .SI_R (  Q_R1 [30]  ),
    .SI_X (  Q_X1 [30]  ),
    .SI_C (  Q_C1 [30]  ),
    .SI_S (  Q_S [30]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [29]  ),
    .Q_R0 (  Q_R [29]  ),
    .Q_X0 (  Q_X [29]  ),
    .Q_C0 (  Q_C [29]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[30] ),
    .Q ( Q[29] ),
    .CP ( clk ),
    .D ( D[29] )
  );
  logic [0:0] clk_R22 ;
  logic [0:0] clk_X22 ;
  logic [0:0] clk_C22 ;
  logic [0:0] qualified_scanen_wire_R22 ;
  logic [0:0] qualified_scanen_wire_X22 ;
  logic [0:0] qualified_scanen_wire_C22 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[2].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R22  ),
    .CP_X (  clk_X22  ),
    .CP_C (  clk_C22  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [2]  ),
    .D_R (  D_R0 [2]  ),
    .D_X (  D_X0 [2]  ),
    .D_C (  D_C0 [2]  ),
    .D_S (  D_S [2]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R22  ),
    .SE_X (  qualified_scanen_wire_X22  ),
    .SE_C (  qualified_scanen_wire_C22  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [3]  ),
    .SI_R (  Q_R1 [3]  ),
    .SI_X (  Q_X1 [3]  ),
    .SI_C (  Q_C1 [3]  ),
    .SI_S (  Q_S [3]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [2]  ),
    .Q_R0 (  Q_R [2]  ),
    .Q_X0 (  Q_X [2]  ),
    .Q_C0 (  Q_C [2]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[3] ),
    .Q ( Q[2] ),
    .CP ( clk ),
    .D ( D[2] )
  );
  logic [0:0] clk_R23 ;
  logic [0:0] clk_X23 ;
  logic [0:0] clk_C23 ;
  logic [0:0] qualified_scanen_wire_R23 ;
  logic [0:0] qualified_scanen_wire_X23 ;
  logic [0:0] qualified_scanen_wire_C23 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[30].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R23  ),
    .CP_X (  clk_X23  ),
    .CP_C (  clk_C23  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [30]  ),
    .D_R (  D_R0 [30]  ),
    .D_X (  D_X0 [30]  ),
    .D_C (  D_C0 [30]  ),
    .D_S (  D_S [30]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R23  ),
    .SE_X (  qualified_scanen_wire_X23  ),
    .SE_C (  qualified_scanen_wire_C23  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [31]  ),
    .SI_R (  Q_R1 [31]  ),
    .SI_X (  Q_X1 [31]  ),
    .SI_C (  Q_C1 [31]  ),
    .SI_S (  Q_S [31]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [30]  ),
    .Q_R0 (  Q_R [30]  ),
    .Q_X0 (  Q_X [30]  ),
    .Q_C0 (  Q_C [30]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[31] ),
    .Q ( Q[30] ),
    .CP ( clk ),
    .D ( D[30] )
  );
  logic [0:0] clk_R24 ;
  logic [0:0] clk_X24 ;
  logic [0:0] clk_C24 ;
  logic [0:0] qualified_scanen_wire_R24 ;
  logic [0:0] qualified_scanen_wire_X24 ;
  logic [0:0] qualified_scanen_wire_C24 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[31].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R24  ),
    .CP_X (  clk_X24  ),
    .CP_C (  clk_C24  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [31]  ),
    .D_R (  D_R0 [31]  ),
    .D_X (  D_X0 [31]  ),
    .D_C (  D_C0 [31]  ),
    .D_S (  D_S [31]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R24  ),
    .SE_X (  qualified_scanen_wire_X24  ),
    .SE_C (  qualified_scanen_wire_C24  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [32]  ),
    .SI_R (  Q_R1 [32]  ),
    .SI_X (  Q_X1 [32]  ),
    .SI_C (  Q_C1 [32]  ),
    .SI_S (  Q_S [32]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [31]  ),
    .Q_R0 (  Q_R [31]  ),
    .Q_X0 (  Q_X [31]  ),
    .Q_C0 (  Q_C [31]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[32] ),
    .Q ( Q[31] ),
    .CP ( clk ),
    .D ( D[31] )
  );
  logic [0:0] clk_R25 ;
  logic [0:0] clk_X25 ;
  logic [0:0] clk_C25 ;
  logic [0:0] qualified_scanen_wire_R25 ;
  logic [0:0] qualified_scanen_wire_X25 ;
  logic [0:0] qualified_scanen_wire_C25 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[32].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R25  ),
    .CP_X (  clk_X25  ),
    .CP_C (  clk_C25  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [32]  ),
    .D_R (  D_R0 [32]  ),
    .D_X (  D_X0 [32]  ),
    .D_C (  D_C0 [32]  ),
    .D_S (  D_S [32]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R25  ),
    .SE_X (  qualified_scanen_wire_X25  ),
    .SE_C (  qualified_scanen_wire_C25  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [33]  ),
    .SI_R (  Q_R1 [33]  ),
    .SI_X (  Q_X1 [33]  ),
    .SI_C (  Q_C1 [33]  ),
    .SI_S (  Q_S [33]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [32]  ),
    .Q_R0 (  Q_R [32]  ),
    .Q_X0 (  Q_X [32]  ),
    .Q_C0 (  Q_C [32]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[33] ),
    .Q ( Q[32] ),
    .CP ( clk ),
    .D ( D[32] )
  );
  logic [0:0] clk_R26 ;
  logic [0:0] clk_X26 ;
  logic [0:0] clk_C26 ;
  logic [0:0] qualified_scanen_wire_R26 ;
  logic [0:0] qualified_scanen_wire_X26 ;
  logic [0:0] qualified_scanen_wire_C26 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[33].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R26  ),
    .CP_X (  clk_X26  ),
    .CP_C (  clk_C26  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [33]  ),
    .D_R (  D_R0 [33]  ),
    .D_X (  D_X0 [33]  ),
    .D_C (  D_C0 [33]  ),
    .D_S (  D_S [33]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R26  ),
    .SE_X (  qualified_scanen_wire_X26  ),
    .SE_C (  qualified_scanen_wire_C26  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [34]  ),
    .SI_R (  Q_R1 [34]  ),
    .SI_X (  Q_X1 [34]  ),
    .SI_C (  Q_C1 [34]  ),
    .SI_S (  Q_S [34]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [33]  ),
    .Q_R0 (  Q_R [33]  ),
    .Q_X0 (  Q_X [33]  ),
    .Q_C0 (  Q_C [33]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[34] ),
    .Q ( Q[33] ),
    .CP ( clk ),
    .D ( D[33] )
  );
  logic [0:0] clk_R27 ;
  logic [0:0] clk_X27 ;
  logic [0:0] clk_C27 ;
  logic [0:0] qualified_scanen_wire_R27 ;
  logic [0:0] qualified_scanen_wire_X27 ;
  logic [0:0] qualified_scanen_wire_C27 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[34].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R27  ),
    .CP_X (  clk_X27  ),
    .CP_C (  clk_C27  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [34]  ),
    .D_R (  D_R0 [34]  ),
    .D_X (  D_X0 [34]  ),
    .D_C (  D_C0 [34]  ),
    .D_S (  D_S [34]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R27  ),
    .SE_X (  qualified_scanen_wire_X27  ),
    .SE_C (  qualified_scanen_wire_C27  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [35]  ),
    .SI_R (  Q_R1 [35]  ),
    .SI_X (  Q_X1 [35]  ),
    .SI_C (  Q_C1 [35]  ),
    .SI_S (  Q_S [35]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [34]  ),
    .Q_R0 (  Q_R [34]  ),
    .Q_X0 (  Q_X [34]  ),
    .Q_C0 (  Q_C [34]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[35] ),
    .Q ( Q[34] ),
    .CP ( clk ),
    .D ( D[34] )
  );
  logic [0:0] clk_R28 ;
  logic [0:0] clk_X28 ;
  logic [0:0] clk_C28 ;
  logic [0:0] qualified_scanen_wire_R28 ;
  logic [0:0] qualified_scanen_wire_X28 ;
  logic [0:0] qualified_scanen_wire_C28 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[35].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R28  ),
    .CP_X (  clk_X28  ),
    .CP_C (  clk_C28  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [35]  ),
    .D_R (  D_R0 [35]  ),
    .D_X (  D_X0 [35]  ),
    .D_C (  D_C0 [35]  ),
    .D_S (  D_S [35]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R28  ),
    .SE_X (  qualified_scanen_wire_X28  ),
    .SE_C (  qualified_scanen_wire_C28  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [36]  ),
    .SI_R (  Q_R1 [36]  ),
    .SI_X (  Q_X1 [36]  ),
    .SI_C (  Q_C1 [36]  ),
    .SI_S (  Q_S [36]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [35]  ),
    .Q_R0 (  Q_R [35]  ),
    .Q_X0 (  Q_X [35]  ),
    .Q_C0 (  Q_C [35]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[36] ),
    .Q ( Q[35] ),
    .CP ( clk ),
    .D ( D[35] )
  );
  logic [0:0] clk_R29 ;
  logic [0:0] clk_X29 ;
  logic [0:0] clk_C29 ;
  logic [0:0] qualified_scanen_wire_R29 ;
  logic [0:0] qualified_scanen_wire_X29 ;
  logic [0:0] qualified_scanen_wire_C29 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[36].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R29  ),
    .CP_X (  clk_X29  ),
    .CP_C (  clk_C29  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [36]  ),
    .D_R (  D_R0 [36]  ),
    .D_X (  D_X0 [36]  ),
    .D_C (  D_C0 [36]  ),
    .D_S (  D_S [36]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R29  ),
    .SE_X (  qualified_scanen_wire_X29  ),
    .SE_C (  qualified_scanen_wire_C29  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [37]  ),
    .SI_R (  Q_R1 [37]  ),
    .SI_X (  Q_X1 [37]  ),
    .SI_C (  Q_C1 [37]  ),
    .SI_S (  Q_S [37]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [36]  ),
    .Q_R0 (  Q_R [36]  ),
    .Q_X0 (  Q_X [36]  ),
    .Q_C0 (  Q_C [36]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[37] ),
    .Q ( Q[36] ),
    .CP ( clk ),
    .D ( D[36] )
  );
  logic [0:0] clk_R30 ;
  logic [0:0] clk_X30 ;
  logic [0:0] clk_C30 ;
  logic [0:0] qualified_scanen_wire_R30 ;
  logic [0:0] qualified_scanen_wire_X30 ;
  logic [0:0] qualified_scanen_wire_C30 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[37].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R30  ),
    .CP_X (  clk_X30  ),
    .CP_C (  clk_C30  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [37]  ),
    .D_R (  D_R0 [37]  ),
    .D_X (  D_X0 [37]  ),
    .D_C (  D_C0 [37]  ),
    .D_S (  D_S [37]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R30  ),
    .SE_X (  qualified_scanen_wire_X30  ),
    .SE_C (  qualified_scanen_wire_C30  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [38]  ),
    .SI_R (  Q_R1 [38]  ),
    .SI_X (  Q_X1 [38]  ),
    .SI_C (  Q_C1 [38]  ),
    .SI_S (  Q_S [38]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [37]  ),
    .Q_R0 (  Q_R [37]  ),
    .Q_X0 (  Q_X [37]  ),
    .Q_C0 (  Q_C [37]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[38] ),
    .Q ( Q[37] ),
    .CP ( clk ),
    .D ( D[37] )
  );
  logic [0:0] clk_R31 ;
  logic [0:0] clk_X31 ;
  logic [0:0] clk_C31 ;
  logic [0:0] qualified_scanen_wire_R31 ;
  logic [0:0] qualified_scanen_wire_X31 ;
  logic [0:0] qualified_scanen_wire_C31 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[38].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R31  ),
    .CP_X (  clk_X31  ),
    .CP_C (  clk_C31  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [38]  ),
    .D_R (  D_R0 [38]  ),
    .D_X (  D_X0 [38]  ),
    .D_C (  D_C0 [38]  ),
    .D_S (  D_S [38]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R31  ),
    .SE_X (  qualified_scanen_wire_X31  ),
    .SE_C (  qualified_scanen_wire_C31  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [39]  ),
    .SI_R (  Q_R1 [39]  ),
    .SI_X (  Q_X1 [39]  ),
    .SI_C (  Q_C1 [39]  ),
    .SI_S (  Q_S [39]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [38]  ),
    .Q_R0 (  Q_R [38]  ),
    .Q_X0 (  Q_X [38]  ),
    .Q_C0 (  Q_C [38]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[39] ),
    .Q ( Q[38] ),
    .CP ( clk ),
    .D ( D[38] )
  );
  logic [0:0] clk_R32 ;
  logic [0:0] clk_X32 ;
  logic [0:0] clk_C32 ;
  logic [0:0] qualified_scanen_wire_R32 ;
  logic [0:0] qualified_scanen_wire_X32 ;
  logic [0:0] qualified_scanen_wire_C32 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[39].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R32  ),
    .CP_X (  clk_X32  ),
    .CP_C (  clk_C32  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [39]  ),
    .D_R (  D_R0 [39]  ),
    .D_X (  D_X0 [39]  ),
    .D_C (  D_C0 [39]  ),
    .D_S (  D_S [39]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R32  ),
    .SE_X (  qualified_scanen_wire_X32  ),
    .SE_C (  qualified_scanen_wire_C32  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [40]  ),
    .SI_R (  Q_R1 [40]  ),
    .SI_X (  Q_X1 [40]  ),
    .SI_C (  Q_C1 [40]  ),
    .SI_S (  Q_S [40]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [39]  ),
    .Q_R0 (  Q_R [39]  ),
    .Q_X0 (  Q_X [39]  ),
    .Q_C0 (  Q_C [39]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[40] ),
    .Q ( Q[39] ),
    .CP ( clk ),
    .D ( D[39] )
  );
  logic [0:0] clk_R33 ;
  logic [0:0] clk_X33 ;
  logic [0:0] clk_C33 ;
  logic [0:0] qualified_scanen_wire_R33 ;
  logic [0:0] qualified_scanen_wire_X33 ;
  logic [0:0] qualified_scanen_wire_C33 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[3].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R33  ),
    .CP_X (  clk_X33  ),
    .CP_C (  clk_C33  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [3]  ),
    .D_R (  D_R0 [3]  ),
    .D_X (  D_X0 [3]  ),
    .D_C (  D_C0 [3]  ),
    .D_S (  D_S [3]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R33  ),
    .SE_X (  qualified_scanen_wire_X33  ),
    .SE_C (  qualified_scanen_wire_C33  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [4]  ),
    .SI_R (  Q_R1 [4]  ),
    .SI_X (  Q_X1 [4]  ),
    .SI_C (  Q_C1 [4]  ),
    .SI_S (  Q_S [4]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [3]  ),
    .Q_R0 (  Q_R [3]  ),
    .Q_X0 (  Q_X [3]  ),
    .Q_C0 (  Q_C [3]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[4] ),
    .Q ( Q[3] ),
    .CP ( clk ),
    .D ( D[3] )
  );
  logic [0:0] clk_R34 ;
  logic [0:0] clk_X34 ;
  logic [0:0] clk_C34 ;
  logic [0:0] qualified_scanen_wire_R34 ;
  logic [0:0] qualified_scanen_wire_X34 ;
  logic [0:0] qualified_scanen_wire_C34 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[40].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R34  ),
    .CP_X (  clk_X34  ),
    .CP_C (  clk_C34  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [40]  ),
    .D_R (  D_R0 [40]  ),
    .D_X (  D_X0 [40]  ),
    .D_C (  D_C0 [40]  ),
    .D_S (  D_S [40]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R34  ),
    .SE_X (  qualified_scanen_wire_X34  ),
    .SE_C (  qualified_scanen_wire_C34  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [41]  ),
    .SI_R (  Q_R1 [41]  ),
    .SI_X (  Q_X1 [41]  ),
    .SI_C (  Q_C1 [41]  ),
    .SI_S (  Q_S [41]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [40]  ),
    .Q_R0 (  Q_R [40]  ),
    .Q_X0 (  Q_X [40]  ),
    .Q_C0 (  Q_C [40]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[41] ),
    .Q ( Q[40] ),
    .CP ( clk ),
    .D ( D[40] )
  );
  logic [0:0] clk_R35 ;
  logic [0:0] clk_X35 ;
  logic [0:0] clk_C35 ;
  logic [0:0] qualified_scanen_wire_R35 ;
  logic [0:0] qualified_scanen_wire_X35 ;
  logic [0:0] qualified_scanen_wire_C35 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[41].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R35  ),
    .CP_X (  clk_X35  ),
    .CP_C (  clk_C35  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [41]  ),
    .D_R (  D_R0 [41]  ),
    .D_X (  D_X0 [41]  ),
    .D_C (  D_C0 [41]  ),
    .D_S (  D_S [41]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R35  ),
    .SE_X (  qualified_scanen_wire_X35  ),
    .SE_C (  qualified_scanen_wire_C35  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [42]  ),
    .SI_R (  Q_R1 [42]  ),
    .SI_X (  Q_X1 [42]  ),
    .SI_C (  Q_C1 [42]  ),
    .SI_S (  Q_S [42]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [41]  ),
    .Q_R0 (  Q_R [41]  ),
    .Q_X0 (  Q_X [41]  ),
    .Q_C0 (  Q_C [41]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[42] ),
    .Q ( Q[41] ),
    .CP ( clk ),
    .D ( D[41] )
  );
  logic [0:0] clk_R36 ;
  logic [0:0] clk_X36 ;
  logic [0:0] clk_C36 ;
  logic [0:0] qualified_scanen_wire_R36 ;
  logic [0:0] qualified_scanen_wire_X36 ;
  logic [0:0] qualified_scanen_wire_C36 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[42].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R36  ),
    .CP_X (  clk_X36  ),
    .CP_C (  clk_C36  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [42]  ),
    .D_R (  D_R0 [42]  ),
    .D_X (  D_X0 [42]  ),
    .D_C (  D_C0 [42]  ),
    .D_S (  D_S [42]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R36  ),
    .SE_X (  qualified_scanen_wire_X36  ),
    .SE_C (  qualified_scanen_wire_C36  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [43]  ),
    .SI_R (  Q_R1 [43]  ),
    .SI_X (  Q_X1 [43]  ),
    .SI_C (  Q_C1 [43]  ),
    .SI_S (  Q_S [43]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [42]  ),
    .Q_R0 (  Q_R [42]  ),
    .Q_X0 (  Q_X [42]  ),
    .Q_C0 (  Q_C [42]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[43] ),
    .Q ( Q[42] ),
    .CP ( clk ),
    .D ( D[42] )
  );
  logic [0:0] clk_R37 ;
  logic [0:0] clk_X37 ;
  logic [0:0] clk_C37 ;
  logic [0:0] qualified_scanen_wire_R37 ;
  logic [0:0] qualified_scanen_wire_X37 ;
  logic [0:0] qualified_scanen_wire_C37 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[43].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R37  ),
    .CP_X (  clk_X37  ),
    .CP_C (  clk_C37  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [43]  ),
    .D_R (  D_R0 [43]  ),
    .D_X (  D_X0 [43]  ),
    .D_C (  D_C0 [43]  ),
    .D_S (  D_S [43]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R37  ),
    .SE_X (  qualified_scanen_wire_X37  ),
    .SE_C (  qualified_scanen_wire_C37  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [44]  ),
    .SI_R (  Q_R1 [44]  ),
    .SI_X (  Q_X1 [44]  ),
    .SI_C (  Q_C1 [44]  ),
    .SI_S (  Q_S [44]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [43]  ),
    .Q_R0 (  Q_R [43]  ),
    .Q_X0 (  Q_X [43]  ),
    .Q_C0 (  Q_C [43]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[44] ),
    .Q ( Q[43] ),
    .CP ( clk ),
    .D ( D[43] )
  );
  logic [0:0] clk_R38 ;
  logic [0:0] clk_X38 ;
  logic [0:0] clk_C38 ;
  logic [0:0] qualified_scanen_wire_R38 ;
  logic [0:0] qualified_scanen_wire_X38 ;
  logic [0:0] qualified_scanen_wire_C38 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[44].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R38  ),
    .CP_X (  clk_X38  ),
    .CP_C (  clk_C38  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [44]  ),
    .D_R (  D_R0 [44]  ),
    .D_X (  D_X0 [44]  ),
    .D_C (  D_C0 [44]  ),
    .D_S (  D_S [44]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R38  ),
    .SE_X (  qualified_scanen_wire_X38  ),
    .SE_C (  qualified_scanen_wire_C38  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [45]  ),
    .SI_R (  Q_R1 [45]  ),
    .SI_X (  Q_X1 [45]  ),
    .SI_C (  Q_C1 [45]  ),
    .SI_S (  Q_S [45]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [44]  ),
    .Q_R0 (  Q_R [44]  ),
    .Q_X0 (  Q_X [44]  ),
    .Q_C0 (  Q_C [44]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[45] ),
    .Q ( Q[44] ),
    .CP ( clk ),
    .D ( D[44] )
  );
  logic [0:0] clk_R39 ;
  logic [0:0] clk_X39 ;
  logic [0:0] clk_C39 ;
  logic [0:0] qualified_scanen_wire_R39 ;
  logic [0:0] qualified_scanen_wire_X39 ;
  logic [0:0] qualified_scanen_wire_C39 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[45].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R39  ),
    .CP_X (  clk_X39  ),
    .CP_C (  clk_C39  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [45]  ),
    .D_R (  D_R0 [45]  ),
    .D_X (  D_X0 [45]  ),
    .D_C (  D_C0 [45]  ),
    .D_S (  D_S [45]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R39  ),
    .SE_X (  qualified_scanen_wire_X39  ),
    .SE_C (  qualified_scanen_wire_C39  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [46]  ),
    .SI_R (  Q_R1 [46]  ),
    .SI_X (  Q_X1 [46]  ),
    .SI_C (  Q_C1 [46]  ),
    .SI_S (  Q_S [46]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [45]  ),
    .Q_R0 (  Q_R [45]  ),
    .Q_X0 (  Q_X [45]  ),
    .Q_C0 (  Q_C [45]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[46] ),
    .Q ( Q[45] ),
    .CP ( clk ),
    .D ( D[45] )
  );
  logic [0:0] clk_R40 ;
  logic [0:0] clk_X40 ;
  logic [0:0] clk_C40 ;
  logic [0:0] qualified_scanen_wire_R40 ;
  logic [0:0] qualified_scanen_wire_X40 ;
  logic [0:0] qualified_scanen_wire_C40 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[46].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R40  ),
    .CP_X (  clk_X40  ),
    .CP_C (  clk_C40  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [46]  ),
    .D_R (  D_R0 [46]  ),
    .D_X (  D_X0 [46]  ),
    .D_C (  D_C0 [46]  ),
    .D_S (  D_S [46]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R40  ),
    .SE_X (  qualified_scanen_wire_X40  ),
    .SE_C (  qualified_scanen_wire_C40  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [47]  ),
    .SI_R (  Q_R1 [47]  ),
    .SI_X (  Q_X1 [47]  ),
    .SI_C (  Q_C1 [47]  ),
    .SI_S (  Q_S [47]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [46]  ),
    .Q_R0 (  Q_R [46]  ),
    .Q_X0 (  Q_X [46]  ),
    .Q_C0 (  Q_C [46]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[47] ),
    .Q ( Q[46] ),
    .CP ( clk ),
    .D ( D[46] )
  );
  logic [0:0] clk_R41 ;
  logic [0:0] clk_X41 ;
  logic [0:0] clk_C41 ;
  logic [0:0] qualified_scanen_wire_R41 ;
  logic [0:0] qualified_scanen_wire_X41 ;
  logic [0:0] qualified_scanen_wire_C41 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[47].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R41  ),
    .CP_X (  clk_X41  ),
    .CP_C (  clk_C41  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [47]  ),
    .D_R (  D_R0 [47]  ),
    .D_X (  D_X0 [47]  ),
    .D_C (  D_C0 [47]  ),
    .D_S (  D_S [47]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R41  ),
    .SE_X (  qualified_scanen_wire_X41  ),
    .SE_C (  qualified_scanen_wire_C41  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [48]  ),
    .SI_R (  Q_R1 [48]  ),
    .SI_X (  Q_X1 [48]  ),
    .SI_C (  Q_C1 [48]  ),
    .SI_S (  Q_S [48]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [47]  ),
    .Q_R0 (  Q_R [47]  ),
    .Q_X0 (  Q_X [47]  ),
    .Q_C0 (  Q_C [47]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[48] ),
    .Q ( Q[47] ),
    .CP ( clk ),
    .D ( D[47] )
  );
  logic [0:0] clk_R42 ;
  logic [0:0] clk_X42 ;
  logic [0:0] clk_C42 ;
  logic [0:0] qualified_scanen_wire_R42 ;
  logic [0:0] qualified_scanen_wire_X42 ;
  logic [0:0] qualified_scanen_wire_C42 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[48].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R42  ),
    .CP_X (  clk_X42  ),
    .CP_C (  clk_C42  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [48]  ),
    .D_R (  D_R0 [48]  ),
    .D_X (  D_X0 [48]  ),
    .D_C (  D_C0 [48]  ),
    .D_S (  D_S [48]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R42  ),
    .SE_X (  qualified_scanen_wire_X42  ),
    .SE_C (  qualified_scanen_wire_C42  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [49]  ),
    .SI_R (  Q_R1 [49]  ),
    .SI_X (  Q_X1 [49]  ),
    .SI_C (  Q_C1 [49]  ),
    .SI_S (  Q_S [49]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [48]  ),
    .Q_R0 (  Q_R [48]  ),
    .Q_X0 (  Q_X [48]  ),
    .Q_C0 (  Q_C [48]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[49] ),
    .Q ( Q[48] ),
    .CP ( clk ),
    .D ( D[48] )
  );
  logic [0:0] clk_R43 ;
  logic [0:0] clk_X43 ;
  logic [0:0] clk_C43 ;
  logic [0:0] qualified_scanen_wire_R43 ;
  logic [0:0] qualified_scanen_wire_X43 ;
  logic [0:0] qualified_scanen_wire_C43 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[49].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R43  ),
    .CP_X (  clk_X43  ),
    .CP_C (  clk_C43  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [49]  ),
    .D_R (  D_R0 [49]  ),
    .D_X (  D_X0 [49]  ),
    .D_C (  D_C0 [49]  ),
    .D_S (  D_S [49]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R43  ),
    .SE_X (  qualified_scanen_wire_X43  ),
    .SE_C (  qualified_scanen_wire_C43  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [50]  ),
    .SI_R (  Q_R1 [50]  ),
    .SI_X (  Q_X1 [50]  ),
    .SI_C (  Q_C1 [50]  ),
    .SI_S (  Q_S [50]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [49]  ),
    .Q_R0 (  Q_R [49]  ),
    .Q_X0 (  Q_X [49]  ),
    .Q_C0 (  Q_C [49]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[50] ),
    .Q ( Q[49] ),
    .CP ( clk ),
    .D ( D[49] )
  );
  logic [0:0] clk_R44 ;
  logic [0:0] clk_X44 ;
  logic [0:0] clk_C44 ;
  logic [0:0] qualified_scanen_wire_R44 ;
  logic [0:0] qualified_scanen_wire_X44 ;
  logic [0:0] qualified_scanen_wire_C44 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[4].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R44  ),
    .CP_X (  clk_X44  ),
    .CP_C (  clk_C44  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [4]  ),
    .D_R (  D_R0 [4]  ),
    .D_X (  D_X0 [4]  ),
    .D_C (  D_C0 [4]  ),
    .D_S (  D_S [4]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R44  ),
    .SE_X (  qualified_scanen_wire_X44  ),
    .SE_C (  qualified_scanen_wire_C44  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [5]  ),
    .SI_R (  Q_R1 [5]  ),
    .SI_X (  Q_X1 [5]  ),
    .SI_C (  Q_C1 [5]  ),
    .SI_S (  Q_S [5]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [4]  ),
    .Q_R0 (  Q_R [4]  ),
    .Q_X0 (  Q_X [4]  ),
    .Q_C0 (  Q_C [4]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[5] ),
    .Q ( Q[4] ),
    .CP ( clk ),
    .D ( D[4] )
  );
  logic [0:0] clk_R45 ;
  logic [0:0] clk_X45 ;
  logic [0:0] clk_C45 ;
  logic [0:0] qualified_scanen_wire_R45 ;
  logic [0:0] qualified_scanen_wire_X45 ;
  logic [0:0] qualified_scanen_wire_C45 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[50].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R45  ),
    .CP_X (  clk_X45  ),
    .CP_C (  clk_C45  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [50]  ),
    .D_R (  D_R0 [50]  ),
    .D_X (  D_X0 [50]  ),
    .D_C (  D_C0 [50]  ),
    .D_S (  D_S [50]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R45  ),
    .SE_X (  qualified_scanen_wire_X45  ),
    .SE_C (  qualified_scanen_wire_C45  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [51]  ),
    .SI_R (  Q_R1 [51]  ),
    .SI_X (  Q_X1 [51]  ),
    .SI_C (  Q_C1 [51]  ),
    .SI_S (  Q_S [51]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [50]  ),
    .Q_R0 (  Q_R [50]  ),
    .Q_X0 (  Q_X [50]  ),
    .Q_C0 (  Q_C [50]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[51] ),
    .Q ( Q[50] ),
    .CP ( clk ),
    .D ( D[50] )
  );
  logic [0:0] clk_R46 ;
  logic [0:0] clk_X46 ;
  logic [0:0] clk_C46 ;
  logic [0:0] qualified_scanen_wire_R46 ;
  logic [0:0] qualified_scanen_wire_X46 ;
  logic [0:0] qualified_scanen_wire_C46 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[51].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R46  ),
    .CP_X (  clk_X46  ),
    .CP_C (  clk_C46  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [51]  ),
    .D_R (  D_R0 [51]  ),
    .D_X (  D_X0 [51]  ),
    .D_C (  D_C0 [51]  ),
    .D_S (  D_S [51]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R46  ),
    .SE_X (  qualified_scanen_wire_X46  ),
    .SE_C (  qualified_scanen_wire_C46  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [52]  ),
    .SI_R (  Q_R1 [52]  ),
    .SI_X (  Q_X1 [52]  ),
    .SI_C (  Q_C1 [52]  ),
    .SI_S (  Q_S [52]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [51]  ),
    .Q_R0 (  Q_R [51]  ),
    .Q_X0 (  Q_X [51]  ),
    .Q_C0 (  Q_C [51]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[52] ),
    .Q ( Q[51] ),
    .CP ( clk ),
    .D ( D[51] )
  );
  logic [0:0] clk_R47 ;
  logic [0:0] clk_X47 ;
  logic [0:0] clk_C47 ;
  logic [0:0] qualified_scanen_wire_R47 ;
  logic [0:0] qualified_scanen_wire_X47 ;
  logic [0:0] qualified_scanen_wire_C47 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[52].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R47  ),
    .CP_X (  clk_X47  ),
    .CP_C (  clk_C47  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [52]  ),
    .D_R (  D_R0 [52]  ),
    .D_X (  D_X0 [52]  ),
    .D_C (  D_C0 [52]  ),
    .D_S (  D_S [52]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R47  ),
    .SE_X (  qualified_scanen_wire_X47  ),
    .SE_C (  qualified_scanen_wire_C47  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [53]  ),
    .SI_R (  Q_R1 [53]  ),
    .SI_X (  Q_X1 [53]  ),
    .SI_C (  Q_C1 [53]  ),
    .SI_S (  Q_S [53]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [52]  ),
    .Q_R0 (  Q_R [52]  ),
    .Q_X0 (  Q_X [52]  ),
    .Q_C0 (  Q_C [52]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[53] ),
    .Q ( Q[52] ),
    .CP ( clk ),
    .D ( D[52] )
  );
  logic [0:0] clk_R48 ;
  logic [0:0] clk_X48 ;
  logic [0:0] clk_C48 ;
  logic [0:0] qualified_scanen_wire_R48 ;
  logic [0:0] qualified_scanen_wire_X48 ;
  logic [0:0] qualified_scanen_wire_C48 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[53].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R48  ),
    .CP_X (  clk_X48  ),
    .CP_C (  clk_C48  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [53]  ),
    .D_R (  D_R0 [53]  ),
    .D_X (  D_X0 [53]  ),
    .D_C (  D_C0 [53]  ),
    .D_S (  D_S [53]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R48  ),
    .SE_X (  qualified_scanen_wire_X48  ),
    .SE_C (  qualified_scanen_wire_C48  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [54]  ),
    .SI_R (  Q_R1 [54]  ),
    .SI_X (  Q_X1 [54]  ),
    .SI_C (  Q_C1 [54]  ),
    .SI_S (  Q_S [54]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [53]  ),
    .Q_R0 (  Q_R [53]  ),
    .Q_X0 (  Q_X [53]  ),
    .Q_C0 (  Q_C [53]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[54] ),
    .Q ( Q[53] ),
    .CP ( clk ),
    .D ( D[53] )
  );
  logic [0:0] clk_R49 ;
  logic [0:0] clk_X49 ;
  logic [0:0] clk_C49 ;
  logic [0:0] qualified_scanen_wire_R49 ;
  logic [0:0] qualified_scanen_wire_X49 ;
  logic [0:0] qualified_scanen_wire_C49 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[54].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R49  ),
    .CP_X (  clk_X49  ),
    .CP_C (  clk_C49  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [54]  ),
    .D_R (  D_R0 [54]  ),
    .D_X (  D_X0 [54]  ),
    .D_C (  D_C0 [54]  ),
    .D_S (  D_S [54]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R49  ),
    .SE_X (  qualified_scanen_wire_X49  ),
    .SE_C (  qualified_scanen_wire_C49  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [55]  ),
    .SI_R (  Q_R1 [55]  ),
    .SI_X (  Q_X1 [55]  ),
    .SI_C (  Q_C1 [55]  ),
    .SI_S (  Q_S [55]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [54]  ),
    .Q_R0 (  Q_R [54]  ),
    .Q_X0 (  Q_X [54]  ),
    .Q_C0 (  Q_C [54]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[55] ),
    .Q ( Q[54] ),
    .CP ( clk ),
    .D ( D[54] )
  );
  logic [0:0] clk_R50 ;
  logic [0:0] clk_X50 ;
  logic [0:0] clk_C50 ;
  logic [0:0] qualified_scanen_wire_R50 ;
  logic [0:0] qualified_scanen_wire_X50 ;
  logic [0:0] qualified_scanen_wire_C50 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[55].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R50  ),
    .CP_X (  clk_X50  ),
    .CP_C (  clk_C50  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [55]  ),
    .D_R (  D_R0 [55]  ),
    .D_X (  D_X0 [55]  ),
    .D_C (  D_C0 [55]  ),
    .D_S (  D_S [55]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R50  ),
    .SE_X (  qualified_scanen_wire_X50  ),
    .SE_C (  qualified_scanen_wire_C50  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [56]  ),
    .SI_R (  Q_R1 [56]  ),
    .SI_X (  Q_X1 [56]  ),
    .SI_C (  Q_C1 [56]  ),
    .SI_S (  Q_S [56]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [55]  ),
    .Q_R0 (  Q_R [55]  ),
    .Q_X0 (  Q_X [55]  ),
    .Q_C0 (  Q_C [55]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[56] ),
    .Q ( Q[55] ),
    .CP ( clk ),
    .D ( D[55] )
  );
  logic [0:0] clk_R51 ;
  logic [0:0] clk_X51 ;
  logic [0:0] clk_C51 ;
  logic [0:0] qualified_scanen_wire_R51 ;
  logic [0:0] qualified_scanen_wire_X51 ;
  logic [0:0] qualified_scanen_wire_C51 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[56].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R51  ),
    .CP_X (  clk_X51  ),
    .CP_C (  clk_C51  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [56]  ),
    .D_R (  D_R0 [56]  ),
    .D_X (  D_X0 [56]  ),
    .D_C (  D_C0 [56]  ),
    .D_S (  D_S [56]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R51  ),
    .SE_X (  qualified_scanen_wire_X51  ),
    .SE_C (  qualified_scanen_wire_C51  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [57]  ),
    .SI_R (  Q_R1 [57]  ),
    .SI_X (  Q_X1 [57]  ),
    .SI_C (  Q_C1 [57]  ),
    .SI_S (  Q_S [57]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [56]  ),
    .Q_R0 (  Q_R [56]  ),
    .Q_X0 (  Q_X [56]  ),
    .Q_C0 (  Q_C [56]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[57] ),
    .Q ( Q[56] ),
    .CP ( clk ),
    .D ( D[56] )
  );
  logic [0:0] clk_R52 ;
  logic [0:0] clk_X52 ;
  logic [0:0] clk_C52 ;
  logic [0:0] qualified_scanen_wire_R52 ;
  logic [0:0] qualified_scanen_wire_X52 ;
  logic [0:0] qualified_scanen_wire_C52 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[57].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R52  ),
    .CP_X (  clk_X52  ),
    .CP_C (  clk_C52  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [57]  ),
    .D_R (  D_R0 [57]  ),
    .D_X (  D_X0 [57]  ),
    .D_C (  D_C0 [57]  ),
    .D_S (  D_S [57]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R52  ),
    .SE_X (  qualified_scanen_wire_X52  ),
    .SE_C (  qualified_scanen_wire_C52  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [58]  ),
    .SI_R (  Q_R1 [58]  ),
    .SI_X (  Q_X1 [58]  ),
    .SI_C (  Q_C1 [58]  ),
    .SI_S (  Q_S [58]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [57]  ),
    .Q_R0 (  Q_R [57]  ),
    .Q_X0 (  Q_X [57]  ),
    .Q_C0 (  Q_C [57]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[58] ),
    .Q ( Q[57] ),
    .CP ( clk ),
    .D ( D[57] )
  );
  logic [0:0] clk_R53 ;
  logic [0:0] clk_X53 ;
  logic [0:0] clk_C53 ;
  logic [0:0] qualified_scanen_wire_R53 ;
  logic [0:0] qualified_scanen_wire_X53 ;
  logic [0:0] qualified_scanen_wire_C53 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[58].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R53  ),
    .CP_X (  clk_X53  ),
    .CP_C (  clk_C53  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [58]  ),
    .D_R (  D_R0 [58]  ),
    .D_X (  D_X0 [58]  ),
    .D_C (  D_C0 [58]  ),
    .D_S (  D_S [58]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R53  ),
    .SE_X (  qualified_scanen_wire_X53  ),
    .SE_C (  qualified_scanen_wire_C53  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [59]  ),
    .SI_R (  Q_R1 [59]  ),
    .SI_X (  Q_X1 [59]  ),
    .SI_C (  Q_C1 [59]  ),
    .SI_S (  Q_S [59]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [58]  ),
    .Q_R0 (  Q_R [58]  ),
    .Q_X0 (  Q_X [58]  ),
    .Q_C0 (  Q_C [58]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[59] ),
    .Q ( Q[58] ),
    .CP ( clk ),
    .D ( D[58] )
  );
  logic [0:0] clk_R54 ;
  logic [0:0] clk_X54 ;
  logic [0:0] clk_C54 ;
  logic [0:0] qualified_scanen_wire_R54 ;
  logic [0:0] qualified_scanen_wire_X54 ;
  logic [0:0] qualified_scanen_wire_C54 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[59].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R54  ),
    .CP_X (  clk_X54  ),
    .CP_C (  clk_C54  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [59]  ),
    .D_R (  D_R0 [59]  ),
    .D_X (  D_X0 [59]  ),
    .D_C (  D_C0 [59]  ),
    .D_S (  D_S [59]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R54  ),
    .SE_X (  qualified_scanen_wire_X54  ),
    .SE_C (  qualified_scanen_wire_C54  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [60]  ),
    .SI_R (  Q_R1 [60]  ),
    .SI_X (  Q_X1 [60]  ),
    .SI_C (  Q_C1 [60]  ),
    .SI_S (  Q_S [60]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [59]  ),
    .Q_R0 (  Q_R [59]  ),
    .Q_X0 (  Q_X [59]  ),
    .Q_C0 (  Q_C [59]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[60] ),
    .Q ( Q[59] ),
    .CP ( clk ),
    .D ( D[59] )
  );
  logic [0:0] clk_R55 ;
  logic [0:0] clk_X55 ;
  logic [0:0] clk_C55 ;
  logic [0:0] qualified_scanen_wire_R55 ;
  logic [0:0] qualified_scanen_wire_X55 ;
  logic [0:0] qualified_scanen_wire_C55 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[5].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R55  ),
    .CP_X (  clk_X55  ),
    .CP_C (  clk_C55  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [5]  ),
    .D_R (  D_R0 [5]  ),
    .D_X (  D_X0 [5]  ),
    .D_C (  D_C0 [5]  ),
    .D_S (  D_S [5]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R55  ),
    .SE_X (  qualified_scanen_wire_X55  ),
    .SE_C (  qualified_scanen_wire_C55  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [6]  ),
    .SI_R (  Q_R1 [6]  ),
    .SI_X (  Q_X1 [6]  ),
    .SI_C (  Q_C1 [6]  ),
    .SI_S (  Q_S [6]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [5]  ),
    .Q_R0 (  Q_R [5]  ),
    .Q_X0 (  Q_X [5]  ),
    .Q_C0 (  Q_C [5]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[6] ),
    .Q ( Q[5] ),
    .CP ( clk ),
    .D ( D[5] )
  );
  logic [0:0] clk_R56 ;
  logic [0:0] clk_X56 ;
  logic [0:0] clk_C56 ;
  logic [0:0] qualified_scanen_wire_R56 ;
  logic [0:0] qualified_scanen_wire_X56 ;
  logic [0:0] qualified_scanen_wire_C56 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[60].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R56  ),
    .CP_X (  clk_X56  ),
    .CP_C (  clk_C56  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [60]  ),
    .D_R (  D_R0 [60]  ),
    .D_X (  D_X0 [60]  ),
    .D_C (  D_C0 [60]  ),
    .D_S (  D_S [60]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R56  ),
    .SE_X (  qualified_scanen_wire_X56  ),
    .SE_C (  qualified_scanen_wire_C56  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [61]  ),
    .SI_R (  Q_R1 [61]  ),
    .SI_X (  Q_X1 [61]  ),
    .SI_C (  Q_C1 [61]  ),
    .SI_S (  Q_S [61]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [60]  ),
    .Q_R0 (  Q_R [60]  ),
    .Q_X0 (  Q_X [60]  ),
    .Q_C0 (  Q_C [60]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[61] ),
    .Q ( Q[60] ),
    .CP ( clk ),
    .D ( D[60] )
  );
  logic [0:0] clk_R57 ;
  logic [0:0] clk_X57 ;
  logic [0:0] clk_C57 ;
  logic [0:0] qualified_scanen_wire_R57 ;
  logic [0:0] qualified_scanen_wire_X57 ;
  logic [0:0] qualified_scanen_wire_C57 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[61].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R57  ),
    .CP_X (  clk_X57  ),
    .CP_C (  clk_C57  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [61]  ),
    .D_R (  D_R0 [61]  ),
    .D_X (  D_X0 [61]  ),
    .D_C (  D_C0 [61]  ),
    .D_S (  D_S [61]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R57  ),
    .SE_X (  qualified_scanen_wire_X57  ),
    .SE_C (  qualified_scanen_wire_C57  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [62]  ),
    .SI_R (  Q_R1 [62]  ),
    .SI_X (  Q_X1 [62]  ),
    .SI_C (  Q_C1 [62]  ),
    .SI_S (  Q_S [62]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [61]  ),
    .Q_R0 (  Q_R [61]  ),
    .Q_X0 (  Q_X [61]  ),
    .Q_C0 (  Q_C [61]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[62] ),
    .Q ( Q[61] ),
    .CP ( clk ),
    .D ( D[61] )
  );
  logic [0:0] clk_R58 ;
  logic [0:0] clk_X58 ;
  logic [0:0] clk_C58 ;
  logic [0:0] qualified_scanen_wire_R58 ;
  logic [0:0] qualified_scanen_wire_X58 ;
  logic [0:0] qualified_scanen_wire_C58 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[62].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R58  ),
    .CP_X (  clk_X58  ),
    .CP_C (  clk_C58  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [62]  ),
    .D_R (  D_R0 [62]  ),
    .D_X (  D_X0 [62]  ),
    .D_C (  D_C0 [62]  ),
    .D_S (  D_S [62]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R58  ),
    .SE_X (  qualified_scanen_wire_X58  ),
    .SE_C (  qualified_scanen_wire_C58  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [63]  ),
    .SI_R (  Q_R1 [63]  ),
    .SI_X (  Q_X1 [63]  ),
    .SI_C (  Q_C1 [63]  ),
    .SI_S (  Q_S [63]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [62]  ),
    .Q_R0 (  Q_R [62]  ),
    .Q_X0 (  Q_X [62]  ),
    .Q_C0 (  Q_C [62]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[63] ),
    .Q ( Q[62] ),
    .CP ( clk ),
    .D ( D[62] )
  );
  logic [0:0] clk_R59 ;
  logic [0:0] clk_X59 ;
  logic [0:0] clk_C59 ;
  logic [0:0] qualified_scanen_wire_R59 ;
  logic [0:0] qualified_scanen_wire_X59 ;
  logic [0:0] qualified_scanen_wire_C59 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[63].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R59  ),
    .CP_X (  clk_X59  ),
    .CP_C (  clk_C59  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [63]  ),
    .D_R (  D_R0 [63]  ),
    .D_X (  D_X0 [63]  ),
    .D_C (  D_C0 [63]  ),
    .D_S (  D_S [63]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R59  ),
    .SE_X (  qualified_scanen_wire_X59  ),
    .SE_C (  qualified_scanen_wire_C59  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [64]  ),
    .SI_R (  Q_R1 [64]  ),
    .SI_X (  Q_X1 [64]  ),
    .SI_C (  Q_C1 [64]  ),
    .SI_S (  Q_S [64]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [63]  ),
    .Q_R0 (  Q_R [63]  ),
    .Q_X0 (  Q_X [63]  ),
    .Q_C0 (  Q_C [63]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[64] ),
    .Q ( Q[63] ),
    .CP ( clk ),
    .D ( D[63] )
  );
  logic [0:0] clk_R60 ;
  logic [0:0] clk_X60 ;
  logic [0:0] clk_C60 ;
  logic [0:0] qualified_scanen_wire_R60 ;
  logic [0:0] qualified_scanen_wire_X60 ;
  logic [0:0] qualified_scanen_wire_C60 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[64].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R60  ),
    .CP_X (  clk_X60  ),
    .CP_C (  clk_C60  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [64]  ),
    .D_R (  D_R0 [64]  ),
    .D_X (  D_X0 [64]  ),
    .D_C (  D_C0 [64]  ),
    .D_S (  D_S [64]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R60  ),
    .SE_X (  qualified_scanen_wire_X60  ),
    .SE_C (  qualified_scanen_wire_C60  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [65]  ),
    .SI_R (  Q_R1 [65]  ),
    .SI_X (  Q_X1 [65]  ),
    .SI_C (  Q_C1 [65]  ),
    .SI_S (  Q_S [65]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [64]  ),
    .Q_R0 (  Q_R [64]  ),
    .Q_X0 (  Q_X [64]  ),
    .Q_C0 (  Q_C [64]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[65] ),
    .Q ( Q[64] ),
    .CP ( clk ),
    .D ( D[64] )
  );
  logic [0:0] clk_R61 ;
  logic [0:0] clk_X61 ;
  logic [0:0] clk_C61 ;
  logic [0:0] qualified_scanen_wire_R61 ;
  logic [0:0] qualified_scanen_wire_X61 ;
  logic [0:0] qualified_scanen_wire_C61 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[65].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R61  ),
    .CP_X (  clk_X61  ),
    .CP_C (  clk_C61  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [65]  ),
    .D_R (  D_R0 [65]  ),
    .D_X (  D_X0 [65]  ),
    .D_C (  D_C0 [65]  ),
    .D_S (  D_S [65]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R61  ),
    .SE_X (  qualified_scanen_wire_X61  ),
    .SE_C (  qualified_scanen_wire_C61  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [66]  ),
    .SI_R (  Q_R1 [66]  ),
    .SI_X (  Q_X1 [66]  ),
    .SI_C (  Q_C1 [66]  ),
    .SI_S (  Q_S [66]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [65]  ),
    .Q_R0 (  Q_R [65]  ),
    .Q_X0 (  Q_X [65]  ),
    .Q_C0 (  Q_C [65]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[66] ),
    .Q ( Q[65] ),
    .CP ( clk ),
    .D ( D[65] )
  );
  logic [0:0] clk_R62 ;
  logic [0:0] clk_X62 ;
  logic [0:0] clk_C62 ;
  logic [0:0] qualified_scanen_wire_R62 ;
  logic [0:0] qualified_scanen_wire_X62 ;
  logic [0:0] qualified_scanen_wire_C62 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[66].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R62  ),
    .CP_X (  clk_X62  ),
    .CP_C (  clk_C62  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [66]  ),
    .D_R (  D_R0 [66]  ),
    .D_X (  D_X0 [66]  ),
    .D_C (  D_C0 [66]  ),
    .D_S (  D_S [66]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R62  ),
    .SE_X (  qualified_scanen_wire_X62  ),
    .SE_C (  qualified_scanen_wire_C62  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [67]  ),
    .SI_R (  Q_R1 [67]  ),
    .SI_X (  Q_X1 [67]  ),
    .SI_C (  Q_C1 [67]  ),
    .SI_S (  Q_S [67]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [66]  ),
    .Q_R0 (  Q_R [66]  ),
    .Q_X0 (  Q_X [66]  ),
    .Q_C0 (  Q_C [66]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[67] ),
    .Q ( Q[66] ),
    .CP ( clk ),
    .D ( D[66] )
  );
  logic [0:0] clk_R63 ;
  logic [0:0] clk_X63 ;
  logic [0:0] clk_C63 ;
  logic [0:0] qualified_scanen_wire_R63 ;
  logic [0:0] qualified_scanen_wire_X63 ;
  logic [0:0] qualified_scanen_wire_C63 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[67].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R63  ),
    .CP_X (  clk_X63  ),
    .CP_C (  clk_C63  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [67]  ),
    .D_R (  D_R0 [67]  ),
    .D_X (  D_X0 [67]  ),
    .D_C (  D_C0 [67]  ),
    .D_S (  D_S [67]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R63  ),
    .SE_X (  qualified_scanen_wire_X63  ),
    .SE_C (  qualified_scanen_wire_C63  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [68]  ),
    .SI_R (  Q_R1 [68]  ),
    .SI_X (  Q_X1 [68]  ),
    .SI_C (  Q_C1 [68]  ),
    .SI_S (  Q_S [68]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [67]  ),
    .Q_R0 (  Q_R [67]  ),
    .Q_X0 (  Q_X [67]  ),
    .Q_C0 (  Q_C [67]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[68] ),
    .Q ( Q[67] ),
    .CP ( clk ),
    .D ( D[67] )
  );
  logic [0:0] clk_R64 ;
  logic [0:0] clk_X64 ;
  logic [0:0] clk_C64 ;
  logic [0:0] qualified_scanen_wire_R64 ;
  logic [0:0] qualified_scanen_wire_X64 ;
  logic [0:0] qualified_scanen_wire_C64 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[68].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R64  ),
    .CP_X (  clk_X64  ),
    .CP_C (  clk_C64  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [68]  ),
    .D_R (  D_R0 [68]  ),
    .D_X (  D_X0 [68]  ),
    .D_C (  D_C0 [68]  ),
    .D_S (  D_S [68]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R64  ),
    .SE_X (  qualified_scanen_wire_X64  ),
    .SE_C (  qualified_scanen_wire_C64  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [69]  ),
    .SI_R (  Q_R1 [69]  ),
    .SI_X (  Q_X1 [69]  ),
    .SI_C (  Q_C1 [69]  ),
    .SI_S (  Q_S [69]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [68]  ),
    .Q_R0 (  Q_R [68]  ),
    .Q_X0 (  Q_X [68]  ),
    .Q_C0 (  Q_C [68]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[69] ),
    .Q ( Q[68] ),
    .CP ( clk ),
    .D ( D[68] )
  );
  logic [0:0] clk_R65 ;
  logic [0:0] clk_X65 ;
  logic [0:0] clk_C65 ;
  logic [0:0] qualified_scanen_wire_R65 ;
  logic [0:0] qualified_scanen_wire_X65 ;
  logic [0:0] qualified_scanen_wire_C65 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[69].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R65  ),
    .CP_X (  clk_X65  ),
    .CP_C (  clk_C65  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [69]  ),
    .D_R (  D_R0 [69]  ),
    .D_X (  D_X0 [69]  ),
    .D_C (  D_C0 [69]  ),
    .D_S (  D_S [69]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R65  ),
    .SE_X (  qualified_scanen_wire_X65  ),
    .SE_C (  qualified_scanen_wire_C65  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [70]  ),
    .SI_R (  Q_R1 [70]  ),
    .SI_X (  Q_X1 [70]  ),
    .SI_C (  Q_C1 [70]  ),
    .SI_S (  Q_S [70]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [69]  ),
    .Q_R0 (  Q_R [69]  ),
    .Q_X0 (  Q_X [69]  ),
    .Q_C0 (  Q_C [69]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[70] ),
    .Q ( Q[69] ),
    .CP ( clk ),
    .D ( D[69] )
  );
  logic [0:0] clk_R66 ;
  logic [0:0] clk_X66 ;
  logic [0:0] clk_C66 ;
  logic [0:0] qualified_scanen_wire_R66 ;
  logic [0:0] qualified_scanen_wire_X66 ;
  logic [0:0] qualified_scanen_wire_C66 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[6].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R66  ),
    .CP_X (  clk_X66  ),
    .CP_C (  clk_C66  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [6]  ),
    .D_R (  D_R0 [6]  ),
    .D_X (  D_X0 [6]  ),
    .D_C (  D_C0 [6]  ),
    .D_S (  D_S [6]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R66  ),
    .SE_X (  qualified_scanen_wire_X66  ),
    .SE_C (  qualified_scanen_wire_C66  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [7]  ),
    .SI_R (  Q_R1 [7]  ),
    .SI_X (  Q_X1 [7]  ),
    .SI_C (  Q_C1 [7]  ),
    .SI_S (  Q_S [7]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [6]  ),
    .Q_R0 (  Q_R [6]  ),
    .Q_X0 (  Q_X [6]  ),
    .Q_C0 (  Q_C [6]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[7] ),
    .Q ( Q[6] ),
    .CP ( clk ),
    .D ( D[6] )
  );
  logic [0:0] clk_R67 ;
  logic [0:0] clk_X67 ;
  logic [0:0] clk_C67 ;
  logic [0:0] qualified_scanen_wire_R67 ;
  logic [0:0] qualified_scanen_wire_X67 ;
  logic [0:0] qualified_scanen_wire_C67 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[70].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R67  ),
    .CP_X (  clk_X67  ),
    .CP_C (  clk_C67  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [70]  ),
    .D_R (  D_R0 [70]  ),
    .D_X (  D_X0 [70]  ),
    .D_C (  D_C0 [70]  ),
    .D_S (  D_S [70]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R67  ),
    .SE_X (  qualified_scanen_wire_X67  ),
    .SE_C (  qualified_scanen_wire_C67  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [71]  ),
    .SI_R (  Q_R1 [71]  ),
    .SI_X (  Q_X1 [71]  ),
    .SI_C (  Q_C1 [71]  ),
    .SI_S (  Q_S [71]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [70]  ),
    .Q_R0 (  Q_R [70]  ),
    .Q_X0 (  Q_X [70]  ),
    .Q_C0 (  Q_C [70]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[71] ),
    .Q ( Q[70] ),
    .CP ( clk ),
    .D ( D[70] )
  );
  logic [0:0] clk_R68 ;
  logic [0:0] clk_X68 ;
  logic [0:0] clk_C68 ;
  logic [0:0] qualified_scanen_wire_R68 ;
  logic [0:0] qualified_scanen_wire_X68 ;
  logic [0:0] qualified_scanen_wire_C68 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[71].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R68  ),
    .CP_X (  clk_X68  ),
    .CP_C (  clk_C68  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [71]  ),
    .D_R (  D_R0 [71]  ),
    .D_X (  D_X0 [71]  ),
    .D_C (  D_C0 [71]  ),
    .D_S (  D_S [71]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R68  ),
    .SE_X (  qualified_scanen_wire_X68  ),
    .SE_C (  qualified_scanen_wire_C68  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [72]  ),
    .SI_R (  Q_R1 [72]  ),
    .SI_X (  Q_X1 [72]  ),
    .SI_C (  Q_C1 [72]  ),
    .SI_S (  Q_S [72]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [71]  ),
    .Q_R0 (  Q_R [71]  ),
    .Q_X0 (  Q_X [71]  ),
    .Q_C0 (  Q_C [71]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[72] ),
    .Q ( Q[71] ),
    .CP ( clk ),
    .D ( D[71] )
  );
  logic [0:0] clk_R69 ;
  logic [0:0] clk_X69 ;
  logic [0:0] clk_C69 ;
  logic [0:0] qualified_scanen_wire_R69 ;
  logic [0:0] qualified_scanen_wire_X69 ;
  logic [0:0] qualified_scanen_wire_C69 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[72].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R69  ),
    .CP_X (  clk_X69  ),
    .CP_C (  clk_C69  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [72]  ),
    .D_R (  D_R0 [72]  ),
    .D_X (  D_X0 [72]  ),
    .D_C (  D_C0 [72]  ),
    .D_S (  D_S [72]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R69  ),
    .SE_X (  qualified_scanen_wire_X69  ),
    .SE_C (  qualified_scanen_wire_C69  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [73]  ),
    .SI_R (  Q_R1 [73]  ),
    .SI_X (  Q_X1 [73]  ),
    .SI_C (  Q_C1 [73]  ),
    .SI_S (  Q_S [73]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [72]  ),
    .Q_R0 (  Q_R [72]  ),
    .Q_X0 (  Q_X [72]  ),
    .Q_C0 (  Q_C [72]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[73] ),
    .Q ( Q[72] ),
    .CP ( clk ),
    .D ( D[72] )
  );
  logic [0:0] clk_R70 ;
  logic [0:0] clk_X70 ;
  logic [0:0] clk_C70 ;
  logic [0:0] qualified_scanen_wire_R70 ;
  logic [0:0] qualified_scanen_wire_X70 ;
  logic [0:0] qualified_scanen_wire_C70 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[73].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R70  ),
    .CP_X (  clk_X70  ),
    .CP_C (  clk_C70  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [73]  ),
    .D_R (  D_R0 [73]  ),
    .D_X (  D_X0 [73]  ),
    .D_C (  D_C0 [73]  ),
    .D_S (  D_S [73]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R70  ),
    .SE_X (  qualified_scanen_wire_X70  ),
    .SE_C (  qualified_scanen_wire_C70  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [74]  ),
    .SI_R (  Q_R1 [74]  ),
    .SI_X (  Q_X1 [74]  ),
    .SI_C (  Q_C1 [74]  ),
    .SI_S (  Q_S [74]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [73]  ),
    .Q_R0 (  Q_R [73]  ),
    .Q_X0 (  Q_X [73]  ),
    .Q_C0 (  Q_C [73]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[74] ),
    .Q ( Q[73] ),
    .CP ( clk ),
    .D ( D[73] )
  );
  logic [0:0] clk_R71 ;
  logic [0:0] clk_X71 ;
  logic [0:0] clk_C71 ;
  logic [0:0] qualified_scanen_wire_R71 ;
  logic [0:0] qualified_scanen_wire_X71 ;
  logic [0:0] qualified_scanen_wire_C71 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[74].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R71  ),
    .CP_X (  clk_X71  ),
    .CP_C (  clk_C71  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [74]  ),
    .D_R (  D_R0 [74]  ),
    .D_X (  D_X0 [74]  ),
    .D_C (  D_C0 [74]  ),
    .D_S (  D_S [74]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R71  ),
    .SE_X (  qualified_scanen_wire_X71  ),
    .SE_C (  qualified_scanen_wire_C71  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [75]  ),
    .SI_R (  Q_R1 [75]  ),
    .SI_X (  Q_X1 [75]  ),
    .SI_C (  Q_C1 [75]  ),
    .SI_S (  Q_S [75]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [74]  ),
    .Q_R0 (  Q_R [74]  ),
    .Q_X0 (  Q_X [74]  ),
    .Q_C0 (  Q_C [74]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[75] ),
    .Q ( Q[74] ),
    .CP ( clk ),
    .D ( D[74] )
  );
  logic [0:0] clk_R72 ;
  logic [0:0] clk_X72 ;
  logic [0:0] clk_C72 ;
  logic [0:0] qualified_scanen_wire_R72 ;
  logic [0:0] qualified_scanen_wire_X72 ;
  logic [0:0] qualified_scanen_wire_C72 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[75].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R72  ),
    .CP_X (  clk_X72  ),
    .CP_C (  clk_C72  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [75]  ),
    .D_R (  D_R0 [75]  ),
    .D_X (  D_X0 [75]  ),
    .D_C (  D_C0 [75]  ),
    .D_S (  D_S [75]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R72  ),
    .SE_X (  qualified_scanen_wire_X72  ),
    .SE_C (  qualified_scanen_wire_C72  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [76]  ),
    .SI_R (  Q_R1 [76]  ),
    .SI_X (  Q_X1 [76]  ),
    .SI_C (  Q_C1 [76]  ),
    .SI_S (  Q_S [76]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [75]  ),
    .Q_R0 (  Q_R [75]  ),
    .Q_X0 (  Q_X [75]  ),
    .Q_C0 (  Q_C [75]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[76] ),
    .Q ( Q[75] ),
    .CP ( clk ),
    .D ( D[75] )
  );
  logic [0:0] clk_R73 ;
  logic [0:0] clk_X73 ;
  logic [0:0] clk_C73 ;
  logic [0:0] qualified_scanen_wire_R73 ;
  logic [0:0] qualified_scanen_wire_X73 ;
  logic [0:0] qualified_scanen_wire_C73 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[76].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R73  ),
    .CP_X (  clk_X73  ),
    .CP_C (  clk_C73  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [76]  ),
    .D_R (  D_R0 [76]  ),
    .D_X (  D_X0 [76]  ),
    .D_C (  D_C0 [76]  ),
    .D_S (  D_S [76]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R73  ),
    .SE_X (  qualified_scanen_wire_X73  ),
    .SE_C (  qualified_scanen_wire_C73  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [77]  ),
    .SI_R (  Q_R1 [77]  ),
    .SI_X (  Q_X1 [77]  ),
    .SI_C (  Q_C1 [77]  ),
    .SI_S (  Q_S [77]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [76]  ),
    .Q_R0 (  Q_R [76]  ),
    .Q_X0 (  Q_X [76]  ),
    .Q_C0 (  Q_C [76]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[77] ),
    .Q ( Q[76] ),
    .CP ( clk ),
    .D ( D[76] )
  );
  logic [0:0] clk_R74 ;
  logic [0:0] clk_X74 ;
  logic [0:0] clk_C74 ;
  logic [0:0] qualified_scanen_wire_R74 ;
  logic [0:0] qualified_scanen_wire_X74 ;
  logic [0:0] qualified_scanen_wire_C74 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[77].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R74  ),
    .CP_X (  clk_X74  ),
    .CP_C (  clk_C74  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [77]  ),
    .D_R (  D_R0 [77]  ),
    .D_X (  D_X0 [77]  ),
    .D_C (  D_C0 [77]  ),
    .D_S (  D_S [77]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R74  ),
    .SE_X (  qualified_scanen_wire_X74  ),
    .SE_C (  qualified_scanen_wire_C74  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [78]  ),
    .SI_R (  Q_R1 [78]  ),
    .SI_X (  Q_X1 [78]  ),
    .SI_C (  Q_C1 [78]  ),
    .SI_S (  Q_S [78]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [77]  ),
    .Q_R0 (  Q_R [77]  ),
    .Q_X0 (  Q_X [77]  ),
    .Q_C0 (  Q_C [77]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[78] ),
    .Q ( Q[77] ),
    .CP ( clk ),
    .D ( D[77] )
  );
  logic [0:0] clk_R75 ;
  logic [0:0] clk_X75 ;
  logic [0:0] clk_C75 ;
  logic [0:0] qualified_scanen_wire_R75 ;
  logic [0:0] qualified_scanen_wire_X75 ;
  logic [0:0] qualified_scanen_wire_C75 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[78].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R75  ),
    .CP_X (  clk_X75  ),
    .CP_C (  clk_C75  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [78]  ),
    .D_R (  D_R0 [78]  ),
    .D_X (  D_X0 [78]  ),
    .D_C (  D_C0 [78]  ),
    .D_S (  D_S [78]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R75  ),
    .SE_X (  qualified_scanen_wire_X75  ),
    .SE_C (  qualified_scanen_wire_C75  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [79]  ),
    .SI_R (  Q_R1 [79]  ),
    .SI_X (  Q_X1 [79]  ),
    .SI_C (  Q_C1 [79]  ),
    .SI_S (  Q_S [79]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [78]  ),
    .Q_R0 (  Q_R [78]  ),
    .Q_X0 (  Q_X [78]  ),
    .Q_C0 (  Q_C [78]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[79] ),
    .Q ( Q[78] ),
    .CP ( clk ),
    .D ( D[78] )
  );
  logic [0:0] clk_R76 ;
  logic [0:0] clk_X76 ;
  logic [0:0] clk_C76 ;
  logic [0:0] qualified_scanen_wire_R76 ;
  logic [0:0] qualified_scanen_wire_X76 ;
  logic [0:0] qualified_scanen_wire_C76 ;
  logic [0:0] qualified_scanin_wire_R0 ;
  logic [0:0] qualified_scanin_wire_X0 ;
  logic [0:0] qualified_scanin_wire_C0 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[79].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R76  ),
    .CP_X (  clk_X76  ),
    .CP_C (  clk_C76  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [79]  ),
    .D_R (  D_R0 [79]  ),
    .D_X (  D_X0 [79]  ),
    .D_C (  D_C0 [79]  ),
    .D_S (  D_S [79]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R76  ),
    .SE_X (  qualified_scanen_wire_X76  ),
    .SE_C (  qualified_scanen_wire_C76  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  qualified_scanin_wire_T  ),
    .SI_R (  qualified_scanin_wire_R0  ),
    .SI_X (  qualified_scanin_wire_X0  ),
    .SI_C (  qualified_scanin_wire_C0  ),
    .SI_S (  qualified_scanin_wire_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [79]  ),
    .Q_R0 (  Q_R [79]  ),
    .Q_X0 (  Q_X [79]  ),
    .Q_C0 (  Q_C [79]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( qualified_scanin_wire ),
    .Q ( Q[79] ),
    .CP ( clk ),
    .D ( D[79] )
  );
  logic [0:0] clk_R77 ;
  logic [0:0] clk_X77 ;
  logic [0:0] clk_C77 ;
  logic [0:0] qualified_scanen_wire_R77 ;
  logic [0:0] qualified_scanen_wire_X77 ;
  logic [0:0] qualified_scanen_wire_C77 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[7].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R77  ),
    .CP_X (  clk_X77  ),
    .CP_C (  clk_C77  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [7]  ),
    .D_R (  D_R0 [7]  ),
    .D_X (  D_X0 [7]  ),
    .D_C (  D_C0 [7]  ),
    .D_S (  D_S [7]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R77  ),
    .SE_X (  qualified_scanen_wire_X77  ),
    .SE_C (  qualified_scanen_wire_C77  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [8]  ),
    .SI_R (  Q_R1 [8]  ),
    .SI_X (  Q_X1 [8]  ),
    .SI_C (  Q_C1 [8]  ),
    .SI_S (  Q_S [8]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [7]  ),
    .Q_R0 (  Q_R [7]  ),
    .Q_X0 (  Q_X [7]  ),
    .Q_C0 (  Q_C [7]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[8] ),
    .Q ( Q[7] ),
    .CP ( clk ),
    .D ( D[7] )
  );
  logic [0:0] clk_R78 ;
  logic [0:0] clk_X78 ;
  logic [0:0] clk_C78 ;
  logic [0:0] qualified_scanen_wire_R78 ;
  logic [0:0] qualified_scanen_wire_X78 ;
  logic [0:0] qualified_scanen_wire_C78 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[8].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R78  ),
    .CP_X (  clk_X78  ),
    .CP_C (  clk_C78  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [8]  ),
    .D_R (  D_R0 [8]  ),
    .D_X (  D_X0 [8]  ),
    .D_C (  D_C0 [8]  ),
    .D_S (  D_S [8]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R78  ),
    .SE_X (  qualified_scanen_wire_X78  ),
    .SE_C (  qualified_scanen_wire_C78  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [9]  ),
    .SI_R (  Q_R1 [9]  ),
    .SI_X (  Q_X1 [9]  ),
    .SI_C (  Q_C1 [9]  ),
    .SI_S (  Q_S [9]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [8]  ),
    .Q_R0 (  Q_R [8]  ),
    .Q_X0 (  Q_X [8]  ),
    .Q_C0 (  Q_C [8]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[9] ),
    .Q ( Q[8] ),
    .CP ( clk ),
    .D ( D[8] )
  );
  logic [0:0] clk_R79 ;
  logic [0:0] clk_X79 ;
  logic [0:0] clk_C79 ;
  logic [0:0] qualified_scanen_wire_R79 ;
  logic [0:0] qualified_scanen_wire_X79 ;
  logic [0:0] qualified_scanen_wire_C79 ;
// module: SDFQD1
  SDFQD1 \Jreg_ff[9].SSS.nr (
    .CP_T (  clk_T  ),
    .CP_R (  clk_R79  ),
    .CP_X (  clk_X79  ),
    .CP_C (  clk_C79  ),
    .CP_S (  clk_S  ),
    .D_T (  D_T [9]  ),
    .D_R (  D_R0 [9]  ),
    .D_X (  D_X0 [9]  ),
    .D_C (  D_C0 [9]  ),
    .D_S (  D_S [9]  ),
    .SE_T (  qualified_scanen_wire_T  ),
    .SE_R (  qualified_scanen_wire_R79  ),
    .SE_X (  qualified_scanen_wire_X79  ),
    .SE_C (  qualified_scanen_wire_C79  ),
    .SE_S (  qualified_scanen_wire_S  ),
    .SI_T (  Q_T [10]  ),
    .SI_R (  Q_R1 [10]  ),
    .SI_X (  Q_X1 [10]  ),
    .SI_C (  Q_C1 [10]  ),
    .SI_S (  Q_S [10]  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Q_T (  Q_T [9]  ),
    .Q_R0 (  Q_R [9]  ),
    .Q_X0 (  Q_X [9]  ),
    .Q_C0 (  Q_C [9]  ),
    .Q_S ( Q_S ),
    .SE ( qualified_scanen_wire ),
    .SI ( Q[10] ),
    .Q ( Q[9] ),
    .CP ( clk ),
    .D ( D[9] )
  );
// module: NV_BLKBOX_SRC0
  NV_BLKBOX_SRC0 UJ_testInst_ess_scanen_buf (
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Y_T (  scanen_wire_T  ),
    .Y_R0 (  scanen_wire_R  ),
    .Y_X0 (  scanen_wire_X  ),
    .Y_C0 (  scanen_wire_C  ),
    .Y_S ( scanen_wire_S ),
    .Y ( scanen_wire )
  );
// module: NV_BLKBOX_SRC0
  NV_BLKBOX_SRC0 UJ_testInst_ess_scanin_buf (
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Y_T (  scanin_wire_T  ),
    .Y_R0 (  scanin_wire_R  ),
    .Y_X0 (  scanin_wire_X  ),
    .Y_C0 (  scanin_wire_C  ),
    .Y_S ( scanin_wire_S ),
    .Y ( scanin_wire )
  );
  logic [0:0] scanout_wire_R0 ;
  logic [0:0] scanout_wire_X0 ;
  logic [0:0] scanout_wire_C0 ;
// module: NV_BLKBOX_BUFFER
  NV_BLKBOX_BUFFER UJ_testInst_ess_scanout_buf (
    .A_T (  scanout_wire_T  ),
    .A_R (  scanout_wire_R0  ),
    .A_X (  scanout_wire_X0  ),
    .A_C (  scanout_wire_C0  ),
    .A_S (  scanout_wire_S  ),
    .INSTR_IN_ZY(INSTR_IN_ZY),
    .rst_zy(rst_zy),
    .Y_T (  scanout_T  ),
    .Y_R0 (  scanout_R  ),
    .Y_X0 (  scanout_X  ),
    .Y_C0 (  scanout_C  ),
    .Y_S ( scanout_S ),
    .Y ( scanout ),
    .A ( scanout_wire )
  );
  assign Q[0] = scanout_wire;
  logic [0:0] scanout_wire_C1 ;
  logic [0:0] scanout_wire_R1 ;
  logic [0:0] scanout_wire_X1 ;
  assign Q_T [0] = scanout_wire_T ;
  assign scanout_wire_C1 = Q_C [0] ;
  assign scanout_wire_R1 = Q_R [0] ;
  assign scanout_wire_X1 = Q_X [0] ;
  assign Q_S = scanout_wire_S ;
  assign Q_conn = { qualified_scanin_wire, Q[79:1] };
  assign Q_conn_T = {  qualified_scanin_wire_T , Q_T [79:1]  };
  logic [13:0] Q_conn_S ;
  assign Q_conn_S = 0 ;
  logic [0:0] qualified_scanin_wire_R1 ;
  logic [0:0] qualified_scanin_wire_X1 ;
  logic [0:0] qualified_scanin_wire_C1 ;
  assign qualified_scanin_wire_R1 = Q_conn_R [79:79] ;
  assign qualified_scanin_wire_X1 = Q_conn_X [79:79] ;
  assign qualified_scanin_wire_C1 = Q_conn_C [79:79] ;
  assign { Q_R1 [0] } = 0;
  assign { Q_X1 [0] } = 0;
  assign { Q_C1 [0] } = 0;
  logic [79:0] Q_R2 ;
  logic [79:0] Q_X2 ;
  logic [79:0] Q_C2 ;
  assign Q_R2 [79:1] = Q_conn_R [78:0] ;
  assign Q_X2 [79:1] = Q_conn_X [78:0] ;
  assign Q_C2 [79:1] = Q_conn_C [78:0] ;
  assign clk_wire = clk;
  logic [0:0] clk_C80 ;
  logic [0:0] clk_R80 ;
  logic [0:0] clk_X80 ;
  assign clk_wire_T = clk_T ;
  assign clk_C80 = clk_wire_C ;
  assign clk_R80 = clk_wire_R ;
  assign clk_X80 = clk_wire_X ;
  assign clk_wire_S = clk_S ;
  assign next_Q = D;
  logic [79:0] D_C1 ;
  logic [79:0] D_R1 ;
  logic [79:0] D_X1 ;
  assign next_Q_T = D_T ;
  assign D_C1 = next_Q_C ;
  assign D_R1 = next_Q_R ;
  assign D_X1 = next_Q_X ;
  assign next_Q_S = D_S ;
  assign scanout_wire_C = ( scanout_wire_C0 ) | ( scanout_wire_C1 );
  assign qualified_scanin_wire_C = ( qualified_scanin_wire_C0 ) | ( qualified_scanin_wire_C1 );
  assign qualified_scanen_wire_C = ( qualified_scanen_wire_C0 ) | ( qualified_scanen_wire_C1 ) | ( qualified_scanen_wire_C2 ) | ( qualified_scanen_wire_C3 ) | ( qualified_scanen_wire_C4 ) | ( qualified_scanen_wire_C5 ) | ( qualified_scanen_wire_C6 ) | ( qualified_scanen_wire_C7 ) | ( qualified_scanen_wire_C8 ) | ( qualified_scanen_wire_C9 ) | ( qualified_scanen_wire_C10 ) | ( qualified_scanen_wire_C11 ) | ( qualified_scanen_wire_C12 ) | ( qualified_scanen_wire_C13 ) | ( qualified_scanen_wire_C14 ) | ( qualified_scanen_wire_C15 ) | ( qualified_scanen_wire_C16 ) | ( qualified_scanen_wire_C17 ) | ( qualified_scanen_wire_C18 ) | ( qualified_scanen_wire_C19 ) | ( qualified_scanen_wire_C20 ) | ( qualified_scanen_wire_C21 ) | ( qualified_scanen_wire_C22 ) | ( qualified_scanen_wire_C23 ) | ( qualified_scanen_wire_C24 ) | ( qualified_scanen_wire_C25 ) | ( qualified_scanen_wire_C26 ) | ( qualified_scanen_wire_C27 ) | ( qualified_scanen_wire_C28 ) | ( qualified_scanen_wire_C29 ) | ( qualified_scanen_wire_C30 ) | ( qualified_scanen_wire_C31 ) | ( qualified_scanen_wire_C32 ) | ( qualified_scanen_wire_C33 ) | ( qualified_scanen_wire_C34 ) | ( qualified_scanen_wire_C35 ) | ( qualified_scanen_wire_C36 ) | ( qualified_scanen_wire_C37 ) | ( qualified_scanen_wire_C38 ) | ( qualified_scanen_wire_C39 ) | ( qualified_scanen_wire_C40 ) | ( qualified_scanen_wire_C41 ) | ( qualified_scanen_wire_C42 ) | ( qualified_scanen_wire_C43 ) | ( qualified_scanen_wire_C44 ) | ( qualified_scanen_wire_C45 ) | ( qualified_scanen_wire_C46 ) | ( qualified_scanen_wire_C47 ) | ( qualified_scanen_wire_C48 ) | ( qualified_scanen_wire_C49 ) | ( qualified_scanen_wire_C50 ) | ( qualified_scanen_wire_C51 ) | ( qualified_scanen_wire_C52 ) | ( qualified_scanen_wire_C53 ) | ( qualified_scanen_wire_C54 ) | ( qualified_scanen_wire_C55 ) | ( qualified_scanen_wire_C56 ) | ( qualified_scanen_wire_C57 ) | ( qualified_scanen_wire_C58 ) | ( qualified_scanen_wire_C59 ) | ( qualified_scanen_wire_C60 ) | ( qualified_scanen_wire_C61 ) | ( qualified_scanen_wire_C62 ) | ( qualified_scanen_wire_C63 ) | ( qualified_scanen_wire_C64 ) | ( qualified_scanen_wire_C65 ) | ( qualified_scanen_wire_C66 ) | ( qualified_scanen_wire_C67 ) | ( qualified_scanen_wire_C68 ) | ( qualified_scanen_wire_C69 ) | ( qualified_scanen_wire_C70 ) | ( qualified_scanen_wire_C71 ) | ( qualified_scanen_wire_C72 ) | ( qualified_scanen_wire_C73 ) | ( qualified_scanen_wire_C74 ) | ( qualified_scanen_wire_C75 ) | ( qualified_scanen_wire_C76 ) | ( qualified_scanen_wire_C77 ) | ( qualified_scanen_wire_C78 ) | ( qualified_scanen_wire_C79 );
  assign D_C = ( D_C0 ) | ( D_C1 );
  assign clk_C = ( clk_C0 ) | ( clk_C1 ) | ( clk_C2 ) | ( clk_C3 ) | ( clk_C4 ) | ( clk_C5 ) | ( clk_C6 ) | ( clk_C7 ) | ( clk_C8 ) | ( clk_C9 ) | ( clk_C10 ) | ( clk_C11 ) | ( clk_C12 ) | ( clk_C13 ) | ( clk_C14 ) | ( clk_C15 ) | ( clk_C16 ) | ( clk_C17 ) | ( clk_C18 ) | ( clk_C19 ) | ( clk_C20 ) | ( clk_C21 ) | ( clk_C22 ) | ( clk_C23 ) | ( clk_C24 ) | ( clk_C25 ) | ( clk_C26 ) | ( clk_C27 ) | ( clk_C28 ) | ( clk_C29 ) | ( clk_C30 ) | ( clk_C31 ) | ( clk_C32 ) | ( clk_C33 ) | ( clk_C34 ) | ( clk_C35 ) | ( clk_C36 ) | ( clk_C37 ) | ( clk_C38 ) | ( clk_C39 ) | ( clk_C40 ) | ( clk_C41 ) | ( clk_C42 ) | ( clk_C43 ) | ( clk_C44 ) | ( clk_C45 ) | ( clk_C46 ) | ( clk_C47 ) | ( clk_C48 ) | ( clk_C49 ) | ( clk_C50 ) | ( clk_C51 ) | ( clk_C52 ) | ( clk_C53 ) | ( clk_C54 ) | ( clk_C55 ) | ( clk_C56 ) | ( clk_C57 ) | ( clk_C58 ) | ( clk_C59 ) | ( clk_C60 ) | ( clk_C61 ) | ( clk_C62 ) | ( clk_C63 ) | ( clk_C64 ) | ( clk_C65 ) | ( clk_C66 ) | ( clk_C67 ) | ( clk_C68 ) | ( clk_C69 ) | ( clk_C70 ) | ( clk_C71 ) | ( clk_C72 ) | ( clk_C73 ) | ( clk_C74 ) | ( clk_C75 ) | ( clk_C76 ) | ( clk_C77 ) | ( clk_C78 ) | ( clk_C79 ) | ( clk_C80 );
  assign scanen_wire_C = ( scanen_wire_C0 );
  assign shiftDR_C = ( shiftDR_C0 );
  assign scanin_wire_C = ( scanin_wire_C0 );
  assign scanin_C = ( scanin_C0 );
  assign sel_C = ( sel_C0 ) | ( sel_C1 );
  assign scanout_C = ( scanout_C0 );
  assign Q_C = ( Q_C0 ) | ( Q_C1 ) | ( Q_C2 );
  assign scanout_wire_X = ( scanout_wire_X0 ) | ( scanout_wire_X1 );
  assign qualified_scanin_wire_X = ( qualified_scanin_wire_X0 ) | ( qualified_scanin_wire_X1 );
  assign qualified_scanen_wire_X = ( qualified_scanen_wire_X0 ) | ( qualified_scanen_wire_X1 ) | ( qualified_scanen_wire_X2 ) | ( qualified_scanen_wire_X3 ) | ( qualified_scanen_wire_X4 ) | ( qualified_scanen_wire_X5 ) | ( qualified_scanen_wire_X6 ) | ( qualified_scanen_wire_X7 ) | ( qualified_scanen_wire_X8 ) | ( qualified_scanen_wire_X9 ) | ( qualified_scanen_wire_X10 ) | ( qualified_scanen_wire_X11 ) | ( qualified_scanen_wire_X12 ) | ( qualified_scanen_wire_X13 ) | ( qualified_scanen_wire_X14 ) | ( qualified_scanen_wire_X15 ) | ( qualified_scanen_wire_X16 ) | ( qualified_scanen_wire_X17 ) | ( qualified_scanen_wire_X18 ) | ( qualified_scanen_wire_X19 ) | ( qualified_scanen_wire_X20 ) | ( qualified_scanen_wire_X21 ) | ( qualified_scanen_wire_X22 ) | ( qualified_scanen_wire_X23 ) | ( qualified_scanen_wire_X24 ) | ( qualified_scanen_wire_X25 ) | ( qualified_scanen_wire_X26 ) | ( qualified_scanen_wire_X27 ) | ( qualified_scanen_wire_X28 ) | ( qualified_scanen_wire_X29 ) | ( qualified_scanen_wire_X30 ) | ( qualified_scanen_wire_X31 ) | ( qualified_scanen_wire_X32 ) | ( qualified_scanen_wire_X33 ) | ( qualified_scanen_wire_X34 ) | ( qualified_scanen_wire_X35 ) | ( qualified_scanen_wire_X36 ) | ( qualified_scanen_wire_X37 ) | ( qualified_scanen_wire_X38 ) | ( qualified_scanen_wire_X39 ) | ( qualified_scanen_wire_X40 ) | ( qualified_scanen_wire_X41 ) | ( qualified_scanen_wire_X42 ) | ( qualified_scanen_wire_X43 ) | ( qualified_scanen_wire_X44 ) | ( qualified_scanen_wire_X45 ) | ( qualified_scanen_wire_X46 ) | ( qualified_scanen_wire_X47 ) | ( qualified_scanen_wire_X48 ) | ( qualified_scanen_wire_X49 ) | ( qualified_scanen_wire_X50 ) | ( qualified_scanen_wire_X51 ) | ( qualified_scanen_wire_X52 ) | ( qualified_scanen_wire_X53 ) | ( qualified_scanen_wire_X54 ) | ( qualified_scanen_wire_X55 ) | ( qualified_scanen_wire_X56 ) | ( qualified_scanen_wire_X57 ) | ( qualified_scanen_wire_X58 ) | ( qualified_scanen_wire_X59 ) | ( qualified_scanen_wire_X60 ) | ( qualified_scanen_wire_X61 ) | ( qualified_scanen_wire_X62 ) | ( qualified_scanen_wire_X63 ) | ( qualified_scanen_wire_X64 ) | ( qualified_scanen_wire_X65 ) | ( qualified_scanen_wire_X66 ) | ( qualified_scanen_wire_X67 ) | ( qualified_scanen_wire_X68 ) | ( qualified_scanen_wire_X69 ) | ( qualified_scanen_wire_X70 ) | ( qualified_scanen_wire_X71 ) | ( qualified_scanen_wire_X72 ) | ( qualified_scanen_wire_X73 ) | ( qualified_scanen_wire_X74 ) | ( qualified_scanen_wire_X75 ) | ( qualified_scanen_wire_X76 ) | ( qualified_scanen_wire_X77 ) | ( qualified_scanen_wire_X78 ) | ( qualified_scanen_wire_X79 );
  assign D_X = ( D_X0 ) | ( D_X1 );
  assign clk_X = ( clk_X0 ) | ( clk_X1 ) | ( clk_X2 ) | ( clk_X3 ) | ( clk_X4 ) | ( clk_X5 ) | ( clk_X6 ) | ( clk_X7 ) | ( clk_X8 ) | ( clk_X9 ) | ( clk_X10 ) | ( clk_X11 ) | ( clk_X12 ) | ( clk_X13 ) | ( clk_X14 ) | ( clk_X15 ) | ( clk_X16 ) | ( clk_X17 ) | ( clk_X18 ) | ( clk_X19 ) | ( clk_X20 ) | ( clk_X21 ) | ( clk_X22 ) | ( clk_X23 ) | ( clk_X24 ) | ( clk_X25 ) | ( clk_X26 ) | ( clk_X27 ) | ( clk_X28 ) | ( clk_X29 ) | ( clk_X30 ) | ( clk_X31 ) | ( clk_X32 ) | ( clk_X33 ) | ( clk_X34 ) | ( clk_X35 ) | ( clk_X36 ) | ( clk_X37 ) | ( clk_X38 ) | ( clk_X39 ) | ( clk_X40 ) | ( clk_X41 ) | ( clk_X42 ) | ( clk_X43 ) | ( clk_X44 ) | ( clk_X45 ) | ( clk_X46 ) | ( clk_X47 ) | ( clk_X48 ) | ( clk_X49 ) | ( clk_X50 ) | ( clk_X51 ) | ( clk_X52 ) | ( clk_X53 ) | ( clk_X54 ) | ( clk_X55 ) | ( clk_X56 ) | ( clk_X57 ) | ( clk_X58 ) | ( clk_X59 ) | ( clk_X60 ) | ( clk_X61 ) | ( clk_X62 ) | ( clk_X63 ) | ( clk_X64 ) | ( clk_X65 ) | ( clk_X66 ) | ( clk_X67 ) | ( clk_X68 ) | ( clk_X69 ) | ( clk_X70 ) | ( clk_X71 ) | ( clk_X72 ) | ( clk_X73 ) | ( clk_X74 ) | ( clk_X75 ) | ( clk_X76 ) | ( clk_X77 ) | ( clk_X78 ) | ( clk_X79 ) | ( clk_X80 );
  assign scanen_wire_X = ( scanen_wire_X0 );
  assign shiftDR_X = ( shiftDR_X0 );
  assign scanin_wire_X = ( scanin_wire_X0 );
  assign scanin_X = ( scanin_X0 );
  assign sel_X = ( sel_X0 ) | ( sel_X1 );
  assign scanout_X = ( scanout_X0 );
  assign Q_X = ( Q_X0 ) | ( Q_X1 ) | ( Q_X2 );
  assign scanout_wire_R = ( scanout_wire_X0 & scanout_wire_R0 ) | ( scanout_wire_X1 & scanout_wire_R1 );
  assign qualified_scanin_wire_R = ( qualified_scanin_wire_X0 & qualified_scanin_wire_R0 ) | ( qualified_scanin_wire_X1 & qualified_scanin_wire_R1 );
  assign qualified_scanen_wire_R = ( qualified_scanen_wire_X0 & qualified_scanen_wire_R0 ) | ( qualified_scanen_wire_X1 & qualified_scanen_wire_R1 ) | ( qualified_scanen_wire_X2 & qualified_scanen_wire_R2 ) | ( qualified_scanen_wire_X3 & qualified_scanen_wire_R3 ) | ( qualified_scanen_wire_X4 & qualified_scanen_wire_R4 ) | ( qualified_scanen_wire_X5 & qualified_scanen_wire_R5 ) | ( qualified_scanen_wire_X6 & qualified_scanen_wire_R6 ) | ( qualified_scanen_wire_X7 & qualified_scanen_wire_R7 ) | ( qualified_scanen_wire_X8 & qualified_scanen_wire_R8 ) | ( qualified_scanen_wire_X9 & qualified_scanen_wire_R9 ) | ( qualified_scanen_wire_X10 & qualified_scanen_wire_R10 ) | ( qualified_scanen_wire_X11 & qualified_scanen_wire_R11 ) | ( qualified_scanen_wire_X12 & qualified_scanen_wire_R12 ) | ( qualified_scanen_wire_X13 & qualified_scanen_wire_R13 ) | ( qualified_scanen_wire_X14 & qualified_scanen_wire_R14 ) | ( qualified_scanen_wire_X15 & qualified_scanen_wire_R15 ) | ( qualified_scanen_wire_X16 & qualified_scanen_wire_R16 ) | ( qualified_scanen_wire_X17 & qualified_scanen_wire_R17 ) | ( qualified_scanen_wire_X18 & qualified_scanen_wire_R18 ) | ( qualified_scanen_wire_X19 & qualified_scanen_wire_R19 ) | ( qualified_scanen_wire_X20 & qualified_scanen_wire_R20 ) | ( qualified_scanen_wire_X21 & qualified_scanen_wire_R21 ) | ( qualified_scanen_wire_X22 & qualified_scanen_wire_R22 ) | ( qualified_scanen_wire_X23 & qualified_scanen_wire_R23 ) | ( qualified_scanen_wire_X24 & qualified_scanen_wire_R24 ) | ( qualified_scanen_wire_X25 & qualified_scanen_wire_R25 ) | ( qualified_scanen_wire_X26 & qualified_scanen_wire_R26 ) | ( qualified_scanen_wire_X27 & qualified_scanen_wire_R27 ) | ( qualified_scanen_wire_X28 & qualified_scanen_wire_R28 ) | ( qualified_scanen_wire_X29 & qualified_scanen_wire_R29 ) | ( qualified_scanen_wire_X30 & qualified_scanen_wire_R30 ) | ( qualified_scanen_wire_X31 & qualified_scanen_wire_R31 ) | ( qualified_scanen_wire_X32 & qualified_scanen_wire_R32 ) | ( qualified_scanen_wire_X33 & qualified_scanen_wire_R33 ) | ( qualified_scanen_wire_X34 & qualified_scanen_wire_R34 ) | ( qualified_scanen_wire_X35 & qualified_scanen_wire_R35 ) | ( qualified_scanen_wire_X36 & qualified_scanen_wire_R36 ) | ( qualified_scanen_wire_X37 & qualified_scanen_wire_R37 ) | ( qualified_scanen_wire_X38 & qualified_scanen_wire_R38 ) | ( qualified_scanen_wire_X39 & qualified_scanen_wire_R39 ) | ( qualified_scanen_wire_X40 & qualified_scanen_wire_R40 ) | ( qualified_scanen_wire_X41 & qualified_scanen_wire_R41 ) | ( qualified_scanen_wire_X42 & qualified_scanen_wire_R42 ) | ( qualified_scanen_wire_X43 & qualified_scanen_wire_R43 ) | ( qualified_scanen_wire_X44 & qualified_scanen_wire_R44 ) | ( qualified_scanen_wire_X45 & qualified_scanen_wire_R45 ) | ( qualified_scanen_wire_X46 & qualified_scanen_wire_R46 ) | ( qualified_scanen_wire_X47 & qualified_scanen_wire_R47 ) | ( qualified_scanen_wire_X48 & qualified_scanen_wire_R48 ) | ( qualified_scanen_wire_X49 & qualified_scanen_wire_R49 ) | ( qualified_scanen_wire_X50 & qualified_scanen_wire_R50 ) | ( qualified_scanen_wire_X51 & qualified_scanen_wire_R51 ) | ( qualified_scanen_wire_X52 & qualified_scanen_wire_R52 ) | ( qualified_scanen_wire_X53 & qualified_scanen_wire_R53 ) | ( qualified_scanen_wire_X54 & qualified_scanen_wire_R54 ) | ( qualified_scanen_wire_X55 & qualified_scanen_wire_R55 ) | ( qualified_scanen_wire_X56 & qualified_scanen_wire_R56 ) | ( qualified_scanen_wire_X57 & qualified_scanen_wire_R57 ) | ( qualified_scanen_wire_X58 & qualified_scanen_wire_R58 ) | ( qualified_scanen_wire_X59 & qualified_scanen_wire_R59 ) | ( qualified_scanen_wire_X60 & qualified_scanen_wire_R60 ) | ( qualified_scanen_wire_X61 & qualified_scanen_wire_R61 ) | ( qualified_scanen_wire_X62 & qualified_scanen_wire_R62 ) | ( qualified_scanen_wire_X63 & qualified_scanen_wire_R63 ) | ( qualified_scanen_wire_X64 & qualified_scanen_wire_R64 ) | ( qualified_scanen_wire_X65 & qualified_scanen_wire_R65 ) | ( qualified_scanen_wire_X66 & qualified_scanen_wire_R66 ) | ( qualified_scanen_wire_X67 & qualified_scanen_wire_R67 ) | ( qualified_scanen_wire_X68 & qualified_scanen_wire_R68 ) | ( qualified_scanen_wire_X69 & qualified_scanen_wire_R69 ) | ( qualified_scanen_wire_X70 & qualified_scanen_wire_R70 ) | ( qualified_scanen_wire_X71 & qualified_scanen_wire_R71 ) | ( qualified_scanen_wire_X72 & qualified_scanen_wire_R72 ) | ( qualified_scanen_wire_X73 & qualified_scanen_wire_R73 ) | ( qualified_scanen_wire_X74 & qualified_scanen_wire_R74 ) | ( qualified_scanen_wire_X75 & qualified_scanen_wire_R75 ) | ( qualified_scanen_wire_X76 & qualified_scanen_wire_R76 ) | ( qualified_scanen_wire_X77 & qualified_scanen_wire_R77 ) | ( qualified_scanen_wire_X78 & qualified_scanen_wire_R78 ) | ( qualified_scanen_wire_X79 & qualified_scanen_wire_R79 );
  assign D_R = ( D_X0 & D_R0 ) | ( D_X1 & D_R1 );
  assign clk_R = ( clk_X0 & clk_R0 ) | ( clk_X1 & clk_R1 ) | ( clk_X2 & clk_R2 ) | ( clk_X3 & clk_R3 ) | ( clk_X4 & clk_R4 ) | ( clk_X5 & clk_R5 ) | ( clk_X6 & clk_R6 ) | ( clk_X7 & clk_R7 ) | ( clk_X8 & clk_R8 ) | ( clk_X9 & clk_R9 ) | ( clk_X10 & clk_R10 ) | ( clk_X11 & clk_R11 ) | ( clk_X12 & clk_R12 ) | ( clk_X13 & clk_R13 ) | ( clk_X14 & clk_R14 ) | ( clk_X15 & clk_R15 ) | ( clk_X16 & clk_R16 ) | ( clk_X17 & clk_R17 ) | ( clk_X18 & clk_R18 ) | ( clk_X19 & clk_R19 ) | ( clk_X20 & clk_R20 ) | ( clk_X21 & clk_R21 ) | ( clk_X22 & clk_R22 ) | ( clk_X23 & clk_R23 ) | ( clk_X24 & clk_R24 ) | ( clk_X25 & clk_R25 ) | ( clk_X26 & clk_R26 ) | ( clk_X27 & clk_R27 ) | ( clk_X28 & clk_R28 ) | ( clk_X29 & clk_R29 ) | ( clk_X30 & clk_R30 ) | ( clk_X31 & clk_R31 ) | ( clk_X32 & clk_R32 ) | ( clk_X33 & clk_R33 ) | ( clk_X34 & clk_R34 ) | ( clk_X35 & clk_R35 ) | ( clk_X36 & clk_R36 ) | ( clk_X37 & clk_R37 ) | ( clk_X38 & clk_R38 ) | ( clk_X39 & clk_R39 ) | ( clk_X40 & clk_R40 ) | ( clk_X41 & clk_R41 ) | ( clk_X42 & clk_R42 ) | ( clk_X43 & clk_R43 ) | ( clk_X44 & clk_R44 ) | ( clk_X45 & clk_R45 ) | ( clk_X46 & clk_R46 ) | ( clk_X47 & clk_R47 ) | ( clk_X48 & clk_R48 ) | ( clk_X49 & clk_R49 ) | ( clk_X50 & clk_R50 ) | ( clk_X51 & clk_R51 ) | ( clk_X52 & clk_R52 ) | ( clk_X53 & clk_R53 ) | ( clk_X54 & clk_R54 ) | ( clk_X55 & clk_R55 ) | ( clk_X56 & clk_R56 ) | ( clk_X57 & clk_R57 ) | ( clk_X58 & clk_R58 ) | ( clk_X59 & clk_R59 ) | ( clk_X60 & clk_R60 ) | ( clk_X61 & clk_R61 ) | ( clk_X62 & clk_R62 ) | ( clk_X63 & clk_R63 ) | ( clk_X64 & clk_R64 ) | ( clk_X65 & clk_R65 ) | ( clk_X66 & clk_R66 ) | ( clk_X67 & clk_R67 ) | ( clk_X68 & clk_R68 ) | ( clk_X69 & clk_R69 ) | ( clk_X70 & clk_R70 ) | ( clk_X71 & clk_R71 ) | ( clk_X72 & clk_R72 ) | ( clk_X73 & clk_R73 ) | ( clk_X74 & clk_R74 ) | ( clk_X75 & clk_R75 ) | ( clk_X76 & clk_R76 ) | ( clk_X77 & clk_R77 ) | ( clk_X78 & clk_R78 ) | ( clk_X79 & clk_R79 ) | ( clk_X80 & clk_R80 );
  assign scanen_wire_R = ( scanen_wire_X0 & scanen_wire_R0 );
  assign shiftDR_R = ( shiftDR_X0 & shiftDR_R0 );
  assign scanin_wire_R = ( scanin_wire_X0 & scanin_wire_R0 );
  assign scanin_R = ( scanin_X0 & scanin_R0 );
  assign sel_R = ( sel_X0 & sel_R0 ) | ( sel_X1 & sel_R1 );
  assign scanout_R = ( scanout_X0 & scanout_R0 );
  assign Q_R = ( Q_X0 & Q_R0 ) | ( Q_X1 & Q_R1 ) | ( Q_X2 & Q_R2 );
 // ground taints for floating regs
 // ground taints for unused wires
  assign { Q_conn_R , Q_conn_C , Q_conn_X , clk_wire_R , clk_wire_C , clk_wire_X , next_Q_R , next_Q_C , next_Q_X  } = 0;
 // ground taints for unused wire slices
  assign { Q_R2 [0] } = 0;
  assign { Q_X2 [0] } = 0;
  assign { Q_C2 [0] } = 0;
  assign rst_zy = reset_ ;
endmodule
