-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111100110010110001001100111", 
    1 => "10111101101111100000010111011001", 
    2 => "00111111111110101111101011011110", 
    3 => "10111111011011110101011100100010", 
    4 => "10111111011000000001001100111100", 
    5 => "10111110010111101010110110110011", 
    6 => "00111110110111001101011011101101", 
    7 => "10111111100111101110111011111110", 
    8 => "11000000000101011101011101111100", 
    9 => "00111110001101110110011001110110", 
    10 => "10111111011010100111000101100011", 
    11 => "00111111000001010000101001001001", 
    12 => "10111111001101011010110001011101", 
    13 => "10111111000000100100111110010110", 
    14 => "10111111011010110100011111111101", 
    15 => "10111110001100111111110011001110", 
    16 => "10111111010010010010111010100011", 
    17 => "10111111101001010011010110100011", 
    18 => "10111111001001111110100110110001", 
    19 => "10111111000011000101001011111101", 
    20 => "00111110100111001101111010001110", 
    21 => "00111101001110011111011110111001", 
    22 => "10111101000011100111001010101001", 
    23 => "10111110101111111011110010001010", 
    24 => "10111111000001001000111100110001", 
    25 => "10111111010010010011011101111111", 
    26 => "10111101000101001001010000011111", 
    27 => "00111110001110010010110111101111", 
    28 => "10111100001011101100111111111110", 
    29 => "10111111101000011101110111011001", 
    30 => "00111111100100101100000100010101", 
    31 => "00111110100011110101100000101010", 
    32 => "10111011101110010111000101110111", 
    33 => "10111100101110111001111001101100", 
    34 => "00111110011100001001010101010111", 
    35 => "00111111000100010110110000110111", 
    36 => "10111101010101111010010010011100", 
    37 => "00111101111010011011101110001100", 
    38 => "10111110001110011001100011110011", 
    39 => "10111111001110110010100011010001", 
    40 => "00111110011101000000001010100010", 
    41 => "00111110100100100010001000001010", 
    42 => "10111100100000001010011101100110", 
    43 => "00111101111111100010110010011011", 
    44 => "00111110011110111000100101100011", 
    45 => "00111110111100111001100011101000", 
    46 => "00111101100111110011111101000111", 
    47 => "00111101110111101101011101010110", 
    48 => "00111100101111111011010010101000", 
    49 => "00111110001101111100110001100101", 
    50 => "10111101001011010000101001110011", 
    51 => "00111111000001010101001011110010", 
    52 => "00111110001001111010010000111000", 
    53 => "10111100001100101111111110000101", 
    54 => "00111101111100001111101010111011", 
    55 => "00111110100010101101100010100001", 
    56 => "00111111000001100001100111001110", 
    57 => "10111101101110000000101010000011", 
    58 => "10111110011010000000010110001110", 
    59 => "00111110100000101010101000100000", 
    60 => "10111111000100100000101010110010", 
    61 => "00111110101110100011101000010101", 
    62 => "00111101011001011111000001100111", 
    63 => "00111110100100011100000001011101", 
    64 => "10111110011001001011111010101011", 
    65 => "00111111001110100111101110101000", 
    66 => "00111110111100100101010011101101", 
    67 => "10111110101010101101101100100000", 
    68 => "10111101110010101111001101110101", 
    69 => "00111110111010011100110100011010", 
    70 => "00111101000110110000111101110100", 
    71 => "10111111100101100110001011000101", 
    72 => "10111110111101011100011111111011", 
    73 => "00111110100111100101001101110110", 
    74 => "00111110010101111001000100101001", 
    75 => "10111110110001111101110000001100", 
    76 => "10111111010000111000010011100011", 
    77 => "10111110001111010011001100111101", 
    78 => "10111101111010110010111111111111", 
    79 => "00111111010111011011001101101110", 
    80 => "10111111010011110011100110110111", 
    81 => "10111111001110011101010110101011", 
    82 => "10111110110110010000000010110000", 
    83 => "10111111011101010001111111100000", 
    84 => "10111111100111101000011001011000", 
    85 => "10111111100110000100110000011110", 
    86 => "10111111011001111010000001101001", 
    87 => "10111111100011000110010010101000", 
    88 => "10111111101011110101001011010001", 
    89 => "00111111000111001101111001100110", 
    90 => "11000000001011001001010010101010", 
    91 => "11000000001001100011100010001101", 
    92 => "10111111100001010101000110111110", 
    93 => "10111111100110000011000001101111", 
    94 => "10111101001000100000010000001100", 
    95 => "00111111010000010000110100001100", 
    96 => "10111110001110110101111000010011", 
    97 => "00111111010010000000010111001000", 
    98 => "10111111101011001111011100001011", 
    99 => "10111111100011100100011100011010" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

