

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Dec  1 11:40:51 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.50 ns | 9.958 ns |   1.56 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 37.500 ns | 37.500 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                        |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                Instance                |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |call_ret3_dense_latency_0_0_0_s_fu_212  |dense_latency_0_0_0_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret1_dense_latency_0_0_0_1_fu_232  |dense_latency_0_0_0_1  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |grp_sigmoid_fu_252                      |sigmoid                |        1|        1| 12.500 ns | 12.500 ns |    1|    1| function |
        |call_ret2_relu_fu_274                   |relu                   |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        |call_ret_normalize_0_0_0_0_0_s_fu_294   |normalize_0_0_0_0_0_s  |        0|        0|    0 ns   |    0 ns   |    1|    1| function |
        +----------------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       6|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        8|    114|        2|   17453|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      36|    -|
|Register             |        -|      -|      710|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        8|    114|      712|   17495|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |      4|    ~0   |       5|  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      2|    ~0   |       2|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------+---------+-------+---+------+-----+
    |                Instance                |         Module        | BRAM_18K| DSP48E| FF|  LUT | URAM|
    +----------------------------------------+-----------------------+---------+-------+---+------+-----+
    |call_ret1_dense_latency_0_0_0_1_fu_232  |dense_latency_0_0_0_1  |        0|    114|  0|  4073|    0|
    |call_ret3_dense_latency_0_0_0_s_fu_212  |dense_latency_0_0_0_s  |        0|      0|  0|  9127|    0|
    |call_ret_normalize_0_0_0_0_0_s_fu_294   |normalize_0_0_0_0_0_s  |        0|      0|  0|   455|    0|
    |call_ret2_relu_fu_274                   |relu                   |        0|      0|  0|  1424|    0|
    |grp_sigmoid_fu_252                      |sigmoid                |        8|      0|  2|  2374|    0|
    +----------------------------------------+-----------------------+---------+-------+---+------+-----+
    |Total                                   |                       |        8|    114|  2| 17453|    0|
    +----------------------------------------+-----------------------+---------+-------+---+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|   6|           3|           4|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |input_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_V_ap_vld_preg    |   9|          2|    1|          2|
    |input_V_blk_n          |   9|          2|    1|          2|
    |input_V_in_sig         |   9|          2|  192|        384|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|  195|        390|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |grp_sigmoid_fu_252_ap_start_reg  |    1|   0|    1|          0|
    |input_V_ap_vld_preg              |    1|   0|    1|          0|
    |input_V_preg                     |  192|   0|  192|          0|
    |layer3_out_0_V_reg_668           |   16|   0|   16|          0|
    |layer3_out_10_V_reg_718          |   16|   0|   16|          0|
    |layer3_out_11_V_reg_723          |   16|   0|   16|          0|
    |layer3_out_12_V_reg_728          |   16|   0|   16|          0|
    |layer3_out_13_V_reg_733          |   16|   0|   16|          0|
    |layer3_out_14_V_reg_738          |   16|   0|   16|          0|
    |layer3_out_15_V_reg_743          |   16|   0|   16|          0|
    |layer3_out_1_V_reg_673           |   16|   0|   16|          0|
    |layer3_out_2_V_reg_678           |   16|   0|   16|          0|
    |layer3_out_3_V_reg_683           |   16|   0|   16|          0|
    |layer3_out_4_V_reg_688           |   16|   0|   16|          0|
    |layer3_out_5_V_reg_693           |   16|   0|   16|          0|
    |layer3_out_6_V_reg_698           |   16|   0|   16|          0|
    |layer3_out_7_V_reg_703           |   16|   0|   16|          0|
    |layer3_out_8_V_reg_708           |   16|   0|   16|          0|
    |layer3_out_9_V_reg_713           |   16|   0|   16|          0|
    |layer6_out_0_V_reg_748           |   16|   0|   16|          0|
    |layer6_out_10_V_reg_798          |   16|   0|   16|          0|
    |layer6_out_11_V_reg_803          |   16|   0|   16|          0|
    |layer6_out_12_V_reg_808          |   16|   0|   16|          0|
    |layer6_out_13_V_reg_813          |   16|   0|   16|          0|
    |layer6_out_14_V_reg_818          |   16|   0|   16|          0|
    |layer6_out_15_V_reg_823          |   16|   0|   16|          0|
    |layer6_out_1_V_reg_753           |   16|   0|   16|          0|
    |layer6_out_2_V_reg_758           |   16|   0|   16|          0|
    |layer6_out_3_V_reg_763           |   16|   0|   16|          0|
    |layer6_out_4_V_reg_768           |   16|   0|   16|          0|
    |layer6_out_5_V_reg_773           |   16|   0|   16|          0|
    |layer6_out_6_V_reg_778           |   16|   0|   16|          0|
    |layer6_out_7_V_reg_783           |   16|   0|   16|          0|
    |layer6_out_8_V_reg_788           |   16|   0|   16|          0|
    |layer6_out_9_V_reg_793           |   16|   0|   16|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            |  710|   0|  710|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|input_V_ap_vld           |  in |    1|   ap_vld   |      input_V     |    pointer   |
|input_V                  |  in |  192|   ap_vld   |      input_V     |    pointer   |
|layer8_out_0_V           | out |   16|   ap_vld   |  layer8_out_0_V  |    pointer   |
|layer8_out_0_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_0_V  |    pointer   |
|layer8_out_1_V           | out |   16|   ap_vld   |  layer8_out_1_V  |    pointer   |
|layer8_out_1_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_1_V  |    pointer   |
|layer8_out_2_V           | out |   16|   ap_vld   |  layer8_out_2_V  |    pointer   |
|layer8_out_2_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_2_V  |    pointer   |
|layer8_out_3_V           | out |   16|   ap_vld   |  layer8_out_3_V  |    pointer   |
|layer8_out_3_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_3_V  |    pointer   |
|layer8_out_4_V           | out |   16|   ap_vld   |  layer8_out_4_V  |    pointer   |
|layer8_out_4_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_4_V  |    pointer   |
|layer8_out_5_V           | out |   16|   ap_vld   |  layer8_out_5_V  |    pointer   |
|layer8_out_5_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_5_V  |    pointer   |
|layer8_out_6_V           | out |   16|   ap_vld   |  layer8_out_6_V  |    pointer   |
|layer8_out_6_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_6_V  |    pointer   |
|layer8_out_7_V           | out |   16|   ap_vld   |  layer8_out_7_V  |    pointer   |
|layer8_out_7_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_7_V  |    pointer   |
|layer8_out_8_V           | out |   16|   ap_vld   |  layer8_out_8_V  |    pointer   |
|layer8_out_8_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_8_V  |    pointer   |
|layer8_out_9_V           | out |   16|   ap_vld   |  layer8_out_9_V  |    pointer   |
|layer8_out_9_V_ap_vld    | out |    1|   ap_vld   |  layer8_out_9_V  |    pointer   |
|layer8_out_10_V          | out |   16|   ap_vld   |  layer8_out_10_V |    pointer   |
|layer8_out_10_V_ap_vld   | out |    1|   ap_vld   |  layer8_out_10_V |    pointer   |
|layer8_out_11_V          | out |   16|   ap_vld   |  layer8_out_11_V |    pointer   |
|layer8_out_11_V_ap_vld   | out |    1|   ap_vld   |  layer8_out_11_V |    pointer   |
|layer8_out_12_V          | out |   16|   ap_vld   |  layer8_out_12_V |    pointer   |
|layer8_out_12_V_ap_vld   | out |    1|   ap_vld   |  layer8_out_12_V |    pointer   |
|layer8_out_13_V          | out |   16|   ap_vld   |  layer8_out_13_V |    pointer   |
|layer8_out_13_V_ap_vld   | out |    1|   ap_vld   |  layer8_out_13_V |    pointer   |
|layer8_out_14_V          | out |   16|   ap_vld   |  layer8_out_14_V |    pointer   |
|layer8_out_14_V_ap_vld   | out |    1|   ap_vld   |  layer8_out_14_V |    pointer   |
|layer8_out_15_V          | out |   16|   ap_vld   |  layer8_out_15_V |    pointer   |
|layer8_out_15_V_ap_vld   | out |    1|   ap_vld   |  layer8_out_15_V |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

