// Seed: 3210394430
module module_0 (
    output supply0 id_0
    , id_11,
    input supply0 id_1,
    output uwire id_2,
    output tri id_3,
    output tri1 id_4,
    output tri id_5,
    input supply0 id_6,
    input tri1 id_7
    , id_12,
    input supply1 id_8,
    output supply1 id_9
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    output wire id_8,
    input tri1 id_9
);
  assign id_7 = id_3;
  logic [-1 : 1] id_11;
  ;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_7,
      id_7,
      id_7,
      id_2,
      id_6,
      id_6,
      id_3,
      id_8
  );
  assign modCall_1.id_1 = 0;
endmodule
