{
    "code": "```verilog\nmodule TopModule (\n    input wire x,  // 1-bit input, unsigned\n    input wire y,  // 1-bit input, unsigned\n    output wire z  // 1-bit output, unsigned\n);\n\n    // Implement the boolean function z = (x ^ y) & x\n    assign z = (x ^ y) & x;\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}