Analysis & Synthesis report for my_first_fpga
Tue Nov 05 21:56:39 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |my_first_fpga|LCDsteuerung:inst8|state_R
 11. State Machine - |my_first_fpga|lcddriver:inst7|lcd_states
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram
 18. Parameter Settings for User Entity Instance: lcddriver:inst7
 19. Parameter Settings for User Entity Instance: lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component
 20. Parameter Settings for User Entity Instance: pll:inst1|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: clkGen_verilog:inst3
 22. Parameter Settings for Inferred Entity Instance: timeAndDateClock:inst|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: timeAndDateClock:inst|lpm_divide:Mod1
 24. Parameter Settings for Inferred Entity Instance: timeAndDateClock:inst|lpm_divide:Mod2
 25. scfifo Parameter Settings by Entity Instance
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "lcddriver:inst7|FIFO:MAP_FIFO"
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 05 21:56:39 2024       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; my_first_fpga                               ;
; Top-level Entity Name              ; my_first_fpga                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 477                                         ;
;     Total combinational functions  ; 462                                         ;
;     Dedicated logic registers      ; 232                                         ;
; Total registers                    ; 232                                         ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 512                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; my_first_fpga      ; my_first_fpga      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+
; my_first_fpga.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/intelFPGA_lite/FPGA Lab/Lab 3/my_first_fpga.bdf                    ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File         ; C:/intelFPGA_lite/FPGA Lab/Lab 3/pll.v                                ;         ;
; lcddriver.vhd                    ; yes             ; Auto-Found VHDL File               ; C:/intelFPGA_lite/FPGA Lab/Lab 3/lcddriver.vhd                        ;         ;
; fifo.vhd                         ; yes             ; Auto-Found Wizard-Generated File   ; C:/intelFPGA_lite/FPGA Lab/Lab 3/fifo.vhd                             ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf          ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_regfifo.inc       ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_dpfifo.inc        ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_i2fifo.inc        ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.inc        ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/a_f2fifo.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/aglobal170.inc      ;         ;
; db/scfifo_so01.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/scfifo_so01.tdf                   ;         ;
; db/a_dpfifo_3v01.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf                 ;         ;
; db/altsyncram_rpb1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/altsyncram_rpb1.tdf               ;         ;
; db/cmpr_is8.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cmpr_is8.tdf                      ;         ;
; db/cntr_vnb.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cntr_vnb.tdf                      ;         ;
; db/cntr_co7.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cntr_co7.tdf                      ;         ;
; db/cntr_0ob.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cntr_0ob.tdf                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/pll_altpll.v                      ;         ;
; lcdsteuerung.vhd                 ; yes             ; Auto-Found VHDL File               ; C:/intelFPGA_lite/FPGA Lab/Lab 3/lcdsteuerung.vhd                     ;         ;
; timeanddateclock.v               ; yes             ; Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v                   ;         ;
; clkgen_verilog.v                 ; yes             ; Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/clkgen_verilog.v                     ;         ;
; setfixtimeanddate.v              ; yes             ; Auto-Found Verilog HDL File        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/setfixtimeanddate.v                  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; db/lpm_divide_p9m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/lpm_divide_p9m.tdf                ;         ;
; db/sign_div_unsign_ekh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/sign_div_unsign_ekh.tdf           ;         ;
; db/alt_u_div_g4f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/alt_u_div_g4f.tdf                 ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/add_sub_7pc.tdf                   ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/add_sub_8pc.tdf                   ;         ;
; db/lpm_divide_r9m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/lpm_divide_r9m.tdf                ;         ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/sign_div_unsign_hkh.tdf           ;         ;
; db/alt_u_div_m4f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/alt_u_div_m4f.tdf                 ;         ;
; db/lpm_divide_g9m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/lpm_divide_g9m.tdf                ;         ;
; db/sign_div_unsign_5kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/sign_div_unsign_5kh.tdf           ;         ;
; db/alt_u_div_u3f.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/intelFPGA_lite/FPGA Lab/Lab 3/db/alt_u_div_u3f.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 477                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 462                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 222                                                                          ;
;     -- 3 input functions                    ; 66                                                                           ;
;     -- <=2 input functions                  ; 174                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 383                                                                          ;
;     -- arithmetic mode                      ; 79                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 232                                                                          ;
;     -- Dedicated logic registers            ; 232                                                                          ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 15                                                                           ;
; Total memory bits                           ; 512                                                                          ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:inst1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 249                                                                          ;
; Total fan-out                               ; 2494                                                                         ;
; Average fan-out                             ; 3.33                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |my_first_fpga                              ; 462 (1)             ; 232 (0)                   ; 512         ; 0            ; 0       ; 0         ; 15   ; 0            ; |my_first_fpga                                                                                                                               ; my_first_fpga       ; work         ;
;    |LCDsteuerung:inst8|                     ; 189 (189)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|LCDsteuerung:inst8                                                                                                            ; LCDsteuerung        ; work         ;
;    |clkGen_verilog:inst3|                   ; 43 (43)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|clkGen_verilog:inst3                                                                                                          ; clkGen_verilog      ; work         ;
;    |lcddriver:inst7|                        ; 126 (92)            ; 80 (55)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7                                                                                                               ; lcddriver           ; work         ;
;       |FIFO:MAP_FIFO|                       ; 34 (0)              ; 25 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO                                                                                                 ; FIFO                ; work         ;
;          |scfifo:scfifo_component|          ; 34 (0)              ; 25 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component                                                                         ; scfifo              ; work         ;
;             |scfifo_so01:auto_generated|    ; 34 (0)              ; 25 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated                                              ; scfifo_so01         ; work         ;
;                |a_dpfifo_3v01:dpfifo|       ; 34 (20)             ; 25 (11)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo                         ; a_dpfifo_3v01       ; work         ;
;                   |altsyncram_rpb1:FIFOram| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram ; altsyncram_rpb1     ; work         ;
;                   |cntr_0ob:wr_ptr|         ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr         ; cntr_0ob            ; work         ;
;                   |cntr_co7:usedw_counter|  ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter  ; cntr_co7            ; work         ;
;                   |cntr_vnb:rd_ptr_msb|     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb     ; cntr_vnb            ; work         ;
;    |pll:inst1|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|pll:inst1                                                                                                                     ; pll                 ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|pll:inst1|altpll:altpll_component                                                                                             ; altpll              ; work         ;
;          |pll_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|pll:inst1|altpll:altpll_component|pll_altpll:auto_generated                                                                   ; pll_altpll          ; work         ;
;    |timeAndDateClock:inst|                  ; 103 (99)            ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|timeAndDateClock:inst                                                                                                         ; timeAndDateClock    ; work         ;
;       |lpm_divide:Mod2|                     ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|timeAndDateClock:inst|lpm_divide:Mod2                                                                                         ; lpm_divide          ; work         ;
;          |lpm_divide_g9m:auto_generated|    ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|timeAndDateClock:inst|lpm_divide:Mod2|lpm_divide_g9m:auto_generated                                                           ; lpm_divide_g9m      ; work         ;
;             |sign_div_unsign_5kh:divider|   ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|timeAndDateClock:inst|lpm_divide:Mod2|lpm_divide_g9m:auto_generated|sign_div_unsign_5kh:divider                               ; sign_div_unsign_5kh ; work         ;
;                |alt_u_div_u3f:divider|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |my_first_fpga|timeAndDateClock:inst|lpm_divide:Mod2|lpm_divide_g9m:auto_generated|sign_div_unsign_5kh:divider|alt_u_div_u3f:divider         ; alt_u_div_u3f       ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |my_first_fpga|pll:inst1 ; pll.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |my_first_fpga|LCDsteuerung:inst8|state_R                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+------------------------+-------------------------+------------------------+-----------------------+-----------------------+----------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------+---------------------+--------------------+
; Name                      ; state_R.updateStates ; state_R.updateMinuteStart ; state_R.updateDCFenable ; state_R.updateYearLow ; state_R.updateYearHigh ; state_R.updateMonthLow ; state_R.updateMonthHigh ; state_R.updateTimezone ; state_R.updateWeekday ; state_R.updateDayHigh ; state_R.updateDayLow ; state_R.updateHourHigh ; state_R.updateHourLow ; state_R.updateMinHigh ; state_R.updateMinLow ; state_R.updateSecHigh ; state_R.updateSecLow ; state_R.check ; state_R.updateFrame ; state_R.writeFrame ;
+---------------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+------------------------+-------------------------+------------------------+-----------------------+-----------------------+----------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------+---------------------+--------------------+
; state_R.writeFrame        ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 0                  ;
; state_R.updateFrame       ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 1                   ; 1                  ;
; state_R.check             ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 1             ; 0                   ; 1                  ;
; state_R.updateSecLow      ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 1                    ; 0             ; 0                   ; 1                  ;
; state_R.updateSecHigh     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 1                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMinLow      ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 1                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMinHigh     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 1                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateHourLow     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 1                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateHourHigh    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 1                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateDayLow      ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 1                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateDayHigh     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 1                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateWeekday     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 1                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateTimezone    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 1                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMonthHigh   ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 1                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMonthLow    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 1                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateYearHigh    ; 0                    ; 0                         ; 0                       ; 0                     ; 1                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateYearLow     ; 0                    ; 0                         ; 0                       ; 1                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateDCFenable   ; 0                    ; 0                         ; 1                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMinuteStart ; 0                    ; 1                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateStates      ; 1                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
+---------------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+------------------------+-------------------------+------------------------+-----------------------+-----------------------+----------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------+---------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |my_first_fpga|lcddriver:inst7|lcd_states                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+----------------------+----------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; Name                 ; lcd_states.rd_bf1 ; lcd_states.rd_bf0 ; lcd_states.wrcr1 ; lcd_states.wrcr0 ; lcd_states.wrad1 ; lcd_states.wrad0 ; lcd_states.shift1 ; lcd_states.shift0 ; lcd_states.blinkOff1 ; lcd_states.blinkOff0 ; lcd_states.blink1 ; lcd_states.blink0 ; lcd_states.mode1 ; lcd_states.mode0 ; lcd_states.clear1 ; lcd_states.clear0 ; lcd_states.onoff1 ; lcd_states.onoff0 ; lcd_states.set1 ; lcd_states.set0 ; lcd_states.init ; lcd_states.init7b ; lcd_states.init7a ; lcd_states.init6b ; lcd_states.init6a ; lcd_states.init5b ; lcd_states.init5a ; lcd_states.init4b ; lcd_states.init4a ; lcd_states.init3b ; lcd_states.init3a ; lcd_states.init2b ; lcd_states.init2a ; lcd_states.init1b ; lcd_states.init1a ; lcd_states.hold ;
+----------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+----------------------+----------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; lcd_states.hold      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ;
; lcd_states.init1a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1               ;
; lcd_states.init1b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1               ;
; lcd_states.init2a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init2b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init3a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init3b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init4a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init4b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init5a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init5b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init6a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init6b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init7a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init7b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.set0      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.set1      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.onoff0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.onoff1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.clear0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.clear1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.mode0     ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.mode1     ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blink0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blink1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blinkOff0 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 1                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blinkOff1 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.shift0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.shift1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrad0     ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrad1     ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrcr0     ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrcr1     ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.rd_bf0    ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.rd_bf1    ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
+----------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+----------------------+----------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+----------------------------------------------+--------------------------------------------------------+
; Register name                                ; Reason for Removal                                     ;
+----------------------------------------------+--------------------------------------------------------+
; timeAndDateClock:inst|timeAndDate_Out[42,43] ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|data_mode_out[0]          ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|address_Col_out[5]        ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|display_shift_out[0,1]    ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|cursor_on_out             ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|cursor_blink_out          ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|Display_Shift_R[0,1]         ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|cursor_On_R                  ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|Cursor_blink_R               ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|states_R[1..5]            ; Merged with LCDsteuerung:inst8|states_R[0]             ;
; LCDsteuerung:inst8|timezone_R[1]             ; Merged with LCDsteuerung:inst8|timezone_R[0]           ;
; LCDsteuerung:inst8|states_R[0]               ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|minute_Start_R            ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|dcf_Enable_R              ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|timezone_R[0]             ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|state_R.updateMinuteStart ; Merged with LCDsteuerung:inst8|state_R.updateDCFenable ;
; LCDsteuerung:inst8|state_R.updateTimezone    ; Merged with LCDsteuerung:inst8|state_R.updateDCFenable ;
; LCDsteuerung:inst8|state_R.updateFrame       ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|state_R.updateDCFenable   ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|state_R.updateStates      ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|data_Out[7]               ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst8|address_Col_out[4]        ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init              ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init1a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init1b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init2a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init2b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init3a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init3b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init4a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init4b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init5a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init5b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init6a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init6b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init7a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|lcd_states.init7b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst7|wait_counter[0..6]           ; Stuck at GND due to stuck port clock_enable            ;
; Total Number of Removed Registers = 51       ;                                                        ;
+----------------------------------------------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                            ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------+
; lcddriver:inst7|lcd_states.init           ; Stuck at GND              ; lcddriver:inst7|wait_counter[6], lcddriver:inst7|wait_counter[5], ;
;                                           ; due to stuck port data_in ; lcddriver:inst7|wait_counter[4], lcddriver:inst7|wait_counter[3], ;
;                                           ;                           ; lcddriver:inst7|wait_counter[2], lcddriver:inst7|wait_counter[1], ;
;                                           ;                           ; lcddriver:inst7|wait_counter[0]                                   ;
; timeAndDateClock:inst|timeAndDate_Out[43] ; Stuck at GND              ; LCDsteuerung:inst8|data_Out[7]                                    ;
;                                           ; due to stuck port data_in ;                                                                   ;
; LCDsteuerung:inst8|state_R.updateStates   ; Stuck at GND              ; LCDsteuerung:inst8|address_Col_out[4]                             ;
;                                           ; due to stuck port data_in ;                                                                   ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 232   ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 200   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 119   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LCDsteuerung:inst8|day_Low_R[0]        ; 2       ;
; LCDsteuerung:inst8|month_Low_R[0]      ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |my_first_fpga|clkGen_verilog:inst3|counter[13]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |my_first_fpga|lcddriver:inst7|wait_counter[4]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[38] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[19] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[15] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[3]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[4]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[9]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[12] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[32] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[41] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[26] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[24] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |my_first_fpga|timeAndDateClock:inst|timeAndDate_Out[23] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|weekday_R[0]           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|sec_Low_R[0]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|sec_High_R[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|min_Low_R[1]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|min_High_R[2]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|hour_Low_R[3]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|hour_High_R[1]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|day_Low_R[3]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|day_High_R[0]          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|month_Low_R[1]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|year_High_R[0]         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|year_Low_R[0]          ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |my_first_fpga|LCDsteuerung:inst8|write_Count_R[1]       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |my_first_fpga|lcddriver:inst7|lcd_states                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcddriver:inst7 ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; clk_freqeuncy  ; 10000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; lpm_width               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                            ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_so01  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst1|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkGen_verilog:inst3 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; freq_divider   ; 10000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeAndDateClock:inst|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 7              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_p9m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeAndDateClock:inst|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                      ;
; LPM_WIDTHD             ; 9              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_r9m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: timeAndDateClock:inst|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_g9m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                          ;
;     -- lpm_width           ; 16                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                    ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:inst1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcddriver:inst7|FIFO:MAP_FIFO"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data[15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; usedw    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ff         ; 232                         ;
;     CLR               ; 78                          ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 114                         ;
;     ENA CLR SCLR      ; 5                           ;
;     SCLR              ; 31                          ;
;     plain             ; 1                           ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 464                         ;
;     arith             ; 79                          ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 4                           ;
;     normal            ; 385                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 62                          ;
;         4 data inputs ; 222                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 05 21:56:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off my_first_fpga -c my_first_fpga
Warning (125092): Tcl Script File counter_bus_mux.qip not found
    Info (125063): set_global_assignment -name QIP_FILE counter_bus_mux.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file my_first_fpga.bdf
    Info (12023): Found entity 1: my_first_fpga
Warning (12019): Can't analyze file -- file simple_counter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/intelFPGA_lite/FPGA Lab/Lab 3/pll.v Line: 40
Info (12127): Elaborating entity "my_first_fpga" for the top level hierarchy
Warning (12125): Using design file lcddriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lcddriver-communicate File: C:/intelFPGA_lite/FPGA Lab/Lab 3/lcddriver.vhd Line: 80
    Info (12023): Found entity 1: lcddriver File: C:/intelFPGA_lite/FPGA Lab/Lab 3/lcddriver.vhd Line: 32
Info (12128): Elaborating entity "lcddriver" for hierarchy "lcddriver:inst7"
Warning (12125): Using design file fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fifo-SYN File: C:/intelFPGA_lite/FPGA Lab/Lab 3/fifo.vhd Line: 61
    Info (12023): Found entity 1: FIFO File: C:/intelFPGA_lite/FPGA Lab/Lab 3/fifo.vhd Line: 45
Info (12128): Elaborating entity "FIFO" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/lcddriver.vhd Line: 221
Info (12128): Elaborating entity "scfifo" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/fifo.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/fifo.vhd Line: 101
Info (12133): Instantiated megafunction "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component" with the following parameter: File: C:/intelFPGA_lite/FPGA Lab/Lab 3/fifo.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "APEX20KE"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_so01.tdf
    Info (12023): Found entity 1: scfifo_so01 File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/scfifo_so01.tdf Line: 25
Info (12128): Elaborating entity "scfifo_so01" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v01.tdf
    Info (12023): Found entity 1: a_dpfifo_3v01 File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_3v01" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/scfifo_so01.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf
    Info (12023): Found entity 1: altsyncram_rpb1 File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/altsyncram_rpb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rpb1" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cmpr_is8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cmpr_is8:almost_full_comparer" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf Line: 56
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cmpr_is8:three_comparison" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cntr_vnb.tdf Line: 26
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info (12023): Found entity 1: cntr_co7 File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cntr_co7.tdf Line: 26
Info (12128): Elaborating entity "cntr_co7" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/cntr_0ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "lcddriver:inst7|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/a_dpfifo_3v01.tdf Line: 60
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst1"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst1|altpll:altpll_component" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll:inst1|altpll:altpll_component" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/pll.v Line: 91
Info (12133): Instantiated megafunction "pll:inst1|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/FPGA Lab/Lab 3/pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:inst1|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file lcdsteuerung.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LCDsteuerung-a File: C:/intelFPGA_lite/FPGA Lab/Lab 3/lcdsteuerung.vhd Line: 56
    Info (12023): Found entity 1: LCDsteuerung File: C:/intelFPGA_lite/FPGA Lab/Lab 3/lcdsteuerung.vhd Line: 28
Info (12128): Elaborating entity "LCDsteuerung" for hierarchy "LCDsteuerung:inst8"
Warning (10492): VHDL Process Statement warning at lcdsteuerung.vhd(274): signal "DCF_Enable_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/FPGA Lab/Lab 3/lcdsteuerung.vhd Line: 274
Warning (12125): Using design file timeanddateclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timeAndDateClock File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 18
Info (12128): Elaborating entity "timeAndDateClock" for hierarchy "timeAndDateClock:inst"
Warning (10036): Verilog HDL or VHDL warning at timeanddateclock.v(41): object "timezone" assigned a value but never read File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 41
Warning (10230): Verilog HDL assignment warning at timeanddateclock.v(45): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 45
Warning (12125): Using design file clkgen_verilog.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clkGen_verilog File: C:/intelFPGA_lite/FPGA Lab/Lab 3/clkgen_verilog.v Line: 1
Info (12128): Elaborating entity "clkGen_verilog" for hierarchy "clkGen_verilog:inst3"
Warning (10230): Verilog HDL assignment warning at clkgen_verilog.v(27): truncated value with size 32 to match size of target (31) File: C:/intelFPGA_lite/FPGA Lab/Lab 3/clkgen_verilog.v Line: 27
Warning (12125): Using design file setfixtimeanddate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: setFixTimeAndDate File: C:/intelFPGA_lite/FPGA Lab/Lab 3/setfixtimeanddate.v Line: 18
Info (12128): Elaborating entity "setFixTimeAndDate" for hierarchy "setFixTimeAndDate:inst2"
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeAndDateClock:inst|Mod0" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeAndDateClock:inst|Mod1" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "timeAndDateClock:inst|Mod2" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 78
Info (12130): Elaborated megafunction instantiation "timeAndDateClock:inst|lpm_divide:Mod0" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 46
Info (12133): Instantiated megafunction "timeAndDateClock:inst|lpm_divide:Mod0" with the following parameter: File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf
    Info (12023): Found entity 1: lpm_divide_p9m File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/lpm_divide_p9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf
    Info (12023): Found entity 1: alt_u_div_g4f File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/alt_u_div_g4f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "timeAndDateClock:inst|lpm_divide:Mod1" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 46
Info (12133): Instantiated megafunction "timeAndDateClock:inst|lpm_divide:Mod1" with the following parameter: File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 46
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_r9m.tdf
    Info (12023): Found entity 1: lpm_divide_r9m File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/lpm_divide_r9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hkh File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/sign_div_unsign_hkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf
    Info (12023): Found entity 1: alt_u_div_m4f File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/alt_u_div_m4f.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "timeAndDateClock:inst|lpm_divide:Mod2" File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 78
Info (12133): Instantiated megafunction "timeAndDateClock:inst|lpm_divide:Mod2" with the following parameter: File: C:/intelFPGA_lite/FPGA Lab/Lab 3/timeanddateclock.v Line: 78
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_g9m.tdf
    Info (12023): Found entity 1: lpm_divide_g9m File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/lpm_divide_g9m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5kh File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/sign_div_unsign_5kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u3f.tdf
    Info (12023): Found entity 1: alt_u_div_u3f File: C:/intelFPGA_lite/FPGA Lab/Lab 3/db/alt_u_div_u3f.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/FPGA Lab/Lab 3/lcdsteuerung.vhd Line: 612
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_Constract" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 550 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 518 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Tue Nov 05 21:56:39 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


