<stg><name>ClefiaKeySet256_Pipeline_ByteXor_label23</name>


<trans_list>

<trans id="47" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %idx_i27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_i27"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %or_ln364_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln364

]]></Node>
<StgValue><ssdm name="or_ln364_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %add_ln381_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln381

]]></Node>
<StgValue><ssdm name="add_ln381_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i5 0, i5 %idx_i27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %while.body.i29

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
while.body.i29:0 %idx_i27_load = load i5 %idx_i27

]]></Node>
<StgValue><ssdm name="idx_i27_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i29:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i29:2 %icmp_ln123 = icmp_eq  i5 %idx_i27_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
while.body.i29:3 %add_ln124 = add i5 %idx_i27_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i29:4 %br_ln123 = br i1 %icmp_ln123, void %while.body.split.i40, void %ByteXor.112.exit41.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="5">
<![CDATA[
while.body.split.i40:4 %zext_ln121_6 = zext i5 %idx_i27_load

]]></Node>
<StgValue><ssdm name="zext_ln121_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body.split.i40:5 %add_ln121 = add i9 %add_ln381_read, i9 %zext_ln121_6

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
while.body.split.i40:6 %zext_ln121_7 = zext i9 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i40:7 %con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln121_7

]]></Node>
<StgValue><ssdm name="con256_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i40:13 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.split.i40:16 %store_ln123 = store i5 %add_ln124, i5 %idx_i27

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
while.body.split.i40:2 %zext_ln121_2 = zext i5 %idx_i27_load

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i40:8 %lk_addr = getelementptr i8 %lk, i64 0, i64 %zext_ln121_2

]]></Node>
<StgValue><ssdm name="lk_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i40:12 %lk_load = load i5 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="9">
<![CDATA[
while.body.split.i40:13 %con256_load = load i9 %con256_addr

]]></Node>
<StgValue><ssdm name="con256_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
ByteXor.112.exit41.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
while.body.split.i40:0 %specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln23"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.split.i40:1 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i40:3 %zext_ln121 = zext i5 %idx_i27_load

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i40:9 %add_ln121_1 = add i8 %or_ln364_read, i8 %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
while.body.split.i40:10 %zext_ln121_8 = zext i8 %add_ln121_1

]]></Node>
<StgValue><ssdm name="zext_ln121_8"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body.split.i40:11 %rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_8

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="5">
<![CDATA[
while.body.split.i40:12 %lk_load = load i5 %lk_addr

]]></Node>
<StgValue><ssdm name="lk_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i40:14 %xor_ln124 = xor i8 %con256_load, i8 %lk_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
while.body.split.i40:15 %store_ln124 = store i8 %xor_ln124, i8 %rk_addr

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
while.body.split.i40:17 %br_ln123 = br void %while.body.i29

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="add_ln381" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln381"/></StgValue>
</port>
<port id="49" name="lk" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lk"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="or_ln364" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln364"/></StgValue>
</port>
<port id="51" name="rk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="con256" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="con256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="idx_i27" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_Read.ap_auto.i8" to="or_ln364_read" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="or_ln364" to="or_ln364_read" fromId="50" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i9" to="add_ln381_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="add_ln381" to="add_ln381_read" fromId="48" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_61" to="store_ln0" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="idx_i27" to="store_ln0" fromId="6" toId="9">
</dataflow>
<dataflow id="64" from="idx_i27" to="idx_i27_load" fromId="6" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="71" from="idx_i27_load" to="icmp_ln123" fromId="11" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="icmp_ln123" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="idx_i27_load" to="add_ln124" fromId="11" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="add_ln124" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="icmp_ln123" to="br_ln123" fromId="13" toId="15">
</dataflow>
<dataflow id="78" from="idx_i27_load" to="zext_ln121_6" fromId="11" toId="16">
</dataflow>
<dataflow id="79" from="add_ln381_read" to="add_ln121" fromId="8" toId="17">
</dataflow>
<dataflow id="80" from="zext_ln121_6" to="add_ln121" fromId="16" toId="17">
</dataflow>
<dataflow id="81" from="add_ln121" to="zext_ln121_7" fromId="17" toId="18">
</dataflow>
<dataflow id="82" from="con256" to="con256_addr" fromId="52" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_83" to="con256_addr" fromId="83" toId="19">
</dataflow>
<dataflow id="85" from="zext_ln121_7" to="con256_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="con256_addr" to="con256_load" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="add_ln124" to="store_ln123" fromId="14" toId="21">
</dataflow>
<dataflow id="88" from="idx_i27" to="store_ln123" fromId="6" toId="21">
</dataflow>
<dataflow id="89" from="idx_i27_load" to="zext_ln121_2" fromId="11" toId="22">
</dataflow>
<dataflow id="90" from="lk" to="lk_addr" fromId="49" toId="23">
</dataflow>
<dataflow id="91" from="StgValue_83" to="lk_addr" fromId="83" toId="23">
</dataflow>
<dataflow id="92" from="zext_ln121_2" to="lk_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="93" from="lk_addr" to="lk_load" fromId="23" toId="24">
</dataflow>
<dataflow id="94" from="con256_addr" to="con256_load" fromId="19" toId="25">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecPipeline" to="specpipeline_ln23" fromId="95" toId="26">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln23" fromId="97" toId="26">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specpipeline_ln23" fromId="99" toId="26">
</dataflow>
<dataflow id="101" from="StgValue_99" to="specpipeline_ln23" fromId="99" toId="26">
</dataflow>
<dataflow id="102" from="StgValue_99" to="specpipeline_ln23" fromId="99" toId="26">
</dataflow>
<dataflow id="104" from="empty_0" to="specpipeline_ln23" fromId="103" toId="26">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecLoopName" to="specloopname_ln121" fromId="105" toId="27">
</dataflow>
<dataflow id="108" from="empty_8" to="specloopname_ln121" fromId="107" toId="27">
</dataflow>
<dataflow id="109" from="idx_i27_load" to="zext_ln121" fromId="11" toId="28">
</dataflow>
<dataflow id="110" from="or_ln364_read" to="add_ln121_1" fromId="7" toId="29">
</dataflow>
<dataflow id="111" from="zext_ln121" to="add_ln121_1" fromId="28" toId="29">
</dataflow>
<dataflow id="112" from="add_ln121_1" to="zext_ln121_8" fromId="29" toId="30">
</dataflow>
<dataflow id="113" from="rk" to="rk_addr" fromId="51" toId="31">
</dataflow>
<dataflow id="114" from="StgValue_83" to="rk_addr" fromId="83" toId="31">
</dataflow>
<dataflow id="115" from="zext_ln121_8" to="rk_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="116" from="lk_addr" to="lk_load" fromId="23" toId="32">
</dataflow>
<dataflow id="117" from="con256_load" to="xor_ln124" fromId="25" toId="33">
</dataflow>
<dataflow id="118" from="lk_load" to="xor_ln124" fromId="32" toId="33">
</dataflow>
<dataflow id="119" from="xor_ln124" to="store_ln124" fromId="33" toId="34">
</dataflow>
<dataflow id="120" from="rk_addr" to="store_ln124" fromId="31" toId="34">
</dataflow>
<dataflow id="121" from="icmp_ln123" to="StgValue_2" fromId="13" toId="2">
</dataflow>
<dataflow id="122" from="icmp_ln123" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
