# 1 "arch/arm64/boot/dts/arm/fvp-base-revc.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/arm/fvp-base-revc.dts"
# 11 "arch/arm64/boot/dts/arm/fvp-base-revc.dts"
/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 14 "arch/arm64/boot/dts/arm/fvp-base-revc.dts" 2

/memreserve/ 0x80000000 0x00010000;

# 1 "arch/arm64/boot/dts/arm/rtsm_ve-motherboard.dtsi" 1
# 10 "arch/arm64/boot/dts/arm/rtsm_ve-motherboard.dtsi"
/ {
 v2m_clk24mhz: clk24mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "v2m:clk24mhz";
 };

 v2m_refclk1mhz: refclk1mhz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <1000000>;
  clock-output-names = "v2m:refclk1mhz";
 };

 v2m_refclk32khz: refclk32khz {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <32768>;
  clock-output-names = "v2m:refclk32khz";
 };

 v2m_fixed_3v3: v2m-3v3 {
  compatible = "regulator-fixed";
  regulator-name = "3V3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 mcc {
  compatible = "arm,vexpress,config-bus";
  arm,vexpress,config-bridge = <&v2m_sysreg>;

  v2m_oscclk1: oscclk1 {

   compatible = "arm,vexpress-osc";
   arm,vexpress-sysreg,func = <1 1>;
   freq-range = <23750000 63500000>;
   #clock-cells = <0>;
   clock-output-names = "v2m:oscclk1";
  };

  reset {
   compatible = "arm,vexpress-reset";
   arm,vexpress-sysreg,func = <5 0>;
  };

  muxfpga {
   compatible = "arm,vexpress-muxfpga";
   arm,vexpress-sysreg,func = <7 0>;
  };

  shutdown {
   compatible = "arm,vexpress-shutdown";
   arm,vexpress-sysreg,func = <8 0>;
  };

  reboot {
   compatible = "arm,vexpress-reboot";
   arm,vexpress-sysreg,func = <9 0>;
  };

  dvimode {
   compatible = "arm,vexpress-dvimode";
   arm,vexpress-sysreg,func = <11 0>;
  };
 };

 bus@8000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges = <0 0x8000000 0 0x8000000 0x18000000>;

  motherboard-bus@8000000 {
   compatible = "arm,vexpress,v2m-p1", "simple-bus";
   #address-cells = <2>;
   #size-cells = <1>;
   ranges = <0 0 0 0x08000000 0x04000000>,
     <1 0 0 0x14000000 0x04000000>,
     <2 0 0 0x18000000 0x04000000>,
     <3 0 0 0x1c000000 0x04000000>,
     <4 0 0 0x0c000000 0x04000000>,
     <5 0 0 0x10000000 0x04000000>;

   flash@0 {
    compatible = "arm,vexpress-flash", "cfi-flash";
    reg = <0 0x00000000 0x04000000>,
          <4 0x00000000 0x04000000>;
    bank-width = <4>;
   };

   ethernet@202000000 {
    compatible = "smsc,lan91c111";
    reg = <2 0x02000000 0x10000>;
    interrupts = <15>;
   };

   iofpga-bus@300000000 {
    compatible = "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    ranges = <0 3 0 0x210000>;

    v2m_sysreg: sysreg@10000 {
     compatible = "arm,vexpress-sysreg";
     reg = <0x010000 0x1000>;
     gpio-controller;
     #gpio-cells = <2>;
    };

    v2m_sysctl: sysctl@20000 {
     compatible = "arm,sp810", "arm,primecell";
     reg = <0x020000 0x1000>;
     clocks = <&v2m_refclk32khz>, <&v2m_refclk1mhz>, <&v2m_clk24mhz>;
     clock-names = "refclk", "timclk", "apb_pclk";
     #clock-cells = <1>;
     clock-output-names = "timerclken0", "timerclken1", "timerclken2", "timerclken3";
     assigned-clocks = <&v2m_sysctl 0>, <&v2m_sysctl 1>, <&v2m_sysctl 3>, <&v2m_sysctl 3>;
     assigned-clock-parents = <&v2m_refclk1mhz>, <&v2m_refclk1mhz>, <&v2m_refclk1mhz>, <&v2m_refclk1mhz>;
    };

    aaci@40000 {
     compatible = "arm,pl041", "arm,primecell";
     reg = <0x040000 0x1000>;
     interrupts = <11>;
     clocks = <&v2m_clk24mhz>;
     clock-names = "apb_pclk";
    };

    mmc@50000 {
     compatible = "arm,pl180", "arm,primecell";
     reg = <0x050000 0x1000>;
     interrupts = <9>, <10>;
     cd-gpios = <&v2m_sysreg 0 0>;
     wp-gpios = <&v2m_sysreg 1 0>;
     max-frequency = <12000000>;
     vmmc-supply = <&v2m_fixed_3v3>;
     clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
     clock-names = "mclk", "apb_pclk";
    };

    kmi@60000 {
     compatible = "arm,pl050", "arm,primecell";
     reg = <0x060000 0x1000>;
     interrupts = <12>;
     clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
     clock-names = "KMIREFCLK", "apb_pclk";
    };

    kmi@70000 {
     compatible = "arm,pl050", "arm,primecell";
     reg = <0x070000 0x1000>;
     interrupts = <13>;
     clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
     clock-names = "KMIREFCLK", "apb_pclk";
    };

    v2m_serial0: serial@90000 {
     compatible = "arm,pl011", "arm,primecell";
     reg = <0x090000 0x1000>;
     interrupts = <5>;
     clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
     clock-names = "uartclk", "apb_pclk";
    };

    v2m_serial1: serial@a0000 {
     compatible = "arm,pl011", "arm,primecell";
     reg = <0x0a0000 0x1000>;
     interrupts = <6>;
     clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
     clock-names = "uartclk", "apb_pclk";
    };

    v2m_serial2: serial@b0000 {
     compatible = "arm,pl011", "arm,primecell";
     reg = <0x0b0000 0x1000>;
     interrupts = <7>;
     clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
     clock-names = "uartclk", "apb_pclk";
    };

    v2m_serial3: serial@c0000 {
     compatible = "arm,pl011", "arm,primecell";
     reg = <0x0c0000 0x1000>;
     interrupts = <8>;
     clocks = <&v2m_clk24mhz>, <&v2m_clk24mhz>;
     clock-names = "uartclk", "apb_pclk";
    };

    watchdog@f0000 {
     compatible = "arm,sp805", "arm,primecell";
     reg = <0x0f0000 0x1000>;
     interrupts = <0>;
     clocks = <&v2m_refclk32khz>, <&v2m_clk24mhz>;
     clock-names = "wdog_clk", "apb_pclk";
    };

    v2m_timer01: timer@110000 {
     compatible = "arm,sp804", "arm,primecell";
     reg = <0x110000 0x1000>;
     interrupts = <2>;
     clocks = <&v2m_sysctl 0>, <&v2m_sysctl 1>, <&v2m_clk24mhz>;
     clock-names = "timclken1", "timclken2", "apb_pclk";
    };

    v2m_timer23: timer@120000 {
     compatible = "arm,sp804", "arm,primecell";
     reg = <0x120000 0x1000>;
     interrupts = <3>;
     clocks = <&v2m_sysctl 2>, <&v2m_sysctl 3>, <&v2m_clk24mhz>;
     clock-names = "timclken1", "timclken2", "apb_pclk";
    };

    virtio@130000 {
     compatible = "virtio,mmio";
     reg = <0x130000 0x200>;
     interrupts = <42>;
    };

    rtc@170000 {
     compatible = "arm,pl031", "arm,primecell";
     reg = <0x170000 0x1000>;
     interrupts = <4>;
     clocks = <&v2m_clk24mhz>;
     clock-names = "apb_pclk";
    };

    clcd@1f0000 {
     compatible = "arm,pl111", "arm,primecell";
     reg = <0x1f0000 0x1000>;
     interrupt-names = "combined";
     interrupts = <14>;
     clocks = <&v2m_oscclk1>, <&v2m_clk24mhz>;
     clock-names = "clcdclk", "apb_pclk";
     memory-region = <&vram>;

     port {
      clcd_pads: endpoint {
       remote-endpoint = <&panel_in>;
       arm,pl11x,tft-r0g0b0-pads = <0 8 16>;
      };
     };
    };
   };
  };
 };
};
# 18 "arch/arm64/boot/dts/arm/fvp-base-revc.dts" 2
# 1 "arch/arm64/boot/dts/arm/rtsm_ve-motherboard-rs2.dtsi" 1






/ {
 bus@8000000 {
  motherboard-bus@8000000 {
   arm,v2m-memory-map = "rs2";

   iofpga-bus@300000000 {
    virtio@140000 {
     compatible = "virtio,mmio";
     reg = <0x140000 0x200>;
     interrupts = <43>;
    };

    virtio@150000 {
     compatible = "virtio,mmio";
     reg = <0x150000 0x200>;
     interrupts = <44>;
    };

    virtio@200000 {
     compatible = "virtio,mmio";
     reg = <0x200000 0x200>;
     interrupts = <46>;
     status = "disabled";
    };
   };
  };
 };
};
# 19 "arch/arm64/boot/dts/arm/fvp-base-revc.dts" 2

/ {
 model = "FVP Base RevC";
 compatible = "arm,fvp-base-revc", "arm,vexpress";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 aliases {
  serial0 = &v2m_serial0;
  serial1 = &v2m_serial1;
  serial2 = &v2m_serial2;
  serial3 = &v2m_serial3;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x000>;
   enable-method = "psci";
  };
  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
  };
  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x200>;
   enable-method = "psci";
  };
  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x300>;
   enable-method = "psci";
  };
  cpu4: cpu@10000 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x10000>;
   enable-method = "psci";
  };
  cpu5: cpu@10100 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x10100>;
   enable-method = "psci";
  };
  cpu6: cpu@10200 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x10200>;
   enable-method = "psci";
  };
  cpu7: cpu@10300 {
   device_type = "cpu";
   compatible = "arm,armv8";
   reg = <0x0 0x10300>;
   enable-method = "psci";
  };
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x00000000 0x80000000 0 0x80000000>,
        <0x00000008 0x80000000 0 0x80000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  vram: vram@18000000 {

   compatible = "shared-dma-pool";
   reg = <0x00000000 0x18000000 0 0x00800000>;
   no-map;
  };
 };

 gic: interrupt-controller@2f000000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  interrupt-controller;
  reg = <0x0 0x2f000000 0 0x10000>,
        <0x0 0x2f100000 0 0x200000>,
        <0x0 0x2c000000 0 0x2000>,
        <0x0 0x2c010000 0 0x2000>,
        <0x0 0x2c02f000 0 0x2000>;
  interrupts = <1 9 4>;

  its: msi-controller@2f020000 {
   #msi-cells = <1>;
   compatible = "arm,gic-v3-its";
   reg = <0x0 0x2f020000 0x0 0x20000>;
   msi-controller;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 spe-pmu {
  compatible = "arm,statistical-profiling-extension-v1";
  interrupts = <1 5 4>;
 };

 pci: pci@40000000 {
  #address-cells = <0x3>;
  #size-cells = <0x2>;
  #interrupt-cells = <0x1>;
  compatible = "pci-host-ecam-generic";
  device_type = "pci";
  bus-range = <0x0 0x1>;
  reg = <0x0 0x40000000 0x0 0x10000000>;
  ranges = <0x2000000 0x0 0x50000000 0x0 0x50000000 0x0 0x10000000>;
  interrupt-map = <0 0 0 1 &gic 0 0 0 168 4>,
    <0 0 0 2 &gic 0 0 0 169 4>,
    <0 0 0 3 &gic 0 0 0 170 4>,
    <0 0 0 4 &gic 0 0 0 171 4>;
  interrupt-map-mask = <0x0 0x0 0x0 0x7>;
  msi-map = <0x0 &its 0x0 0x10000>;
  iommu-map = <0x0 &smmu 0x0 0x10000>;

  dma-coherent;
 };

 smmu: iommu@2b400000 {
  compatible = "arm,smmu-v3";
  reg = <0x0 0x2b400000 0x0 0x100000>;
  interrupts = <0 74 1>,
        <0 79 1>,
        <0 75 1>,
        <0 77 1>;
  interrupt-names = "eventq", "gerror", "priq", "cmdq-sync";
  dma-coherent;
  #iommu-cells = <1>;
  msi-parent = <&its 0x10000>;
 };

 panel {
  compatible = "arm,rtsm-display";
  port {
   panel_in: endpoint {
    remote-endpoint = <&clcd_pads>;
   };
  };
 };

 bus@8000000 {
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 63>;
  interrupt-map = <0 0 0 &gic 0 0 0 0 4>,
    <0 0 1 &gic 0 0 0 1 4>,
    <0 0 2 &gic 0 0 0 2 4>,
    <0 0 3 &gic 0 0 0 3 4>,
    <0 0 4 &gic 0 0 0 4 4>,
    <0 0 5 &gic 0 0 0 5 4>,
    <0 0 6 &gic 0 0 0 6 4>,
    <0 0 7 &gic 0 0 0 7 4>,
    <0 0 8 &gic 0 0 0 8 4>,
    <0 0 9 &gic 0 0 0 9 4>,
    <0 0 10 &gic 0 0 0 10 4>,
    <0 0 11 &gic 0 0 0 11 4>,
    <0 0 12 &gic 0 0 0 12 4>,
    <0 0 13 &gic 0 0 0 13 4>,
    <0 0 14 &gic 0 0 0 14 4>,
    <0 0 15 &gic 0 0 0 15 4>,
    <0 0 16 &gic 0 0 0 16 4>,
    <0 0 17 &gic 0 0 0 17 4>,
    <0 0 18 &gic 0 0 0 18 4>,
    <0 0 19 &gic 0 0 0 19 4>,
    <0 0 20 &gic 0 0 0 20 4>,
    <0 0 21 &gic 0 0 0 21 4>,
    <0 0 22 &gic 0 0 0 22 4>,
    <0 0 23 &gic 0 0 0 23 4>,
    <0 0 24 &gic 0 0 0 24 4>,
    <0 0 25 &gic 0 0 0 25 4>,
    <0 0 26 &gic 0 0 0 26 4>,
    <0 0 27 &gic 0 0 0 27 4>,
    <0 0 28 &gic 0 0 0 28 4>,
    <0 0 29 &gic 0 0 0 29 4>,
    <0 0 30 &gic 0 0 0 30 4>,
    <0 0 31 &gic 0 0 0 31 4>,
    <0 0 32 &gic 0 0 0 32 4>,
    <0 0 33 &gic 0 0 0 33 4>,
    <0 0 34 &gic 0 0 0 34 4>,
    <0 0 35 &gic 0 0 0 35 4>,
    <0 0 36 &gic 0 0 0 36 4>,
    <0 0 37 &gic 0 0 0 37 4>,
    <0 0 38 &gic 0 0 0 38 4>,
    <0 0 39 &gic 0 0 0 39 4>,
    <0 0 40 &gic 0 0 0 40 4>,
    <0 0 41 &gic 0 0 0 41 4>,
    <0 0 42 &gic 0 0 0 42 4>,
    <0 0 43 &gic 0 0 0 43 4>,
    <0 0 44 &gic 0 0 0 44 4>,
    <0 0 46 &gic 0 0 0 46 4>;
 };
};
