{"vcs1":{"timestamp_begin":1746972399.891209292, "rt":7.40, "ut":6.97, "st":0.25}}
{"vcselab":{"timestamp_begin":1746972407.367546355, "rt":0.28, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1746972407.706211243, "rt":0.29, "ut":0.14, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746972399.578467701}
{"VCS_COMP_START_TIME": 1746972399.578467701}
{"VCS_COMP_END_TIME": 1746972408.064536728}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 368736}}
{"vcselab": {"peak_mem": 174696}}
