#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jan 29 20:39:42 2020
# Process ID: 3828
# Current directory: W:/EGR_224/Lab3/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3044 W:\EGR_224\Lab3\Adder\Adder.xpr
# Log file: W:/EGR_224/Lab3/Adder/vivado.log
# Journal file: W:/EGR_224/Lab3/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project W:/EGR_224/Lab3/Adder/Adder.xpr
INFO: [Project 1-313] Project file moved from 'W:/EGR_224/EGR_224/Adder' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/XUP_LIB'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 824.355 ; gain = 185.047
update_compile_order -fileset sources_1
open_bd_design {W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/Adder.bd}
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_1
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_2
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_1
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_0
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_0
Adding cell -- xilinx.com:xup:xup_and2:1.0 - xup_and2_1
Adding cell -- xilinx.com:xup:xup_xor2:1.0 - xup_xor2_2
Adding cell -- xilinx.com:xup:xup_or2:1.0 - xup_or2_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Successfully read diagram <Adder> from BD file <W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/Adder.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.793 ; gain = 129.879
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder/xup_xor2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder/xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder/xup_xor2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1/xup_xor2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1/xup_and2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1/xup_xor2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1/xup_and2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1/xup_xor2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FullAdder1/xup_or2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
[Wed Jan 29 20:40:48 2020] Launched synth_1...
Run output will be captured here: W:/EGR_224/Lab3/Adder/Adder.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Adder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ipshared/7bd1/xup_xor2.srcs/sources_1/new/xup_xor2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_xor2
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_1_0/sim/Adder_xup_xor2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_and2
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_0_0/sim/Adder_xup_and2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_0_0/sim/Adder_xup_xor2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_1_0/sim/Adder_xup_and2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_2_0/sim/Adder_xup_xor2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xup_or2
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_or2_0_0/sim/Adder_xup_or2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_or2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_1_1/sim/Adder_xup_xor2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_0_1/sim/Adder_xup_and2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_0_1/sim/Adder_xup_xor2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_and2_1_1/sim/Adder_xup_and2_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_and2_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_xor2_2_1/sim/Adder_xup_xor2_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_xor2_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xup_or2_0_1/sim/Adder_xup_or2_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xup_or2_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlconstant_0_0/sim/Adder_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlconcat_0_0/sim/Adder_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_0/sim/Adder_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_1/sim/Adder_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_2/sim/Adder_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/ip/Adder_xlslice_0_3/sim/Adder_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/sim/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module FullAdder1_imp_144U3XE
INFO: [VRFC 10-311] analyzing module FullAdder_imp_1QG6O7Y
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sources_1/bd/Adder/hdl/Adder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.srcs/sim_1/new/Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4bee9d1b386d4ab1a1adae55e471e272 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Adder_tb_behav xil_defaultlib.Adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.xup_and2(DELAY=0)
Compiling module xil_defaultlib.Adder_xup_and2_0_0
Compiling module xil_defaultlib.Adder_xup_and2_1_0
Compiling module xil_defaultlib.xup_or2(DELAY=0)
Compiling module xil_defaultlib.Adder_xup_or2_0_0
Compiling module xil_defaultlib.xup_xor2(DELAY=0)
Compiling module xil_defaultlib.Adder_xup_xor2_0_0
Compiling module xil_defaultlib.Adder_xup_xor2_1_0
Compiling module xil_defaultlib.Adder_xup_xor2_2_0
Compiling module xil_defaultlib.FullAdder_imp_1QG6O7Y
Compiling module xil_defaultlib.Adder_xup_and2_0_1
Compiling module xil_defaultlib.Adder_xup_and2_1_1
Compiling module xil_defaultlib.Adder_xup_or2_0_1
Compiling module xil_defaultlib.Adder_xup_xor2_0_1
Compiling module xil_defaultlib.Adder_xup_xor2_1_1
Compiling module xil_defaultlib.Adder_xup_xor2_2_1
Compiling module xil_defaultlib.FullAdder1_imp_144U3XE
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat_default
Compiling module xil_defaultlib.Adder_xlconcat_0_0
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.Adder_xlconstant_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.Adder_xlslice_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.Adder_xlslice_0_1
Compiling module xil_defaultlib.Adder_xlslice_0_2
Compiling module xil_defaultlib.Adder_xlslice_0_3
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Adder_wrapper
Compiling module xil_defaultlib.Adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Adder_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim/xsim.dir/Adder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim/xsim.dir/Adder_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jan 29 20:41:07 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 29 20:41:07 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1063.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_tb_behav -key {Behavioral:sim_1:Functional:Adder_tb} -tclbatch {Adder_tb.tcl} -protoinst "protoinst_files/Adder.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
FATAL_ERROR: PrivateChannel: Error creating client socket.
ERROR: [Simtcl 6-50] Simulation engine failed to start: Simulation exited with status code 4.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.996 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -jobs 2
[Wed Jan 29 20:41:44 2020] Launched impl_1...
Run output will be captured here: W:/EGR_224/Lab3/Adder/Adder.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1289.297 ; gain = 0.074
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1289.297 ; gain = 0.074
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1289.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.930 ; gain = 405.934
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Adder_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4bee9d1b386d4ab1a1adae55e471e272 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L xlconcat_v2_1_1 -L xlslice_v1_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Adder_tb_behav xil_defaultlib.Adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'W:/EGR_224/Lab3/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_tb_behav -key {Behavioral:sim_1:Functional:Adder_tb} -tclbatch {Adder_tb.tcl} -protoinst "protoinst_files/Adder.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
FATAL_ERROR: PrivateChannel: Error creating client socket.
ERROR: [Simtcl 6-50] Simulation engine failed to start: Simulation exited with status code 4.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.613 ; gain = 361.156
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
