\doxysection{tests/test\+\_\+gpio.h File Reference}
\hypertarget{test__gpio_8h}{}\label{test__gpio_8h}\index{tests/test\_gpio.h@{tests/test\_gpio.h}}


GPIO unit test declarations for NAVHAL.  


{\ttfamily \#include "{}unity.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
Include dependency graph for test\+\_\+gpio.\+h\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=190pt]{test__gpio_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=169pt]{test__gpio_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{test__gpio_8h_a419ab99c97e9144fee4f06e785a7e5e5}{TEST\+\_\+\+PIN}}~\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6a8a6902fbbaf8f0eb78f1b2bffa84bc6e}{GPIO\+\_\+\+PC09}}
\begin{DoxyCompactList}\small\item\em GPIO pin used for all tests (PC9) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{test__gpio_8h_ace305a8fa6135cc7c971242bd1871f12}{TEST\+\_\+\+AF}}~\mbox{\hyperlink{gpio__types_8h_a22b67ee171c3baed3b2d4c9eeb3c6c44a9181312b0d34a94f2105025c7cc2d7c1}{GPIO\+\_\+\+AF07}}
\begin{DoxyCompactList}\small\item\em Alternate function number used for testing (AF7) \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{test__gpio_8h_a4e47f410d193d505207771bb06849b51}{test\+\_\+hal\+\_\+gpio\+\_\+setmode}} (void)
\begin{DoxyCompactList}\small\item\em Test GPIO mode configuration. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{test__gpio_8h_a7cda3f7a0ebad471c005fc76b632ce15}{test\+\_\+hal\+\_\+gpio\+\_\+getmode}} (void)
\begin{DoxyCompactList}\small\item\em Test GPIO mode reading. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{test__gpio_8h_a9ea8485c4c361c83f6181ab1daf993e9}{test\+\_\+hal\+\_\+gpio\+\_\+digitalwrite\+\_\+sets\+\_\+pin\+\_\+high}} (void)
\begin{DoxyCompactList}\small\item\em Test digital write high. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{test__gpio_8h_a4da2ffea6b748bfe8c603859e96e1d2a}{test\+\_\+hal\+\_\+gpio\+\_\+digitalwrite\+\_\+sets\+\_\+pin\+\_\+low}} (void)
\begin{DoxyCompactList}\small\item\em Test digital write low. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{test__gpio_8h_a196e6d3eb8908c99f605c38857b10068}{test\+\_\+gpio\+\_\+set\+\_\+alternate\+\_\+function}} (void)
\begin{DoxyCompactList}\small\item\em Test alternate function configuration. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO unit test declarations for NAVHAL. 

This header defines the test cases for verifying GPIO functionality in the NAVHAL hardware abstraction layer. It includes tests for\+:
\begin{DoxyItemize}
\item Mode configuration (input/output/alternate)
\item Digital write operations
\item Alternate function setup
\end{DoxyItemize}

\begin{DoxyNote}{Note}
Uses Unity test framework for assertions 
\end{DoxyNote}
\begin{DoxyCopyright}{Copyright}
Â© NAVROBOTEC PVT. LTD. 
\end{DoxyCopyright}


\label{doc-define-members}
\Hypertarget{test__gpio_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{test__gpio_8h_ace305a8fa6135cc7c971242bd1871f12}\index{test\_gpio.h@{test\_gpio.h}!TEST\_AF@{TEST\_AF}}
\index{TEST\_AF@{TEST\_AF}!test\_gpio.h@{test\_gpio.h}}
\doxysubsubsection{\texorpdfstring{TEST\_AF}{TEST\_AF}}
{\footnotesize\ttfamily \label{test__gpio_8h_ace305a8fa6135cc7c971242bd1871f12} 
\#define TEST\+\_\+\+AF~\mbox{\hyperlink{gpio__types_8h_a22b67ee171c3baed3b2d4c9eeb3c6c44a9181312b0d34a94f2105025c7cc2d7c1}{GPIO\+\_\+\+AF07}}}



Alternate function number used for testing (AF7) 

\Hypertarget{test__gpio_8h_a419ab99c97e9144fee4f06e785a7e5e5}\index{test\_gpio.h@{test\_gpio.h}!TEST\_PIN@{TEST\_PIN}}
\index{TEST\_PIN@{TEST\_PIN}!test\_gpio.h@{test\_gpio.h}}
\doxysubsubsection{\texorpdfstring{TEST\_PIN}{TEST\_PIN}}
{\footnotesize\ttfamily \label{test__gpio_8h_a419ab99c97e9144fee4f06e785a7e5e5} 
\#define TEST\+\_\+\+PIN~\mbox{\hyperlink{gpio__types_8h_a6222e804e6f2dd326ec84c1ba7ff04e6a8a6902fbbaf8f0eb78f1b2bffa84bc6e}{GPIO\+\_\+\+PC09}}}



GPIO pin used for all tests (PC9) 



\label{doc-func-members}
\Hypertarget{test__gpio_8h_doc-func-members}
\doxysubsection{Function Documentation}
\Hypertarget{test__gpio_8h_a196e6d3eb8908c99f605c38857b10068}\index{test\_gpio.h@{test\_gpio.h}!test\_gpio\_set\_alternate\_function@{test\_gpio\_set\_alternate\_function}}
\index{test\_gpio\_set\_alternate\_function@{test\_gpio\_set\_alternate\_function}!test\_gpio.h@{test\_gpio.h}}
\doxysubsubsection{\texorpdfstring{test\_gpio\_set\_alternate\_function()}{test\_gpio\_set\_alternate\_function()}}
{\footnotesize\ttfamily \label{test__gpio_8h_a196e6d3eb8908c99f605c38857b10068} 
void test\+\_\+gpio\+\_\+set\+\_\+alternate\+\_\+function (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Test alternate function configuration. 

Verifies \doxylink{gpio_8h_a07aab29e77970fa617d8ea0d1922e964}{hal\+\_\+gpio\+\_\+set\+\_\+alternate\+\_\+function()} correctly\+:
\begin{DoxyItemize}
\item Configures pin for alternate function
\item Sets the specified function number
\item Maintains other pin settings
\end{DoxyItemize}

Verifies that \doxylink{gpio_8h_a07aab29e77970fa617d8ea0d1922e964}{hal\+\_\+gpio\+\_\+set\+\_\+alternate\+\_\+function()}\+:
\begin{DoxyEnumerate}
\item Correctly sets the alternate function number
\item Handles both AFRL (pins 0-\/7) and AFRH (pins 8-\/15) registers
\end{DoxyEnumerate}

Test sequence\+:
\begin{DoxyEnumerate}
\item Configure pin for alternate function
\item Verify correct AF number in appropriate register (AFRL/\+AFRH) 
\end{DoxyEnumerate}\Hypertarget{test__gpio_8h_a9ea8485c4c361c83f6181ab1daf993e9}\index{test\_gpio.h@{test\_gpio.h}!test\_hal\_gpio\_digitalwrite\_sets\_pin\_high@{test\_hal\_gpio\_digitalwrite\_sets\_pin\_high}}
\index{test\_hal\_gpio\_digitalwrite\_sets\_pin\_high@{test\_hal\_gpio\_digitalwrite\_sets\_pin\_high}!test\_gpio.h@{test\_gpio.h}}
\doxysubsubsection{\texorpdfstring{test\_hal\_gpio\_digitalwrite\_sets\_pin\_high()}{test\_hal\_gpio\_digitalwrite\_sets\_pin\_high()}}
{\footnotesize\ttfamily \label{test__gpio_8h_a9ea8485c4c361c83f6181ab1daf993e9} 
void test\+\_\+hal\+\_\+gpio\+\_\+digitalwrite\+\_\+sets\+\_\+pin\+\_\+high (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Test digital write high. 

Verifies \doxylink{gpio_8h_aa64ac2161a52147ab5e91fe399126638}{hal\+\_\+gpio\+\_\+digitalwrite()} correctly\+:
\begin{DoxyItemize}
\item Sets pin to logic high
\item Maintains state until changed
\end{DoxyItemize}

Test digital write high.

Verifies that \doxylink{gpio_8h_aa64ac2161a52147ab5e91fe399126638}{hal\+\_\+gpio\+\_\+digitalwrite()} with GPIO\+\_\+\+HIGH\+:
\begin{DoxyEnumerate}
\item Sets the correct bit in the ODR register
\item Actually drives the pin high
\end{DoxyEnumerate}

Test sequence\+:
\begin{DoxyEnumerate}
\item Configure pin as output
\item Write high
\item Verify ODR register state 
\end{DoxyEnumerate}\Hypertarget{test__gpio_8h_a4da2ffea6b748bfe8c603859e96e1d2a}\index{test\_gpio.h@{test\_gpio.h}!test\_hal\_gpio\_digitalwrite\_sets\_pin\_low@{test\_hal\_gpio\_digitalwrite\_sets\_pin\_low}}
\index{test\_hal\_gpio\_digitalwrite\_sets\_pin\_low@{test\_hal\_gpio\_digitalwrite\_sets\_pin\_low}!test\_gpio.h@{test\_gpio.h}}
\doxysubsubsection{\texorpdfstring{test\_hal\_gpio\_digitalwrite\_sets\_pin\_low()}{test\_hal\_gpio\_digitalwrite\_sets\_pin\_low()}}
{\footnotesize\ttfamily \label{test__gpio_8h_a4da2ffea6b748bfe8c603859e96e1d2a} 
void test\+\_\+hal\+\_\+gpio\+\_\+digitalwrite\+\_\+sets\+\_\+pin\+\_\+low (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Test digital write low. 

Verifies \doxylink{gpio_8h_aa64ac2161a52147ab5e91fe399126638}{hal\+\_\+gpio\+\_\+digitalwrite()} correctly\+:
\begin{DoxyItemize}
\item Sets pin to logic low
\item Maintains state until changed
\end{DoxyItemize}

Test digital write low.

Verifies that \doxylink{gpio_8h_aa64ac2161a52147ab5e91fe399126638}{hal\+\_\+gpio\+\_\+digitalwrite()} with GPIO\+\_\+\+LOW\+:
\begin{DoxyEnumerate}
\item Clears the correct bit in the ODR register
\item Actually drives the pin low
\end{DoxyEnumerate}

Test sequence\+:
\begin{DoxyEnumerate}
\item Configure pin as output
\item Write low
\item Verify ODR register state 
\end{DoxyEnumerate}\Hypertarget{test__gpio_8h_a7cda3f7a0ebad471c005fc76b632ce15}\index{test\_gpio.h@{test\_gpio.h}!test\_hal\_gpio\_getmode@{test\_hal\_gpio\_getmode}}
\index{test\_hal\_gpio\_getmode@{test\_hal\_gpio\_getmode}!test\_gpio.h@{test\_gpio.h}}
\doxysubsubsection{\texorpdfstring{test\_hal\_gpio\_getmode()}{test\_hal\_gpio\_getmode()}}
{\footnotesize\ttfamily \label{test__gpio_8h_a7cda3f7a0ebad471c005fc76b632ce15} 
void test\+\_\+hal\+\_\+gpio\+\_\+getmode (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Test GPIO mode reading. 

Verifies \doxylink{gpio_8h_af5915e39ede16cf7d68b4dc1ee02b78a}{hal\+\_\+gpio\+\_\+getmode()} correctly returns\+:
\begin{DoxyItemize}
\item Currently configured mode
\item Matches what was set with \doxylink{gpio_8h_ab063b362fb73bcb899a122e5188e7e32}{hal\+\_\+gpio\+\_\+setmode()}
\end{DoxyItemize}

Verifies that \doxylink{gpio_8h_af5915e39ede16cf7d68b4dc1ee02b78a}{hal\+\_\+gpio\+\_\+getmode()} correctly returns\+:
\begin{DoxyEnumerate}
\item The current pin mode configuration
\item Matches the actual hardware register state
\end{DoxyEnumerate}

Test sequence\+:
\begin{DoxyEnumerate}
\item Configure pin as output
\item Compare getmode() return value with direct register read 
\end{DoxyEnumerate}\Hypertarget{test__gpio_8h_a4e47f410d193d505207771bb06849b51}\index{test\_gpio.h@{test\_gpio.h}!test\_hal\_gpio\_setmode@{test\_hal\_gpio\_setmode}}
\index{test\_hal\_gpio\_setmode@{test\_hal\_gpio\_setmode}!test\_gpio.h@{test\_gpio.h}}
\doxysubsubsection{\texorpdfstring{test\_hal\_gpio\_setmode()}{test\_hal\_gpio\_setmode()}}
{\footnotesize\ttfamily \label{test__gpio_8h_a4e47f410d193d505207771bb06849b51} 
void test\+\_\+hal\+\_\+gpio\+\_\+setmode (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Test GPIO mode configuration. 

Verifies \doxylink{gpio_8h_ab063b362fb73bcb899a122e5188e7e32}{hal\+\_\+gpio\+\_\+setmode()} correctly configures\+:
\begin{DoxyItemize}
\item Input/output modes
\item Pull-\/up/pull-\/down settings
\end{DoxyItemize}

Verifies that \doxylink{gpio_8h_ab063b362fb73bcb899a122e5188e7e32}{hal\+\_\+gpio\+\_\+setmode()} correctly configures\+:
\begin{DoxyEnumerate}
\item The pin mode in the MODER register
\item The pull-\/up/pull-\/down settings
\end{DoxyEnumerate}

Test sequence\+:
\begin{DoxyEnumerate}
\item Configure pin as output with no pull-\/up/pull-\/down
\item Verify MODER register bits are set correctly 
\end{DoxyEnumerate}
