
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse prim_mubi_pkg.sv prim_secded_pkg.sv tl_main_pkg.sv top_pkg.sv tlul_pkg.sv prim_arbiter_ppc.sv prim_arbiter_tree.sv prim_fifo_async.sv prim_fifo_sync.sv prim_flop_2sync.sv tlul_err_resp.sv tlul_fifo_async.sv tlul_fifo_sync.sv tlul_socket_1n.sv tlul_socket_m1.sv xbar_main.sv
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2853.383 ; gain = 2.020 ; free physical = 260934 ; free virtual = 416554
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main" "*.svh"]] 
# }
# synth_design -top xbar_main \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top xbar_main -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18018
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 2853.531 ; gain = 0.000 ; free physical = 259358 ; free virtual = 414875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xbar_main' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/xbar_main.sv:120]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_1n.sv:43]
	Parameter N bound to: 32'b00000000000000000000000000000100 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 16'b0000000000000000 
	Parameter DRspDepth bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 32'b00000000000000000000000000000001 
	Parameter RspPass bound to: 32'b00000000000000000000000000000001 
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101100 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001000001 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_err_resp.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_err_resp.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1 - type: integer 
	Parameter RspPass bound to: 1 - type: integer 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101110 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_1n.sv:43]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_m1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
	Parameter M bound to: 32'b00000000000000000000000000000011 
	Parameter HReqDepth bound to: 12'b000000000000 
	Parameter HRspDepth bound to: 12'b000000000000 
	Parameter DReqDepth bound to: 4'b0000 
	Parameter DRspDepth bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_arbiter_ppc.sv:27]
	Parameter N bound to: 32'b00000000000000000000000000000011 
	Parameter DW bound to: 32'b00000000000000000000000001101101 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_arbiter_ppc.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_m1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_m1__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
	Parameter M bound to: 32'b00000000000000000000000000000010 
	Parameter HReqDepth bound to: 8'b00000000 
	Parameter HRspDepth bound to: 8'b00000000 
	Parameter DReqPass bound to: 1'b0 
	Parameter DRspPass bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_arbiter_ppc.sv:27]
	Parameter N bound to: 32'b00000000000000000000000000000010 
	Parameter DW bound to: 32'b00000000000000000000000001101101 
INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc__parameterized0' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_arbiter_ppc.sv:27]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 0 - type: integer 
	Parameter RspPass bound to: 0 - type: integer 
	Parameter ReqDepth bound to: 2 - type: integer 
	Parameter RspDepth bound to: 2 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001101100 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001000001 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_m1__parameterized0' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_m1__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
	Parameter M bound to: 32'b00000000000000000000000000000011 
	Parameter HReqDepth bound to: 12'b000000000000 
	Parameter HRspDepth bound to: 12'b000000000000 
	Parameter DReqPass bound to: 1'b0 
	Parameter DRspPass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_m1__parameterized1' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_1n.sv:43]
	Parameter N bound to: 32'b00000000000000000000000000010111 
	Parameter HReqDepth bound to: 4'b0000 
	Parameter HRspDepth bound to: 4'b0000 
	Parameter DReqDepth bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 92'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 1 - type: integer 
	Parameter RspPass bound to: 1 - type: integer 
	Parameter ReqDepth bound to: 0 - type: integer 
	Parameter RspDepth bound to: 0 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001110000 
	Parameter Pass bound to: 1'b1 
	Parameter Depth bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized2' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n__parameterized0' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_1n.sv:43]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_m1__parameterized2' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
	Parameter M bound to: 32'b00000000000000000000000000000010 
	Parameter HReqDepth bound to: 8'b00000000 
	Parameter HRspDepth bound to: 8'b00000000 
	Parameter DReqDepth bound to: 4'b0000 
	Parameter DRspDepth bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_m1__parameterized2' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_m1.sv:24]
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_async' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_async.sv:9]
	Parameter ReqDepth bound to: 32'b00000000000000000000000000000100 
	Parameter RspDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_async.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000001101011 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_flop_2sync.sv:7]
	Parameter Width bound to: 32'sb00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_flop_2sync.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_async.sv:8]
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_async__parameterized0' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_async.sv:8]
	Parameter Width bound to: 32'b00000000000000000000000001000000 
	Parameter Depth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_async__parameterized0' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_async.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_async' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_async.sv:9]
INFO: [Synth 8-6157] synthesizing module 'tlul_socket_1n__parameterized1' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_1n.sv:43]
	Parameter N bound to: 32'b00000000000000000000000000010110 
	Parameter HReqPass bound to: 1'b0 
	Parameter HRspPass bound to: 1'b0 
	Parameter DReqDepth bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DRspDepth bound to: 88'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized3' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
	Parameter ReqPass bound to: 0 - type: integer 
	Parameter RspPass bound to: 0 - type: integer 
	Parameter ReqDepth bound to: 2 - type: integer 
	Parameter RspDepth bound to: 2 - type: integer 
	Parameter SpareReqW bound to: 32'b00000000000000000000000000000101 
INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
	Parameter Width bound to: 32'b00000000000000000000000001110000 
	Parameter Pass bound to: 1'b0 
	Parameter Depth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/prim_fifo_sync.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized3' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_fifo_sync.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n__parameterized1' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/tlul_socket_1n.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'xbar_main' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/xbar_main.sv:120]
WARNING: [Synth 8-7129] Port tl_h_i[a_param][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_param][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_param][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][31] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][30] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][29] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][28] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][27] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][26] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][25] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][24] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][23] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][22] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][21] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][20] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][19] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][18] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][17] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][16] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][15] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][14] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][13] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][12] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][11] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][10] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][9] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][8] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][7] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_address][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_mask][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][31] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][30] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][29] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][28] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][27] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][26] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][25] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][24] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][23] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][22] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][21] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][20] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][19] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][18] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][17] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][16] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][15] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][14] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][13] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][12] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][11] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][10] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][9] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][8] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][7] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_data][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][rsvd][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][instr_type][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][cmd_intg][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][6] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][5] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][4] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][3] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][2] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][1] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port tl_h_i[a_user][data_intg][0] in module tlul_err_resp is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_fifo_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_fifo_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr_i in module prim_fifo_sync__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk_i in module prim_fifo_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module prim_fifo_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port clr_i in module prim_fifo_sync is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 2853.531 ; gain = 0.000 ; free physical = 259340 ; free virtual = 414860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2853.531 ; gain = 0.000 ; free physical = 258428 ; free virtual = 413948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2861.391 ; gain = 7.859 ; free physical = 258361 ; free virtual = 413882
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 258271 ; free virtual = 413806
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 3     
	   3 Input    3 Bit       Adders := 24    
	   2 Input    3 Bit       Adders := 12    
	   2 Input    2 Bit       Adders := 68    
	   3 Input    2 Bit       Adders := 68    
+---XORs : 
	   2 Input      3 Bit         XORs := 15    
	   2 Input      2 Bit         XORs := 54    
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	              112 Bit    Registers := 2     
	              108 Bit    Registers := 32    
	               65 Bit    Registers := 34    
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 49    
	                2 Bit    Registers := 91    
	                1 Bit    Registers := 6     
+---RAMs : 
	              428 Bit	(4 X 107 bit)          RAMs := 3     
	              256 Bit	(4 X 64 bit)          RAMs := 3     
+---Muxes : 
	   2 Input  112 Bit        Muxes := 2     
	   2 Input  109 Bit        Muxes := 49    
	   2 Input  108 Bit        Muxes := 32    
	   2 Input   65 Bit        Muxes := 34    
	   2 Input   32 Bit        Muxes := 125   
	   4 Input   32 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 14    
	   5 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 59    
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 280   
	   2 Input    1 Bit        Muxes := 104   
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:05:04 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 259631 ; free virtual = 415350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------+---------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object          | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+---------------------+-----------+----------------------+--------------+
|tlul_fifo_async: | reqfifo/storage_reg | Implied   | 4 x 107              | RAM32M x 18  | 
|tlul_fifo_async: | rspfifo/storage_reg | Implied   | 4 x 64               | RAM32M x 11  | 
|tlul_fifo_async: | reqfifo/storage_reg | Implied   | 4 x 107              | RAM32M x 18  | 
|tlul_fifo_async: | rspfifo/storage_reg | Implied   | 4 x 64               | RAM32M x 11  | 
|tlul_fifo_async: | reqfifo/storage_reg | Implied   | 4 x 107              | RAM32M x 18  | 
|tlul_fifo_async: | rspfifo/storage_reg | Implied   | 4 x 64               | RAM32M x 11  | 
+-----------------+---------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:15 ; elapsed = 00:05:11 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 259997 ; free virtual = 415715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------+---------------------+-----------+----------------------+--------------+
|Module Name      | RTL Object          | Inference | Size (Depth x Width) | Primitives   | 
+-----------------+---------------------+-----------+----------------------+--------------+
|tlul_fifo_async: | reqfifo/storage_reg | Implied   | 4 x 107              | RAM32M x 18  | 
|tlul_fifo_async: | rspfifo/storage_reg | Implied   | 4 x 64               | RAM32M x 11  | 
|tlul_fifo_async: | reqfifo/storage_reg | Implied   | 4 x 107              | RAM32M x 18  | 
|tlul_fifo_async: | rspfifo/storage_reg | Implied   | 4 x 64               | RAM32M x 11  | 
|tlul_fifo_async: | reqfifo/storage_reg | Implied   | 4 x 107              | RAM32M x 18  | 
|tlul_fifo_async: | rspfifo/storage_reg | Implied   | 4 x 64               | RAM32M x 11  | 
+-----------------+---------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:05:29 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 260358 ; free virtual = 416074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:33 ; elapsed = 00:05:48 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 260753 ; free virtual = 416497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:33 ; elapsed = 00:05:48 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261203 ; free virtual = 416947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:05:51 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261448 ; free virtual = 417195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:05:51 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261450 ; free virtual = 417197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:05:52 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261466 ; free virtual = 417213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:35 ; elapsed = 00:05:52 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261514 ; free virtual = 417263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |LUT1   |    88|
|3     |LUT2   |   215|
|4     |LUT3   |   208|
|5     |LUT4   |  2598|
|6     |LUT5   |   827|
|7     |LUT6   |  3589|
|8     |MUXF7  |   265|
|9     |MUXF8  |    64|
|10    |RAM32M |    87|
|11    |FDCE   |   313|
|12    |FDPE   |     3|
|13    |FDRE   |  5824|
|14    |IBUF   |  1853|
|15    |OBUF   |  2705|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+------------------------------------+------+
|      |Instance                    |Module                              |Cells |
+------+----------------------------+------------------------------------+------+
|1     |top                         |                                    | 18643|
|2     |  u_asf_34                  |tlul_fifo_async                     |   127|
|3     |    reqfifo                 |prim_fifo_async_92                  |    33|
|4     |    rspfifo                 |prim_fifo_async__parameterized0_93  |    94|
|5     |  u_asf_36                  |tlul_fifo_async_0                   |    94|
|6     |    reqfifo                 |prim_fifo_async_90                  |    33|
|7     |    rspfifo                 |prim_fifo_async__parameterized0_91  |    61|
|8     |  u_asf_38                  |tlul_fifo_async_1                   |    94|
|9     |    reqfifo                 |prim_fifo_async                     |    33|
|10    |    rspfifo                 |prim_fifo_async__parameterized0     |    61|
|11    |  u_s1n_26                  |tlul_socket_1n                      |   199|
|12    |    \gen_err_resp.err_resp  |tlul_err_resp_89                    |    79|
|13    |  u_s1n_31                  |tlul_socket_1n__parameterized0      |   867|
|14    |    \gen_err_resp.err_resp  |tlul_err_resp_88                    |   134|
|15    |  u_s1n_54                  |tlul_socket_1n__parameterized1      |  1570|
|16    |    fifo_h                  |tlul_fifo_sync__parameterized3      |  1493|
|17    |      reqfifo               |prim_fifo_sync__parameterized5      |   661|
|18    |      rspfifo               |prim_fifo_sync__parameterized3_87   |   832|
|19    |    \gen_err_resp.err_resp  |tlul_err_resp                       |    49|
|20    |  u_sm1_27                  |tlul_socket_m1                      |   114|
|21    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc_86                 |   114|
|22    |  u_sm1_28                  |tlul_socket_m1__parameterized0      |   658|
|23    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_82 |   111|
|24    |    u_devicefifo            |tlul_fifo_sync__parameterized1_83   |   547|
|25    |      reqfifo               |prim_fifo_sync__parameterized2_84   |   336|
|26    |      rspfifo               |prim_fifo_sync__parameterized3_85   |   211|
|27    |  u_sm1_29                  |tlul_socket_m1_2                    |   115|
|28    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc_81                 |   115|
|29    |  u_sm1_30                  |tlul_socket_m1__parameterized1      |   693|
|30    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc                    |   117|
|31    |    u_devicefifo            |tlul_fifo_sync__parameterized1_78   |   576|
|32    |      reqfifo               |prim_fifo_sync__parameterized2_79   |   332|
|33    |      rspfifo               |prim_fifo_sync__parameterized3_80   |   244|
|34    |  u_sm1_32                  |tlul_socket_m1__parameterized2      |   115|
|35    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_77 |   115|
|36    |  u_sm1_33                  |tlul_socket_m1__parameterized0_3    |   657|
|37    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_73 |   111|
|38    |    u_devicefifo            |tlul_fifo_sync__parameterized1_74   |   546|
|39    |      reqfifo               |prim_fifo_sync__parameterized2_75   |   336|
|40    |      rspfifo               |prim_fifo_sync__parameterized3_76   |   210|
|41    |  u_sm1_35                  |tlul_socket_m1__parameterized2_4    |   113|
|42    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_72 |   113|
|43    |  u_sm1_37                  |tlul_socket_m1__parameterized2_5    |     4|
|44    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_71 |     4|
|45    |  u_sm1_39                  |tlul_socket_m1__parameterized2_6    |     4|
|46    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_70 |     4|
|47    |  u_sm1_40                  |tlul_socket_m1__parameterized0_7    |   657|
|48    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_66 |   111|
|49    |    u_devicefifo            |tlul_fifo_sync__parameterized1_67   |   546|
|50    |      reqfifo               |prim_fifo_sync__parameterized2_68   |   336|
|51    |      rspfifo               |prim_fifo_sync__parameterized3_69   |   210|
|52    |  u_sm1_41                  |tlul_socket_m1__parameterized0_8    |   657|
|53    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_62 |   112|
|54    |    u_devicefifo            |tlul_fifo_sync__parameterized1_63   |   545|
|55    |      reqfifo               |prim_fifo_sync__parameterized2_64   |   335|
|56    |      rspfifo               |prim_fifo_sync__parameterized3_65   |   210|
|57    |  u_sm1_42                  |tlul_socket_m1__parameterized0_9    |   657|
|58    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_58 |   111|
|59    |    u_devicefifo            |tlul_fifo_sync__parameterized1_59   |   546|
|60    |      reqfifo               |prim_fifo_sync__parameterized2_60   |   336|
|61    |      rspfifo               |prim_fifo_sync__parameterized3_61   |   210|
|62    |  u_sm1_43                  |tlul_socket_m1__parameterized0_10   |   657|
|63    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_54 |   111|
|64    |    u_devicefifo            |tlul_fifo_sync__parameterized1_55   |   546|
|65    |      reqfifo               |prim_fifo_sync__parameterized2_56   |   336|
|66    |      rspfifo               |prim_fifo_sync__parameterized3_57   |   210|
|67    |  u_sm1_44                  |tlul_socket_m1__parameterized0_11   |   660|
|68    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_50 |   115|
|69    |    u_devicefifo            |tlul_fifo_sync__parameterized1_51   |   545|
|70    |      reqfifo               |prim_fifo_sync__parameterized2_52   |   335|
|71    |      rspfifo               |prim_fifo_sync__parameterized3_53   |   210|
|72    |  u_sm1_45                  |tlul_socket_m1__parameterized0_12   |   658|
|73    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_46 |   113|
|74    |    u_devicefifo            |tlul_fifo_sync__parameterized1_47   |   545|
|75    |      reqfifo               |prim_fifo_sync__parameterized2_48   |   335|
|76    |      rspfifo               |prim_fifo_sync__parameterized3_49   |   210|
|77    |  u_sm1_46                  |tlul_socket_m1__parameterized0_13   |   657|
|78    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_42 |   112|
|79    |    u_devicefifo            |tlul_fifo_sync__parameterized1_43   |   545|
|80    |      reqfifo               |prim_fifo_sync__parameterized2_44   |   335|
|81    |      rspfifo               |prim_fifo_sync__parameterized3_45   |   210|
|82    |  u_sm1_47                  |tlul_socket_m1__parameterized0_14   |   657|
|83    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_38 |   111|
|84    |    u_devicefifo            |tlul_fifo_sync__parameterized1_39   |   546|
|85    |      reqfifo               |prim_fifo_sync__parameterized2_40   |   336|
|86    |      rspfifo               |prim_fifo_sync__parameterized3_41   |   210|
|87    |  u_sm1_48                  |tlul_socket_m1__parameterized0_15   |   657|
|88    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_34 |   112|
|89    |    u_devicefifo            |tlul_fifo_sync__parameterized1_35   |   545|
|90    |      reqfifo               |prim_fifo_sync__parameterized2_36   |   335|
|91    |      rspfifo               |prim_fifo_sync__parameterized3_37   |   210|
|92    |  u_sm1_49                  |tlul_socket_m1__parameterized0_16   |   656|
|93    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_30 |   111|
|94    |    u_devicefifo            |tlul_fifo_sync__parameterized1_31   |   545|
|95    |      reqfifo               |prim_fifo_sync__parameterized2_32   |   335|
|96    |      rspfifo               |prim_fifo_sync__parameterized3_33   |   210|
|97    |  u_sm1_50                  |tlul_socket_m1__parameterized0_17   |   657|
|98    |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_26 |   112|
|99    |    u_devicefifo            |tlul_fifo_sync__parameterized1_27   |   545|
|100   |      reqfifo               |prim_fifo_sync__parameterized2_28   |   335|
|101   |      rspfifo               |prim_fifo_sync__parameterized3_29   |   210|
|102   |  u_sm1_51                  |tlul_socket_m1__parameterized0_18   |   658|
|103   |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_22 |   113|
|104   |    u_devicefifo            |tlul_fifo_sync__parameterized1_23   |   545|
|105   |      reqfifo               |prim_fifo_sync__parameterized2_24   |   335|
|106   |      rspfifo               |prim_fifo_sync__parameterized3_25   |   210|
|107   |  u_sm1_52                  |tlul_socket_m1__parameterized2_19   |   111|
|108   |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0_21 |   111|
|109   |  u_sm1_53                  |tlul_socket_m1__parameterized0_20   |   658|
|110   |    \gen_arb_ppc.u_reqarb   |prim_arbiter_ppc__parameterized0    |   113|
|111   |    u_devicefifo            |tlul_fifo_sync__parameterized1      |   545|
|112   |      reqfifo               |prim_fifo_sync__parameterized2      |   335|
|113   |      rspfifo               |prim_fifo_sync__parameterized3      |   210|
+------+----------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:35 ; elapsed = 00:05:52 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261487 ; free virtual = 417236
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 151 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:35 ; elapsed = 00:05:52 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261445 ; free virtual = 417194
Synthesis Optimization Complete : Time (s): cpu = 00:02:35 ; elapsed = 00:05:52 . Memory (MB): peak = 2861.395 ; gain = 7.863 ; free physical = 261420 ; free virtual = 417169
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:01 . Memory (MB): peak = 2882.492 ; gain = 0.000 ; free physical = 262445 ; free virtual = 418180
INFO: [Netlist 29-17] Analyzing 416 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.492 ; gain = 0.000 ; free physical = 261826 ; free virtual = 417568
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 87 instances

Synth Design complete, checksum: a885e6df
INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:00 ; elapsed = 00:06:21 . Memory (MB): peak = 2882.492 ; gain = 29.109 ; free physical = 262149 ; free virtual = 417891
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/util_temp_xbar_main_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/timing_temp_xbar_main_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:01:05 . Memory (MB): peak = 3082.234 ; gain = 199.742 ; free physical = 255850 ; free virtual = 411835
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/power_temp_xbar_main_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_23-05-2022T23-16-37/Golden_vivado_no_bram_no_dsp.json/xbar_main/power_temp_xbar_main_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 3197.438 ; gain = 115.203 ; free physical = 258550 ; free virtual = 414534
INFO: [Common 17-206] Exiting Vivado at Tue May 24 02:24:07 2022...
real 581.97
user 268.57
sys 16.85
