module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);
    
    wire [7:0] w1, w2, w3;
    
    my_dff8 q1( .clk(clk), .d(d), .q(w1) ); 
    my_dff8 q2( .clk(clk), .d(w1), .q(w2) );
    my_dff8 q3( .clk(clk), .d(w2), .q(w3) );
    
    always @(*) begin
        if(sel == 2'b00)
            q = d;
        else if(sel == 2'b01)
            q = w1;
        else if(sel == 2'b10)
            q = w2;
        else
            q = w3;
    end
    
endmodule
â€‹
