// Seed: 2263398911
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output uwire id_2
    , id_8,
    input wand id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6
);
  assign id_2 = 1;
  wire id_9;
  assign id_5 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input  supply1 id_2
);
  id_4(
      .id_0(),
      .id_1(),
      .id_2(id_1),
      .id_3(1'd0),
      .id_4({id_2 ^ 1'b0{1 == id_0}}),
      .id_5(id_2 - id_1),
      .id_6(id_2),
      .id_7(1),
      .id_8(1),
      .id_9()
  ); module_0(
      id_2, id_2, id_0, id_2, id_1, id_1, id_2
  );
endmodule
