\hypertarget{structusart__config}{}\section{usart\+\_\+config Struct Reference}
\label{structusart__config}\index{usart\_config@{usart\_config}}


U\+S\+A\+RT configuration struct.  




{\ttfamily \#include $<$usart.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga4352d9150bb8cbd54d26abe3055a5ee1}{usart\+\_\+dataorder}} \mbox{\hyperlink{structusart__config_a4ec56a286aa79454eb9bf4190b85c086}{data\+\_\+order}}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga7ff4d85053b8ea0904b5a57587b39c8f}{usart\+\_\+transfer\+\_\+mode}} \mbox{\hyperlink{structusart__config_a6715fb00b24023ec771ff0f5bf0305d3}{transfer\+\_\+mode}}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga867cc5f0ea7d3bf651d68f0046cf6f41}{usart\+\_\+parity}} \mbox{\hyperlink{structusart__config_a4fe46d461602152192b62616aa456d03}{parity}}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_gab7d8ac715e2bd7ccddc65bf2c5ceb1f5}{usart\+\_\+stopbits}} \mbox{\hyperlink{structusart__config_a6613fcda1e5a9a287ee8902ba28de724}{stopbits}}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga631ce7b4f60dccd392e6d6ef7d3cd4e2}{usart\+\_\+character\+\_\+size}} \mbox{\hyperlink{structusart__config_a30702e47861220f8092295e86df57e3b}{character\+\_\+size}}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga87bbdb9f7edb3f1866aeb498bf7c9077}{usart\+\_\+signal\+\_\+mux\+\_\+settings}} \mbox{\hyperlink{structusart__config_aaa7bd399d02871be8e083486224d99c5}{mux\+\_\+setting}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structusart__config_ac4f06ea26ed6bd7ae83b92d64ac10b78}{baudrate}}
\item 
\mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structusart__config_aeb0ee3a89acb7a67727a62a68adf0120}{receiver\+\_\+enable}}
\item 
\mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structusart__config_a52ca09b63cefc4328e0d04225651d709}{transmitter\+\_\+enable}}
\item 
\mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structusart__config_ac21b234a3fea28702115e060d7f5b204}{clock\+\_\+polarity\+\_\+inverted}}
\item 
\mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structusart__config_a89f38baff20ec53160e32c3343fe4f92}{use\+\_\+external\+\_\+clock}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structusart__config_a0207dab3adef604c14018e51f33ababd}{ext\+\_\+clock\+\_\+freq}}
\item 
\mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} \mbox{\hyperlink{structusart__config_a514964d5c2a8da4dd96bac82a53477f2}{run\+\_\+in\+\_\+standby}}
\item 
enum \mbox{\hyperlink{group__asfdoc__sam0__system__clock__group_ga1ab9bb87560ad127ed982591b7d67311}{gclk\+\_\+generator}} \mbox{\hyperlink{structusart__config_a2dba667c6d06bff254b7284d45dd02a3}{generator\+\_\+source}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structusart__config_a36c58e420cf9b44d2f6cc8042f81b5d6}{pinmux\+\_\+pad0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structusart__config_acbc2a9a6d4bee7422a98b6af97e470dc}{pinmux\+\_\+pad1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structusart__config_ac2961331910efba2dd3a1f865bb34e74}{pinmux\+\_\+pad2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structusart__config_aa0b3c5c2950e092fe55c7bc2fab47d75}{pinmux\+\_\+pad3}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
U\+S\+A\+RT configuration struct. 

Configuration options for U\+S\+A\+RT. 

\subsection{Field Documentation}
\mbox{\Hypertarget{structusart__config_ac4f06ea26ed6bd7ae83b92d64ac10b78}\label{structusart__config_ac4f06ea26ed6bd7ae83b92d64ac10b78}} 
\index{usart\_config@{usart\_config}!baudrate@{baudrate}}
\index{baudrate@{baudrate}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{baudrate}{baudrate}}
{\footnotesize\ttfamily uint32\+\_\+t baudrate}

U\+S\+A\+RT baudrate \mbox{\Hypertarget{structusart__config_a30702e47861220f8092295e86df57e3b}\label{structusart__config_a30702e47861220f8092295e86df57e3b}} 
\index{usart\_config@{usart\_config}!character\_size@{character\_size}}
\index{character\_size@{character\_size}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{character\_size}{character\_size}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga631ce7b4f60dccd392e6d6ef7d3cd4e2}{usart\+\_\+character\+\_\+size}} character\+\_\+size}

U\+S\+A\+RT character size \mbox{\Hypertarget{structusart__config_ac21b234a3fea28702115e060d7f5b204}\label{structusart__config_ac21b234a3fea28702115e060d7f5b204}} 
\index{usart\_config@{usart\_config}!clock\_polarity\_inverted@{clock\_polarity\_inverted}}
\index{clock\_polarity\_inverted@{clock\_polarity\_inverted}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{clock\_polarity\_inverted}{clock\_polarity\_inverted}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} clock\+\_\+polarity\+\_\+inverted}

U\+S\+A\+RT Clock Polarity. If true, data changes on falling X\+CK edge and is sampled at rising edge. If false, data changes on rising X\+CK edge and is sampled at falling edge. \mbox{\Hypertarget{structusart__config_a4ec56a286aa79454eb9bf4190b85c086}\label{structusart__config_a4ec56a286aa79454eb9bf4190b85c086}} 
\index{usart\_config@{usart\_config}!data\_order@{data\_order}}
\index{data\_order@{data\_order}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{data\_order}{data\_order}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga4352d9150bb8cbd54d26abe3055a5ee1}{usart\+\_\+dataorder}} data\+\_\+order}

U\+S\+A\+RT bit order (M\+SB or L\+SB first) \mbox{\Hypertarget{structusart__config_a0207dab3adef604c14018e51f33ababd}\label{structusart__config_a0207dab3adef604c14018e51f33ababd}} 
\index{usart\_config@{usart\_config}!ext\_clock\_freq@{ext\_clock\_freq}}
\index{ext\_clock\_freq@{ext\_clock\_freq}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{ext\_clock\_freq}{ext\_clock\_freq}}
{\footnotesize\ttfamily uint32\+\_\+t ext\+\_\+clock\+\_\+freq}

External clock frequency in synchronous mode. This must be set if {\ttfamily use\+\_\+external\+\_\+clock} is true. \mbox{\Hypertarget{structusart__config_a2dba667c6d06bff254b7284d45dd02a3}\label{structusart__config_a2dba667c6d06bff254b7284d45dd02a3}} 
\index{usart\_config@{usart\_config}!generator\_source@{generator\_source}}
\index{generator\_source@{generator\_source}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{generator\_source}{generator\_source}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__asfdoc__sam0__system__clock__group_ga1ab9bb87560ad127ed982591b7d67311}{gclk\+\_\+generator}} generator\+\_\+source}

G\+C\+LK generator source \mbox{\Hypertarget{structusart__config_aaa7bd399d02871be8e083486224d99c5}\label{structusart__config_aaa7bd399d02871be8e083486224d99c5}} 
\index{usart\_config@{usart\_config}!mux\_setting@{mux\_setting}}
\index{mux\_setting@{mux\_setting}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{mux\_setting}{mux\_setting}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga87bbdb9f7edb3f1866aeb498bf7c9077}{usart\+\_\+signal\+\_\+mux\+\_\+settings}} mux\+\_\+setting}

U\+S\+A\+RT pin out \mbox{\Hypertarget{structusart__config_a4fe46d461602152192b62616aa456d03}\label{structusart__config_a4fe46d461602152192b62616aa456d03}} 
\index{usart\_config@{usart\_config}!parity@{parity}}
\index{parity@{parity}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{parity}{parity}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga867cc5f0ea7d3bf651d68f0046cf6f41}{usart\+\_\+parity}} parity}

U\+S\+A\+RT parity \mbox{\Hypertarget{structusart__config_a36c58e420cf9b44d2f6cc8042f81b5d6}\label{structusart__config_a36c58e420cf9b44d2f6cc8042f81b5d6}} 
\index{usart\_config@{usart\_config}!pinmux\_pad0@{pinmux\_pad0}}
\index{pinmux\_pad0@{pinmux\_pad0}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{pinmux\_pad0}{pinmux\_pad0}}
{\footnotesize\ttfamily uint32\+\_\+t pinmux\+\_\+pad0}

P\+A\+D0 pinmux.

If current U\+S\+A\+R\+Tx has several alternative multiplexing I/O pins for P\+A\+D0, then only one peripheral multiplexing I/O can be enabled for current U\+S\+A\+R\+Tx P\+A\+D0 function. Make sure that no other alternative multiplexing I/O is associated with the same U\+S\+A\+R\+Tx P\+A\+D0. \mbox{\Hypertarget{structusart__config_acbc2a9a6d4bee7422a98b6af97e470dc}\label{structusart__config_acbc2a9a6d4bee7422a98b6af97e470dc}} 
\index{usart\_config@{usart\_config}!pinmux\_pad1@{pinmux\_pad1}}
\index{pinmux\_pad1@{pinmux\_pad1}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{pinmux\_pad1}{pinmux\_pad1}}
{\footnotesize\ttfamily uint32\+\_\+t pinmux\+\_\+pad1}

P\+A\+D1 pinmux.

If current U\+S\+A\+R\+Tx has several alternative multiplexing I/O pins for P\+A\+D1, then only one peripheral multiplexing I/O can be enabled for current U\+S\+A\+R\+Tx P\+A\+D1 function. Make sure that no other alternative multiplexing I/O is associated with the same U\+S\+A\+R\+Tx P\+A\+D1. \mbox{\Hypertarget{structusart__config_ac2961331910efba2dd3a1f865bb34e74}\label{structusart__config_ac2961331910efba2dd3a1f865bb34e74}} 
\index{usart\_config@{usart\_config}!pinmux\_pad2@{pinmux\_pad2}}
\index{pinmux\_pad2@{pinmux\_pad2}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{pinmux\_pad2}{pinmux\_pad2}}
{\footnotesize\ttfamily uint32\+\_\+t pinmux\+\_\+pad2}

P\+A\+D2 pinmux.

If current U\+S\+A\+R\+Tx has several alternative multiplexing I/O pins for P\+A\+D2, then only one peripheral multiplexing I/O can be enabled for current U\+S\+A\+R\+Tx P\+A\+D2 function. Make sure that no other alternative multiplexing I/O is associated with the same U\+S\+A\+R\+Tx P\+A\+D2. \mbox{\Hypertarget{structusart__config_aa0b3c5c2950e092fe55c7bc2fab47d75}\label{structusart__config_aa0b3c5c2950e092fe55c7bc2fab47d75}} 
\index{usart\_config@{usart\_config}!pinmux\_pad3@{pinmux\_pad3}}
\index{pinmux\_pad3@{pinmux\_pad3}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{pinmux\_pad3}{pinmux\_pad3}}
{\footnotesize\ttfamily uint32\+\_\+t pinmux\+\_\+pad3}

P\+A\+D3 pinmux.

If current U\+S\+A\+R\+Tx has several alternative multiplexing I/O pins for P\+A\+D3, then only one peripheral multiplexing I/O can be enabled for current U\+S\+A\+R\+Tx P\+A\+D3 function. Make sure that no other alternative multiplexing I/O is associated with the same U\+S\+A\+R\+Tx P\+A\+D3. \mbox{\Hypertarget{structusart__config_aeb0ee3a89acb7a67727a62a68adf0120}\label{structusart__config_aeb0ee3a89acb7a67727a62a68adf0120}} 
\index{usart\_config@{usart\_config}!receiver\_enable@{receiver\_enable}}
\index{receiver\_enable@{receiver\_enable}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{receiver\_enable}{receiver\_enable}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} receiver\+\_\+enable}

Enable receiver \mbox{\Hypertarget{structusart__config_a514964d5c2a8da4dd96bac82a53477f2}\label{structusart__config_a514964d5c2a8da4dd96bac82a53477f2}} 
\index{usart\_config@{usart\_config}!run\_in\_standby@{run\_in\_standby}}
\index{run\_in\_standby@{run\_in\_standby}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{run\_in\_standby}{run\_in\_standby}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} run\+\_\+in\+\_\+standby}

If true the U\+S\+A\+RT will be kept running in Standby sleep mode \mbox{\Hypertarget{structusart__config_a6613fcda1e5a9a287ee8902ba28de724}\label{structusart__config_a6613fcda1e5a9a287ee8902ba28de724}} 
\index{usart\_config@{usart\_config}!stopbits@{stopbits}}
\index{stopbits@{stopbits}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{stopbits}{stopbits}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_gab7d8ac715e2bd7ccddc65bf2c5ceb1f5}{usart\+\_\+stopbits}} stopbits}

Number of stop bits \mbox{\Hypertarget{structusart__config_a6715fb00b24023ec771ff0f5bf0305d3}\label{structusart__config_a6715fb00b24023ec771ff0f5bf0305d3}} 
\index{usart\_config@{usart\_config}!transfer\_mode@{transfer\_mode}}
\index{transfer\_mode@{transfer\_mode}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{transfer\_mode}{transfer\_mode}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__asfdoc__sam0__sercom__usart__group_ga7ff4d85053b8ea0904b5a57587b39c8f}{usart\+\_\+transfer\+\_\+mode}} transfer\+\_\+mode}

U\+S\+A\+RT in asynchronous or synchronous mode \mbox{\Hypertarget{structusart__config_a52ca09b63cefc4328e0d04225651d709}\label{structusart__config_a52ca09b63cefc4328e0d04225651d709}} 
\index{usart\_config@{usart\_config}!transmitter\_enable@{transmitter\_enable}}
\index{transmitter\_enable@{transmitter\_enable}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{transmitter\_enable}{transmitter\_enable}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} transmitter\+\_\+enable}

Enable transmitter \mbox{\Hypertarget{structusart__config_a89f38baff20ec53160e32c3343fe4f92}\label{structusart__config_a89f38baff20ec53160e32c3343fe4f92}} 
\index{usart\_config@{usart\_config}!use\_external\_clock@{use\_external\_clock}}
\index{use\_external\_clock@{use\_external\_clock}!usart\_config@{usart\_config}}
\subsubsection{\texorpdfstring{use\_external\_clock}{use\_external\_clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__group__sam0__utils_ga97a80ca1602ebf2303258971a2c938e2}{bool}} use\+\_\+external\+\_\+clock}

States whether to use the external clock applied to the X\+CK pin. In synchronous mode the shift register will act directly on the X\+CK clock. In asynchronous mode the X\+CK will be the input to the U\+S\+A\+RT hardware module. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/drivers/sercom/usart/\mbox{\hyperlink{usart_8h}{usart.\+h}}\end{DoxyCompactItemize}
