# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-22.10"
module \always03
  attribute \src "dut.sv:7.1-20.4"
  wire $0\out1[0:0]
  attribute \src "dut.sv:7.1-20.4"
  wire $0\out2[0:0]
  attribute \src "dut.sv:7.1-20.4"
  wire $0\out3[0:0]
  attribute \src "dut.sv:7.1-20.4"
  wire $1\out1[0:0]
  attribute \src "dut.sv:10.10-10.15"
  wire $logic_not$dut.sv:10$2_Y
  attribute \src "dut.sv:19.9-19.20"
  wire $xor$dut.sv:19$3_Y
  attribute \src "dut.sv:3.7-3.12"
  wire input 1 \clock
  attribute \src "dut.sv:3.14-3.17"
  wire input 2 \in1
  attribute \src "dut.sv:3.19-3.22"
  wire input 3 \in2
  attribute \src "dut.sv:3.24-3.27"
  wire input 4 \in3
  attribute \src "dut.sv:3.29-3.32"
  wire input 5 \in4
  attribute \src "dut.sv:3.34-3.37"
  wire input 6 \in5
  attribute \src "dut.sv:3.39-3.42"
  wire input 7 \in6
  attribute \src "dut.sv:3.44-3.47"
  wire input 8 \in7
  attribute \src "dut.sv:4.8-4.12"
  wire output 9 \out1
  attribute \src "dut.sv:4.14-4.18"
  wire output 10 \out2
  attribute \src "dut.sv:4.20-4.24"
  wire output 11 \out3
  attribute \src "dut.sv:10.10-10.15"
  cell $logic_not $logic_not$dut.sv:10$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in1
    connect \Y $logic_not$dut.sv:10$2_Y
  end
  attribute \src "dut.sv:19.9-19.20"
  cell $xor $xor$dut.sv:19$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $1\out1[0:0]
    connect \B \out2
    connect \Y $xor$dut.sv:19$3_Y
  end
  attribute \src "dut.sv:7.1-20.4"
  process $proc$dut.sv:7$1
    assign { } { }
    assign { } { }
    assign $0\out3[0:0] \out3
    assign { } { }
    assign { } { }
    assign $0\out2[0:0] $1\out1[0:0]
    assign $0\out1[0:0] $xor$dut.sv:19$3_Y
    attribute \src "dut.sv:9.2-10.16"
    switch \in2
      attribute \src "dut.sv:9.6-9.9"
      case 1'1
        assign { } { }
        assign $1\out1[0:0] $logic_not$dut.sv:10$2_Y
      case 
        assign $1\out1[0:0] \in1
    end
    attribute \src "dut.sv:12.2-13.16"
    switch \in3
      attribute \src "dut.sv:12.6-12.9"
      case 1'1
        assign $0\out2[0:0] \out2
      case 
    end
    attribute \src "dut.sv:14.2-18.16"
    switch \in4
      attribute \src "dut.sv:14.6-14.9"
      case 1'1
        attribute \src "dut.sv:15.3-18.16"
        switch \in5
          attribute \src "dut.sv:15.7-15.10"
          case 1'1
            assign $0\out3[0:0] \in6
          attribute \src "dut.sv:17.3-17.7"
          case 
            assign $0\out3[0:0] \in7
        end
      case 
    end
    sync posedge \clock
      update \out1 $0\out1[0:0]
      update \out2 $0\out2[0:0]
      update \out3 $0\out3[0:0]
  end
end
