
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    35069500                       # Number of ticks simulated
final_tick                                   35069500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158764                       # Simulator instruction rate (inst/s)
host_op_rate                                   170350                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60167301                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659988                       # Number of bytes of host memory used
host_seconds                                     0.58                       # Real time elapsed on the host
sim_insts                                       92532                       # Number of instructions simulated
sim_ops                                         99288                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          19264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              70976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  4                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst        1089493720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         549309229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          96722223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          27374214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst         105846961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          29199162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          96722223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          29199162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2023866893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst   1089493720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     96722223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst    105846961                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     96722223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1388785127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7299790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7299790                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7299790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst       1089493720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        549309229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         96722223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         27374214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst        105846961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         29199162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         96722223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         29199162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2031166683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1110                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          4                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1110                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        4                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  71040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   71040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      35062000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    4                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.549763                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.120338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.377555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           74     35.07%     35.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48     22.75%     57.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           20      9.48%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      7.11%     74.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      5.69%     80.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      4.74%     84.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      2.84%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.42%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           23     10.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          211                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     14107000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34919500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    5550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12709.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31459.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2025.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2025.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      887                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31473.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1262520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   688875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6411600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             21387825                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               103500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               31888560                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1014.226852                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        75000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      30339750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   189000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   103125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1115400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2034240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21180060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               264000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               24885825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            792.416017                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE       889250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30035250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9073                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             6899                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              942                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                6208                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3112                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            50.128866                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    849                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 110                       # Number of system calls
system.cpu0.numCycles                           70140                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17986                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         43453                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9073                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              3961                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        17085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2017                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     5100                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  626                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             36081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.408802                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.802488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   27462     76.11%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     656      1.82%     77.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                     826      2.29%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     656      1.82%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     473      1.31%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     498      1.38%     84.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     532      1.47%     86.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     843      2.34%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4135     11.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               36081                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.129356                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.619518                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14224                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                13740                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     6772                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  633                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   712                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 923                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  308                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 44482                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1117                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   712                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   14875                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2320                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          6957                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     6722                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 4495                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 42719                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   162                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  4055                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              51311                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               199618                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           51380                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               24                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                33172                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18139                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               139                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           137                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     2817                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                6723                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               5518                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              645                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             682                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     39632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    34364                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               77                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        33079                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            76                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        36081                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.952413                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.842234                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              25369     70.31%     70.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3063      8.49%     78.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               1901      5.27%     84.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               1475      4.09%     88.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1399      3.88%     92.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1010      2.80%     94.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                783      2.17%     97.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                918      2.54%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                163      0.45%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          36081                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    519     55.81%     55.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.11%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     55.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   199     21.40%     77.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  211     22.69%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                23268     67.71%     67.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 121      0.35%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.07% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                6246     18.18%     86.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               4726     13.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 34364                       # Type of FU issued
system.cpu0.iq.rate                          0.489934                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                        930                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.027063                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            105755                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            53073                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        32320                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                32                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 35261                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             117                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2780                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1460                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   712                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1814                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  438                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              39918                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              218                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 6723                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                5518                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               125                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  412                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           127                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          582                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 709                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                33458                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 5940                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              906                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       10467                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    5725                       # Number of branches executed
system.cpu0.iew.exec_stores                      4527                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.477017                       # Inst execution rate
system.cpu0.iew.wb_sent                         32641                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        32348                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    17809                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    37673                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.461192                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.472726                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13144                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              646                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        34017                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.787165                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.880476                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        26027     76.51%     76.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         2963      8.71%     85.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1229      3.61%     88.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          573      1.68%     90.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4          831      2.44%     92.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5          632      1.86%     94.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          305      0.90%     95.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          333      0.98%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1124      3.30%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        34017                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               22646                       # Number of instructions committed
system.cpu0.commit.committedOps                 26777                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                          8001                       # Number of memory references committed
system.cpu0.commit.loads                         3943                       # Number of loads committed
system.cpu0.commit.membars                        120                       # Number of memory barriers committed
system.cpu0.commit.branches                      4683                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    22630                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 310                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           18669     69.72%     69.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            104      0.39%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.11% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           3943     14.73%     84.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          4058     15.15%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            26777                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1124                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                       72475                       # The number of ROB reads
system.cpu0.rob.rob_writes                      81922                       # The number of ROB writes
system.cpu0.timesIdled                            401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          34059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      22646                       # Number of Instructions Simulated
system.cpu0.committedOps                        26777                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.097236                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.097236                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.322869                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.322869                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   38334                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  17991                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   115755                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   21757                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  11352                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               13                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          162.914359                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7736                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              292                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            26.493151                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   162.914359                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.159096                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.159096                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.272461                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            19357                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           19357                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         5231                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           5231                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         2408                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          2408                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data         7639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total            7639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data         7644                       # number of overall hits
system.cpu0.dcache.overall_hits::total           7644                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          275                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          275                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         1499                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         1499                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         1774                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1774                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         1775                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1775                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     15622040                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     15622040                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     79201223                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     79201223                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        12499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data     94823263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     94823263                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data     94823263                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     94823263                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         5506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         5506                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         3907                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         3907                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data         9413                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total         9413                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data         9419                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total         9419                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.049946                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049946                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.383670                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.383670                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.188463                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.188463                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.188449                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.188449                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 56807.418182                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56807.418182                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52836.039360                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52836.039360                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        12499                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53451.670237                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53451.670237                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53421.556620                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53421.556620                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     1.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu0.dcache.writebacks::total                4                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         1348                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1348                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         1468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1468                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         1468                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1468                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          306                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9910498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9910498                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8123001                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8123001                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         8001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     18033499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     18033499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     18085749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     18085749                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.028151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.038649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.038649                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032508                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.032508                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032594                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032594                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 63938.696774                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 63938.696774                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 53794.708609                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 53794.708609                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         8001                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58933.003268                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58933.003268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58911.234528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58911.234528                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              220                       # number of replacements
system.cpu0.icache.tags.tagsinuse          241.564725                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               4302                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              597                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.206030                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   241.564725                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.471806                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.471806                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          377                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            10797                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           10797                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         4302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           4302                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         4302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            4302                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         4302                       # number of overall hits
system.cpu0.icache.overall_hits::total           4302                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          798                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          798                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          798                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           798                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          798                       # number of overall misses
system.cpu0.icache.overall_misses::total          798                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     45039000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45039000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     45039000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45039000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     45039000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45039000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         5100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         5100                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         5100                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         5100                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         5100                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         5100                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.156471                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156471                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.156471                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156471                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.156471                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156471                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56439.849624                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56439.849624                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56439.849624                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56439.849624                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56439.849624                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56439.849624                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    47.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          200                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          200                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          200                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          598                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          598                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          598                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          598                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          598                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33785500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33785500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33785500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33785500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33785500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33785500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.117255                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.117255                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.117255                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.117255                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.117255                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.117255                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 56497.491639                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56497.491639                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 56497.491639                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56497.491639                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 56497.491639                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56497.491639                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   7845                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             7356                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              127                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                7560                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   3871                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            51.203704                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    199                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           12342                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2322                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         32489                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       7845                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              4070                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         6317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    323                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                      848                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   63                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples              8808                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.905881                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.843790                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4054     46.03%     46.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     163      1.85%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      46      0.52%     48.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     185      2.10%     50.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     124      1.41%     51.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     166      1.88%     53.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     132      1.50%     55.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      29      0.33%     55.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3909     44.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total                8808                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.635634                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.632393                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    1832                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2575                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     3796                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  472                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   132                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 234                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 31945                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   132                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    2140                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    378                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1733                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     3930                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  494                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 31309                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   256                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              54357                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               151727                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           41999                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                47886                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    6456                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                50                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            50                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2285                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                4341                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores                963                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              284                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             134                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     30529                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 78                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    29136                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               41                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined         8828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples         8808                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.307902                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       3.198639                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3688     41.87%     41.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                399      4.53%     46.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                335      3.80%     50.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                234      2.66%     52.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                111      1.26%     54.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                202      2.29%     56.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1067     12.11%     68.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2667     30.28%     98.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                105      1.19%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total           8808                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2109     91.98%     91.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     1      0.04%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     92.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   113      4.93%     96.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   70      3.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                23923     82.11%     82.11% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  52      0.18%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                4333     14.87%     97.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                828      2.84%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 29136                       # Type of FU issued
system.cpu1.iq.rate                          2.360719                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2293                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.078700                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             69414                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            34218                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        28731                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 31429                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          560                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          337                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   132                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    377                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              30610                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 4341                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                 963                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                38                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            32                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 101                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                28976                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 4282                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              160                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        5047                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    6679                       # Number of branches executed
system.cpu1.iew.exec_stores                       765                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.347756                       # Inst execution rate
system.cpu1.iew.wb_sent                         28814                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        28731                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    20317                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    40794                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.327905                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.498039                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           3541                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts               98                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples         8298                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.254158                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.686703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         3814     45.96%     45.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1          936     11.28%     57.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          107      1.29%     58.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          144      1.74%     60.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           69      0.83%     61.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5           63      0.76%     61.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           47      0.57%     62.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          396      4.77%     67.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         2722     32.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total         8298                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               26054                       # Number of instructions committed
system.cpu1.commit.committedOps                 27003                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          4407                       # Number of memory references committed
system.cpu1.commit.loads                         3781                       # Number of loads committed
system.cpu1.commit.membars                         38                       # Number of memory barriers committed
system.cpu1.commit.branches                      6351                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    20818                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 102                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           22545     83.49%     83.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             51      0.19%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           3781     14.00%     97.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           626      2.32%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            27003                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 2722                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       35730                       # The number of ROB reads
system.cpu1.rob.rob_writes                      61663                       # The number of ROB writes
system.cpu1.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       57797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      26054                       # Number of Instructions Simulated
system.cpu1.committedOps                        27003                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.473708                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.473708                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.111003                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.111003                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   38593                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  12409                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                    99291                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   38234                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   5451                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            4.644279                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               4726                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               32                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           147.687500                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     4.644279                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.004535                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.004535                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.031250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             9689                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            9689                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         4124                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           4124                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          595                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           595                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data         4719                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4719                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         4721                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4721                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           64                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           23                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           87                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           91                       # number of overall misses
system.cpu1.dcache.overall_misses::total           91                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      2099500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      2099500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1225500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1225500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        65500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        65500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      3325000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      3325000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      3325000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      3325000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         4188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         4188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          618                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         4806                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         4806                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         4812                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         4812                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.015282                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015282                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.037217                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037217                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.018102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018102                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.018911                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018911                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 32804.687500                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 32804.687500                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 53282.608696                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53282.608696                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        13100                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        13100                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 38218.390805                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38218.390805                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 36538.461538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36538.461538                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           33                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           47                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           47                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           43                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       805750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       805750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       360750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       360750                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       127000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        50000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1166500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1166500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1293500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1293500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007402                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014563                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014563                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.008323                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008323                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.008936                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008936                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 25991.935484                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25991.935484                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 40083.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 40083.333333                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 42333.333333                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 29162.500000                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29162.500000                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 30081.395349                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30081.395349                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.915398                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                769                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            14.509434                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.915398                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013507                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013507                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1749                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1749                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst          769                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            769                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst          769                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             769                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst          769                       # number of overall hits
system.cpu1.icache.overall_hits::total            769                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           79                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           79                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           79                       # number of overall misses
system.cpu1.icache.overall_misses::total           79                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4786000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4786000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4786000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4786000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4786000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4786000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst          848                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          848                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst          848                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          848                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst          848                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          848                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.093160                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.093160                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.093160                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.093160                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.093160                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.093160                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 60582.278481                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60582.278481                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 60582.278481                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60582.278481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 60582.278481                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60582.278481                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           26                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           26                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           53                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           53                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3539000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3539000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3539000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3539000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3539000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3539000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.062500                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.062500                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.062500                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.062500                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.062500                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 66773.584906                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66773.584906                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 66773.584906                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66773.584906                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 66773.584906                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66773.584906                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7196                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             6671                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              144                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                3718                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   3518                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.620764                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    197                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           11823                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         30022                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7196                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              3715                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         5684                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    353                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                      897                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   79                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples              8321                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             3.858070                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.831226                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    3860     46.39%     46.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     144      1.73%     48.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      47      0.56%     48.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     202      2.43%     51.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     124      1.49%     52.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     166      1.99%     54.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     134      1.61%     56.21% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      23      0.28%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    3621     43.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                8321                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.608644                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.539288                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    1783                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2393                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     3560                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  438                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   146                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 261                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   31                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 29746                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  118                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   146                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    2075                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    422                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1563                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     3677                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  437                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 29055                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                   225                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands              49637                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               140670                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           38842                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                43136                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6498                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                55                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            55                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2068                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                4044                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1091                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              276                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             145                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     28250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 75                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    26849                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               63                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined         9117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples         8321                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.226655                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       3.186935                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3545     42.60%     42.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                405      4.87%     47.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                325      3.91%     51.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                222      2.67%     54.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                123      1.48%     55.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                202      2.43%     57.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                984     11.83%     69.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2398     28.82%     98.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                117      1.41%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total           8321                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   1864     90.71%     90.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.05%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   111      5.40%     96.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   79      3.84%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                21860     81.42%     81.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.19%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.61% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                4010     14.94%     96.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                927      3.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 26849                       # Type of FU issued
system.cpu2.iq.rate                          2.270913                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2055                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.076539                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             64137                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            32280                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        26382                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 28904                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          610                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          510                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   146                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    424                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              28328                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 4044                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1091                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            34                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 121                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                26634                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 3959                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              215                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        4785                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    6087                       # Number of branches executed
system.cpu2.iew.exec_stores                       826                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.252728                       # Inst execution rate
system.cpu2.iew.wb_sent                         26464                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        26382                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    18523                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    37157                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.231413                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.498506                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3885                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              114                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples         7750                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.145548                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.658754                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3650     47.10%     47.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1          879     11.34%     58.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          112      1.45%     59.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          140      1.81%     61.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           69      0.89%     62.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           58      0.75%     63.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           45      0.58%     63.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          357      4.61%     68.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         2440     31.48%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total         7750                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               23498                       # Number of instructions committed
system.cpu2.commit.committedOps                 24378                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          4015                       # Number of memory references committed
system.cpu2.commit.loads                         3434                       # Number of loads committed
system.cpu2.commit.membars                         37                       # Number of memory barriers committed
system.cpu2.commit.branches                      5719                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    18812                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  95                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           20312     83.32%     83.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             51      0.21%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.53% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           3434     14.09%     97.62% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           581      2.38%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            24378                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 2440                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       33222                       # The number of ROB reads
system.cpu2.rob.rob_writes                      57171                       # The number of ROB writes
system.cpu2.timesIdled                             37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3502                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       58316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      23498                       # Number of Instructions Simulated
system.cpu2.committedOps                        24378                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.503149                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.503149                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.987482                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.987482                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   35318                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  11541                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                    91272                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   34462                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   5183                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            4.160732                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               4348                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           144.933333                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     4.160732                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.004063                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.004063                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             8945                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            8945                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         3797                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           3797                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          551                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           551                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         4348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            4348                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         4350                       # number of overall hits
system.cpu2.dcache.overall_hits::total           4350                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data           66                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           23                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data           89                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data           93                       # number of overall misses
system.cpu2.dcache.overall_misses::total           93                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2177500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2177500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1277250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1277250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        49500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        49500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      3454750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      3454750                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      3454750                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      3454750                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         3863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         3863                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          574                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          574                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         4437                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         4437                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         4443                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         4443                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.017085                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017085                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.040070                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040070                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.020059                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020059                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020932                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020932                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 32992.424242                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32992.424242                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 55532.608696                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55532.608696                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12375                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12375                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 38817.415730                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38817.415730                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 37147.849462                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37147.849462                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           36                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data           50                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data           50                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           39                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           42                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       882250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       882250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       386000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       386000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        77500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        37500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1268250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1268250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1345750                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1345750                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.007766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007766                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015679                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015679                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.008790                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.008790                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.009453                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009453                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 29408.333333                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29408.333333                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 42888.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 42888.888889                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 25833.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 25833.333333                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9375                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9375                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 32519.230769                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32519.230769                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 32041.666667                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32041.666667                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            7.040906                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                811                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               58                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            13.982759                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     7.040906                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.013752                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.013752                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             1852                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            1852                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst          811                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            811                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst          811                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             811                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst          811                       # number of overall hits
system.cpu2.icache.overall_hits::total            811                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           86                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           86                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           86                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            86                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           86                       # number of overall misses
system.cpu2.icache.overall_misses::total           86                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      6205750                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6205750                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      6205750                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6205750                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      6205750                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6205750                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst          897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          897                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst          897                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          897                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst          897                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          897                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.095875                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.095875                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.095875                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.095875                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.095875                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.095875                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 72159.883721                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72159.883721                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 72159.883721                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72159.883721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 72159.883721                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72159.883721                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           28                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           28                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           28                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           58                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           58                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3972500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3972500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3972500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3972500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3972500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3972500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.064660                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.064660                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.064660                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.064660                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.064660                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.064660                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 68491.379310                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68491.379310                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 68491.379310                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68491.379310                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 68491.379310                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68491.379310                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   6185                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             5729                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              119                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                5921                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   2999                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            50.650228                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    165                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           11524                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         25828                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       6185                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              3164                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         5066                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    303                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                      774                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples              7811                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.531686                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.823489                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    3982     50.98%     50.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     133      1.70%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      39      0.50%     53.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     157      2.01%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     107      1.37%     56.56% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     136      1.74%     58.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     119      1.52%     59.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      22      0.28%     60.11% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3116     39.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                7811                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.536706                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.241236                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    1833                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2430                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     3061                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  365                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   121                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 216                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 25467                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  111                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   121                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    2089                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    316                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1769                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     3147                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  368                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 24839                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                   189                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              42535                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               120310                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           33268                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                37277                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    5257                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            45                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     1764                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                3472                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                868                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              291                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             314                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     24121                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 66                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    22956                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               23                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined         7348                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples         7811                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.938932                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       3.152217                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3629     46.46%     46.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                416      5.33%     51.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                310      3.97%     55.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                218      2.79%     58.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                 97      1.24%     59.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                156      2.00%     61.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                845     10.82%     72.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2092     26.78%     99.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                 48      0.61%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total           7811                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   1607     93.54%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     93.54% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    75      4.37%     97.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   36      2.10%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                18759     81.72%     81.72% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  52      0.23%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                3429     14.94%     96.88% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                716      3.12%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 22956                       # Type of FU issued
system.cpu3.iq.rate                          1.992017                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       1718                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.074839                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             55464                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            27255                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        22622                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 24674                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          487                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          337                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           35                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   121                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    316                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              24190                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 3472                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 868                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            24                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                  93                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                22791                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 3387                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              165                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        4040                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    5211                       # Number of branches executed
system.cpu3.iew.exec_stores                       653                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.977699                       # Inst execution rate
system.cpu3.iew.wb_sent                         22697                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        22622                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    15861                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    31787                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.963034                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.498978                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3007                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             63                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts               89                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples         7373                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.865862                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.586924                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         3714     50.37%     50.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1          863     11.70%     62.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          123      1.67%     63.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          121      1.64%     65.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           60      0.81%     66.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           33      0.45%     66.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           42      0.57%     67.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          335      4.54%     71.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         2082     28.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total         7373                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               20334                       # Number of instructions committed
system.cpu3.commit.committedOps                 21130                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          3516                       # Number of memory references committed
system.cpu3.commit.loads                         2985                       # Number of loads committed
system.cpu3.commit.membars                         34                       # Number of memory barriers committed
system.cpu3.commit.branches                      4933                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    16334                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  85                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           17563     83.12%     83.12% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             51      0.24%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           2985     14.13%     97.49% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           531      2.51%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            21130                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 2082                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       29090                       # The number of ROB reads
system.cpu3.rob.rob_writes                      48772                       # The number of ROB writes
system.cpu3.timesIdled                             47                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3713                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       58615                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      20334                       # Number of Instructions Simulated
system.cpu3.committedOps                        21130                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.566736                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.566736                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.764491                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.764491                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   30233                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   9989                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                    78249                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   29528                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   4478                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            4.386640                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3793                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               34                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           111.558824                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     4.386640                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.004284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             7783                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            7783                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         3284                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3284                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          503                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           503                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         3787                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            3787                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         3789                       # number of overall hits
system.cpu3.dcache.overall_hits::total           3789                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data           50                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           22                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data           72                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data           76                       # number of overall misses
system.cpu3.dcache.overall_misses::total           76                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1582250                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1582250                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1332500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1332500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        43999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        43999                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      2914750                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      2914750                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      2914750                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      2914750                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         3334                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3334                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          525                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         3859                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         3859                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         3865                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         3865                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.014997                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014997                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.041905                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.041905                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.018658                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.018658                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.019664                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019664                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data        31645                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total        31645                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 60568.181818                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 60568.181818                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 14666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 14666.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 40482.638889                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40482.638889                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 38351.973684                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38351.973684                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           21                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           33                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           33                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           29                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           39                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           42                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       914250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       914250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       424250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       424250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        19000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        33501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        33501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1338500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1338500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1413250                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1413250                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008698                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008698                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.019048                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019048                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.010106                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010106                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.010867                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010867                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 31525.862069                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 31525.862069                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        42425                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        42425                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 24916.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 24916.666667                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data        11167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        11167                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 34320.512821                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34320.512821                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 33648.809524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33648.809524                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.221583                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                697                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            13.150943                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.221583                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.012152                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.012152                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             1601                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            1601                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst          697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            697                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst          697                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             697                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst          697                       # number of overall hits
system.cpu3.icache.overall_hits::total            697                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           77                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           77                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           77                       # number of overall misses
system.cpu3.icache.overall_misses::total           77                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4611000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4611000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4611000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4611000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4611000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4611000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst          774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          774                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst          774                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          774                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst          774                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          774                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.099483                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.099483                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.099483                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.099483                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.099483                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.099483                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 59883.116883                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59883.116883                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 59883.116883                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59883.116883                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 59883.116883                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59883.116883                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           69                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           24                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           24                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           24                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           53                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           53                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3654750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3654750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3654750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3654750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3654750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3654750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.068475                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.068475                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.068475                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.068475                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.068475                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.068475                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 68957.547170                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 68957.547170                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 68957.547170                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 68957.547170                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 68957.547170                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 68957.547170                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1030                       # Transaction distribution
system.membus.trans_dist::ReadResp               1029                       # Transaction distribution
system.membus.trans_dist::Writeback                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              21                       # Transaction distribution
system.membus.trans_dist::ReadExReq               168                       # Transaction distribution
system.membus.trans_dist::ReadExResp              168                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        19520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   71232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              101                       # Total snoops (count)
system.membus.snoop_fanout::samples              1223                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                    1223    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total                1223                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1502997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3173500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1642495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             283000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.8                       # Layer utilization (%)
system.membus.respLayer6.occupancy             248500                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             305000                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer10.occupancy            234750                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer13.occupancy            282250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer14.occupancy            219249                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
