module wideexpr_00900(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($signed((ctrl[2]?4'sb0000:1'b0)))<<(5'sb00011);
  assign y1 = s0;
  assign y2 = {((ctrl[5]?(-(s2))|(5'sb00101):(ctrl[6]?$signed(u5):(1'sb0)+(3'sb100))))|(((ctrl[3]?$signed(6'sb010000):-(5'sb01101)))<<<({(u1)^~(s3),4'sb0101,(2'sb01)-(2'sb10)})),~($signed(s2)),$signed(s2)};
  assign y3 = (ctrl[0]?(s0)|({3{4'sb1111}}):{2{(ctrl[4]?(s5)|(((ctrl[4]?($signed((ctrl[6]?6'sb101110:s7)))>>(&($signed(6'sb000000))):4'sb0110))|((5'sb01010)^~(s7))):$signed(&((($unsigned(-(s3)))^~(u6))&((ctrl[7]?u6:{(ctrl[1]?s2:5'b11111),{2{s2}},(ctrl[0]?6'sb011001:5'sb00100),s7})))))}});
  assign y4 = $signed({3{((ctrl[6]?+((ctrl[1]?(s6)<<<(s3):(1'sb1)>>>(u2))):{6'b100000,2'sb01}))^(~^(((ctrl[1]?(ctrl[6]?6'b001101:s7):^(5'sb01010)))&(u3)))}});
  assign y5 = +(-(s7));
  assign y6 = {3{s0}};
  assign y7 = $unsigned(((ctrl[7]?-({+(u0)}):$signed(($signed(6'b010110))<<<((1'sb0)>>>(s4)))))-(((s6)>>(-($signed(4'sb0010))))+(2'sb11)));
endmodule
