`begin_keywords "1800-2012"
module axis_latch ( q, d, c, s, r );
output bit q ;
input wire logic d ;
input wire logic c ;
input wire logic s ;
input wire logic r ;
endmodule
`end_keywords
/**portGenericDumpBegin q d c s r portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
