<stg><name>SimpleSineStreamBidirectional</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %accumulator = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %inputs

]]></Node>
<StgValue><ssdm name="accumulator"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:7 %phaseInc = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %inputs

]]></Node>
<StgValue><ssdm name="phaseInc"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="24">
<![CDATA[
entry:8 %call_ln40 = call void @SimpleSineStreamBidirectional_Pipeline_VITIS_LOOP_44_1, i32 %accumulator, i32 %phaseInc, i32 %outputs, i24 %sine_lut

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %shl_ln44 = shl i32 %phaseInc, i32 6

]]></Node>
<StgValue><ssdm name="shl_ln44"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %shl_ln44_1 = shl i32 %phaseInc, i32 4

]]></Node>
<StgValue><ssdm name="shl_ln44_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %sub_ln44 = sub i32 %shl_ln44, i32 %shl_ln44_1

]]></Node>
<StgValue><ssdm name="sub_ln44"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %add_ln44 = add i32 %accumulator, i32 %sub_ln44

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="13" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="24">
<![CDATA[
entry:8 %call_ln40 = call void @SimpleSineStreamBidirectional_Pipeline_VITIS_LOOP_44_1, i32 %accumulator, i32 %phaseInc, i32 %outputs, i24 %sine_lut

]]></Node>
<StgValue><ssdm name="call_ln40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="2" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:13 %write_ln52 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %outputs, i32 %add_ln44

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln29 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4

]]></Node>
<StgValue><ssdm name="spectopmodule_ln29"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputs, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outputs, void @empty_0, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outputs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="2">
<core>regslice</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:13 %write_ln52 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %outputs, i32 %add_ln44

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0">
<![CDATA[
entry:14 %ret_ln53 = ret

]]></Node>
<StgValue><ssdm name="ret_ln53"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="inputs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputs"/></StgValue>
</port>
<port id="28" name="outputs" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="outputs"/></StgValue>
</port>
<port id="29" name="sine_lut" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sine_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="_ssdm_op_Read.axis.volatile.i32P128A" to="accumulator" fromId="30" toId="6">
</dataflow>
<dataflow id="32" from="inputs" to="accumulator" fromId="27" toId="6">
</dataflow>
<dataflow id="33" from="_ssdm_op_Read.axis.volatile.i32P128A" to="phaseInc" fromId="30" toId="7">
</dataflow>
<dataflow id="34" from="inputs" to="phaseInc" fromId="27" toId="7">
</dataflow>
<dataflow id="36" from="SimpleSineStreamBidirectional_Pipeline_VITIS_LOOP_44_1" to="call_ln40" fromId="35" toId="8">
</dataflow>
<dataflow id="37" from="accumulator" to="call_ln40" fromId="6" toId="8">
</dataflow>
<dataflow id="38" from="phaseInc" to="call_ln40" fromId="7" toId="8">
</dataflow>
<dataflow id="39" from="outputs" to="call_ln40" fromId="28" toId="8">
</dataflow>
<dataflow id="40" from="sine_lut" to="call_ln40" fromId="29" toId="8">
</dataflow>
<dataflow id="41" from="phaseInc" to="shl_ln44" fromId="7" toId="9">
</dataflow>
<dataflow id="43" from="StgValue_42" to="shl_ln44" fromId="42" toId="9">
</dataflow>
<dataflow id="44" from="phaseInc" to="shl_ln44_1" fromId="7" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_45" to="shl_ln44_1" fromId="45" toId="10">
</dataflow>
<dataflow id="47" from="shl_ln44" to="sub_ln44" fromId="9" toId="11">
</dataflow>
<dataflow id="48" from="shl_ln44_1" to="sub_ln44" fromId="10" toId="11">
</dataflow>
<dataflow id="49" from="accumulator" to="add_ln44" fromId="6" toId="12">
</dataflow>
<dataflow id="50" from="sub_ln44" to="add_ln44" fromId="11" toId="12">
</dataflow>
<dataflow id="51" from="SimpleSineStreamBidirectional_Pipeline_VITIS_LOOP_44_1" to="call_ln40" fromId="35" toId="13">
</dataflow>
<dataflow id="52" from="accumulator" to="call_ln40" fromId="6" toId="13">
</dataflow>
<dataflow id="53" from="phaseInc" to="call_ln40" fromId="7" toId="13">
</dataflow>
<dataflow id="54" from="outputs" to="call_ln40" fromId="28" toId="13">
</dataflow>
<dataflow id="55" from="sine_lut" to="call_ln40" fromId="29" toId="13">
</dataflow>
<dataflow id="57" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln52" fromId="56" toId="14">
</dataflow>
<dataflow id="58" from="outputs" to="write_ln52" fromId="28" toId="14">
</dataflow>
<dataflow id="59" from="add_ln44" to="write_ln52" fromId="12" toId="14">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln29" fromId="60" toId="15">
</dataflow>
<dataflow id="63" from="empty_4" to="spectopmodule_ln29" fromId="62" toId="15">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="64" toId="16">
</dataflow>
<dataflow id="66" from="inputs" to="specinterface_ln0" fromId="27" toId="16">
</dataflow>
<dataflow id="68" from="empty_0" to="specinterface_ln0" fromId="67" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="16">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="72" toId="16">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="76" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="78" from="empty" to="specinterface_ln0" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="empty" to="specinterface_ln0" fromId="77" toId="16">
</dataflow>
<dataflow id="80" from="empty" to="specinterface_ln0" fromId="77" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="85" from="empty" to="specinterface_ln0" fromId="77" toId="16">
</dataflow>
<dataflow id="86" from="empty" to="specinterface_ln0" fromId="77" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="16">
</dataflow>
<dataflow id="89" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="inputs" to="specbitsmap_ln0" fromId="27" toId="17">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="95" from="outputs" to="specinterface_ln0" fromId="28" toId="18">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="67" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="18">
</dataflow>
<dataflow id="99" from="empty_1" to="specinterface_ln0" fromId="72" toId="18">
</dataflow>
<dataflow id="100" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="101" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="102" from="empty" to="specinterface_ln0" fromId="77" toId="18">
</dataflow>
<dataflow id="103" from="empty" to="specinterface_ln0" fromId="77" toId="18">
</dataflow>
<dataflow id="104" from="empty" to="specinterface_ln0" fromId="77" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="107" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="108" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="109" from="empty" to="specinterface_ln0" fromId="77" toId="18">
</dataflow>
<dataflow id="110" from="empty" to="specinterface_ln0" fromId="77" toId="18">
</dataflow>
<dataflow id="111" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="18">
</dataflow>
<dataflow id="112" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="113" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="91" toId="19">
</dataflow>
<dataflow id="115" from="outputs" to="specbitsmap_ln0" fromId="28" toId="19">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="64" toId="20">
</dataflow>
<dataflow id="117" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="119" from="empty_2" to="specinterface_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="122" from="empty" to="specinterface_ln0" fromId="77" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="126" from="empty_3" to="specinterface_ln0" fromId="125" toId="20">
</dataflow>
<dataflow id="127" from="empty" to="specinterface_ln0" fromId="77" toId="20">
</dataflow>
<dataflow id="128" from="empty" to="specinterface_ln0" fromId="77" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="130" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="133" from="empty" to="specinterface_ln0" fromId="77" toId="20">
</dataflow>
<dataflow id="134" from="empty" to="specinterface_ln0" fromId="77" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="138" from="_ssdm_op_Write.axis.volatile.i32P128A" to="write_ln52" fromId="56" toId="21">
</dataflow>
<dataflow id="139" from="outputs" to="write_ln52" fromId="28" toId="21">
</dataflow>
<dataflow id="140" from="add_ln44" to="write_ln52" fromId="12" toId="21">
</dataflow>
</dataflows>


</stg>
