

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:43:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_1_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  548153|  548153|  548153|  548153|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  548152|  548152|     49832|          -|          -|    11|    no    |
        | + Col_Loop              |   49830|   49830|      4530|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    4528|    4528|       283|          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     276|     276|        92|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      90|      90|        30|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      27|      27|         7|          4|          1|     6|    yes   |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 15 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 7 
14 --> 6 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [conv/conv.cpp:8]   --->   Operation 26 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 27 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 29 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 32 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 33 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 34 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 36 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 37 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:11]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv/conv.cpp:11]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i7" [conv/conv.cpp:35]   --->   Operation 42 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul, %zext_ln35" [conv/conv.cpp:35]   --->   Operation 43 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)" [conv/conv.cpp:14]   --->   Operation 44 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_9 to i12" [conv/conv.cpp:14]   --->   Operation 45 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 46 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_2) nounwind" [conv/conv.cpp:40]   --->   Operation 47 'specregionend' 'empty_14' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 48 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 49 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 50 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [conv/conv.cpp:14]   --->   Operation 52 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [conv/conv.cpp:14]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 55 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [conv/conv.cpp:26]   --->   Operation 56 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %f_0 to i11" [conv/conv.cpp:35]   --->   Operation 57 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0 to i12" [conv/conv.cpp:35]   --->   Operation 58 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln35_1 = add i12 %zext_ln14, %zext_ln35_2" [conv/conv.cpp:35]   --->   Operation 59 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 60 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 61 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:18]   --->   Operation 62 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_3) nounwind" [conv/conv.cpp:39]   --->   Operation 63 'specregionend' 'empty_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 64 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 65 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 66 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [conv/conv.cpp:18]   --->   Operation 67 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv/conv.cpp:18]   --->   Operation 68 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 69 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:18]   --->   Operation 70 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop_begin" [conv/conv.cpp:18]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv/conv.cpp:19]   --->   Operation 73 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %wr_0 to i5" [conv/conv.cpp:26]   --->   Operation 74 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv/conv.cpp:26]   --->   Operation 75 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_s to i5" [conv/conv.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [conv/conv.cpp:26]   --->   Operation 77 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv/conv.cpp:26]   --->   Operation 78 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [conv/conv.cpp:26]   --->   Operation 79 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 80 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_3, 13" [conv/conv.cpp:26]   --->   Operation 81 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:21]   --->   Operation 82 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 83 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 84 'load' 'conv_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 85 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 86 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [conv/conv.cpp:21]   --->   Operation 87 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv/conv.cpp:21]   --->   Operation 88 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 89 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [conv/conv.cpp:21]   --->   Operation 90 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv/conv.cpp:21]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:22]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:22]   --->   Operation 93 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %wc_0 to i6" [conv/conv.cpp:26]   --->   Operation 94 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i6 %zext_ln26_4, %sext_ln26" [conv/conv.cpp:26]   --->   Operation 95 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_2 to i4" [conv/conv.cpp:26]   --->   Operation 96 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [conv/conv.cpp:26]   --->   Operation 97 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_2, i1 false)" [conv/conv.cpp:26]   --->   Operation 98 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.87ns)   --->   "%sub_ln26_1 = sub i7 %p_shl, %tmp_10" [conv/conv.cpp:26]   --->   Operation 99 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [conv/conv.cpp:26]   --->   Operation 100 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %add_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln26_3 = add i8 %zext_ln26_6, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 102 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_3, i3 0)" [conv/conv.cpp:26]   --->   Operation 103 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_3, i1 false)" [conv/conv.cpp:26]   --->   Operation 104 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i9 %tmp_11 to i11" [conv/conv.cpp:26]   --->   Operation 105 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.63ns)   --->   "%sub_ln26_2 = sub i11 %p_shl1_cast, %zext_ln26_7" [conv/conv.cpp:26]   --->   Operation 106 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.76ns)   --->   "br label %6" [conv/conv.cpp:24]   --->   Operation 107 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv/conv.cpp:29]   --->   Operation 108 'specregionend' 'empty_11' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:18]   --->   Operation 109 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %ch, %Filter1_Loop ]"   --->   Operation 110 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:24]   --->   Operation 111 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i3 %ch_0 to i7" [conv/conv.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i3 %ch_0 to i11" [conv/conv.cpp:26]   --->   Operation 113 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.87ns)   --->   "%add_ln26_4 = add i7 %zext_ln26_5, %sub_ln26_1" [conv/conv.cpp:26]   --->   Operation 114 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_4, i4 0)" [conv/conv.cpp:26]   --->   Operation 115 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %zext_ln35_1, %tmp_17_cast" [conv/conv.cpp:26]   --->   Operation 116 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i11 %add_ln26_5 to i64" [conv/conv.cpp:26]   --->   Operation 117 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_9" [conv/conv.cpp:26]   --->   Operation 118 'getelementptr' 'conv_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %zext_ln26_8, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 119 'add' 'add_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_6 to i64" [conv/conv.cpp:26]   --->   Operation 120 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_10" [conv/conv.cpp:26]   --->   Operation 121 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 122 'load' 'conv_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_7 : Operation 123 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 123 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>

State 8 <SV = 7> <Delay = 15.6>
ST_8 : Operation 124 [1/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 124 'load' 'conv_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_8 : Operation 125 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 125 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 126 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 126 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 127 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 127 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %Filter1_Loop ]"   --->   Operation 128 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 129 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [conv/conv.cpp:24]   --->   Operation 130 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %Filter1_Loop" [conv/conv.cpp:24]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 132 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 133 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 133 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 134 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 134 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 135 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 136 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv/conv.cpp:26]   --->   Operation 137 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 138 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 138 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_7) nounwind" [conv/conv.cpp:27]   --->   Operation 139 'specregionend' 'empty_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "br label %6" [conv/conv.cpp:24]   --->   Operation 140 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv/conv.cpp:28]   --->   Operation 141 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:21]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 13.7>
ST_15 : Operation 143 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 143 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_15 : Operation 144 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 144 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 6> <Delay = 10.5>
ST_16 : Operation 145 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 145 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 10.5>
ST_17 : Operation 146 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 146 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 15.9>
ST_18 : Operation 147 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 147 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 148 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 9.66>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 149 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 150 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 151 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 152 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 153 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 153 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 154 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 155 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_8" [conv/conv.cpp:34]   --->   Operation 156 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 157 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 157 'select' 'w_sum_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (3.25ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 158 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv/conv.cpp:38]   --->   Operation 159 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:14]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000]
br_ln8            (br               ) [ 01111111111111111111]
r_0               (phi              ) [ 00101111111111111111]
phi_mul           (phi              ) [ 00111111111111111111]
add_ln8           (add              ) [ 01111111111111111111]
icmp_ln8          (icmp             ) [ 00111111111111111111]
empty             (speclooptripcount) [ 00000000000000000000]
r                 (add              ) [ 01111111111111111111]
br_ln8            (br               ) [ 00000000000000000000]
specloopname_ln9  (specloopname     ) [ 00000000000000000000]
tmp_2             (specregionbegin  ) [ 00011111111111111111]
br_ln11           (br               ) [ 00111111111111111111]
ret_ln41          (ret              ) [ 00000000000000000000]
c_0               (phi              ) [ 00010111111111100000]
icmp_ln11         (icmp             ) [ 00111111111111111111]
empty_4           (speclooptripcount) [ 00000000000000000000]
c                 (add              ) [ 00111111111111111111]
br_ln11           (br               ) [ 00000000000000000000]
specloopname_ln12 (specloopname     ) [ 00000000000000000000]
tmp_3             (specregionbegin  ) [ 00001111111111111111]
zext_ln35         (zext             ) [ 00000000000000000000]
add_ln35          (add              ) [ 00000000000000000000]
tmp_9             (bitconcatenate   ) [ 00000000000000000000]
zext_ln14         (zext             ) [ 00001111111111111111]
br_ln14           (br               ) [ 00111111111111111111]
empty_14          (specregionend    ) [ 00000000000000000000]
br_ln8            (br               ) [ 01111111111111111111]
f_0               (phi              ) [ 00001000000000000000]
icmp_ln14         (icmp             ) [ 00111111111111111111]
empty_5           (speclooptripcount) [ 00000000000000000000]
f                 (add              ) [ 00111111111111111111]
br_ln14           (br               ) [ 00000000000000000000]
specloopname_ln15 (specloopname     ) [ 00000000000000000000]
tmp_4             (specregionbegin  ) [ 00000111111111111111]
zext_ln26         (zext             ) [ 00000111111111100000]
zext_ln35_1       (zext             ) [ 00000111111111100000]
zext_ln35_2       (zext             ) [ 00000000000000000000]
add_ln35_1        (add              ) [ 00000000000000000000]
zext_ln35_3       (zext             ) [ 00000000000000000000]
conv_out_addr     (getelementptr    ) [ 00000111111111111111]
br_ln18           (br               ) [ 00111111111111111111]
empty_13          (specregionend    ) [ 00000000000000000000]
br_ln11           (br               ) [ 00111111111111111111]
wr_0              (phi              ) [ 00000100000000000000]
w_sum_0           (phi              ) [ 00000111111111111110]
zext_ln18         (zext             ) [ 00000000000000000000]
icmp_ln18         (icmp             ) [ 00111111111111111111]
empty_6           (speclooptripcount) [ 00000000000000000000]
wr                (add              ) [ 00111111111111111111]
br_ln18           (br               ) [ 00000000000000000000]
specloopname_ln19 (specloopname     ) [ 00000000000000000000]
tmp_5             (specregionbegin  ) [ 00000011111111100000]
zext_ln26_1       (zext             ) [ 00000000000000000000]
tmp_s             (bitconcatenate   ) [ 00000000000000000000]
zext_ln26_2       (zext             ) [ 00000000000000000000]
sub_ln26          (sub              ) [ 00000000000000000000]
sext_ln26         (sext             ) [ 00000011111111100000]
add_ln26          (add              ) [ 00000000000000000000]
zext_ln26_3       (zext             ) [ 00000000000000000000]
mul_ln26          (mul              ) [ 00000011111111100000]
br_ln21           (br               ) [ 00111111111111111111]
conv_bias_addr    (getelementptr    ) [ 00000000000000010000]
w_sum_1           (phi              ) [ 00111111111111011111]
wc_0              (phi              ) [ 00000010000000000000]
zext_ln21         (zext             ) [ 00000000000000000000]
icmp_ln21         (icmp             ) [ 00111111111111111111]
empty_7           (speclooptripcount) [ 00000000000000000000]
wc                (add              ) [ 00111111111111111111]
br_ln21           (br               ) [ 00000000000000000000]
specloopname_ln22 (specloopname     ) [ 00000000000000000000]
tmp_6             (specregionbegin  ) [ 00000001111111100000]
zext_ln26_4       (zext             ) [ 00000000000000000000]
add_ln26_2        (add              ) [ 00000000000000000000]
trunc_ln26        (trunc            ) [ 00000000000000000000]
p_shl             (bitconcatenate   ) [ 00000000000000000000]
tmp_10            (bitconcatenate   ) [ 00000000000000000000]
sub_ln26_1        (sub              ) [ 00000001111111000000]
add_ln26_1        (add              ) [ 00000000000000000000]
zext_ln26_6       (zext             ) [ 00000000000000000000]
add_ln26_3        (add              ) [ 00000000000000000000]
p_shl1_cast       (bitconcatenate   ) [ 00000000000000000000]
tmp_11            (bitconcatenate   ) [ 00000000000000000000]
zext_ln26_7       (zext             ) [ 00000000000000000000]
sub_ln26_2        (sub              ) [ 00000001111111000000]
br_ln24           (br               ) [ 00111111111111111111]
empty_11          (specregionend    ) [ 00000000000000000000]
br_ln18           (br               ) [ 00111111111111111111]
ch_0              (phi              ) [ 00000001111000000000]
icmp_ln24         (icmp             ) [ 00111111111111111111]
zext_ln26_5       (zext             ) [ 00000000000000000000]
zext_ln26_8       (zext             ) [ 00000000000000000000]
add_ln26_4        (add              ) [ 00000000000000000000]
tmp_17_cast       (bitconcatenate   ) [ 00000000000000000000]
add_ln26_5        (add              ) [ 00000000000000000000]
zext_ln26_9       (zext             ) [ 00000000000000000000]
conv_weights_addr (getelementptr    ) [ 00000000100000000000]
add_ln26_6        (add              ) [ 00000000000000000000]
zext_ln26_10      (zext             ) [ 00000000000000000000]
input_addr        (getelementptr    ) [ 00000000100000000000]
conv_weights_load (load             ) [ 00000000010000000000]
input_load        (load             ) [ 00000000010000000000]
tmp_1             (fmul             ) [ 00000001111111000000]
w_sum_2           (phi              ) [ 00111111111111111111]
empty_8           (speclooptripcount) [ 00000000000000000000]
ch                (add              ) [ 00111111110111111111]
br_ln24           (br               ) [ 00000000000000000000]
specloopname_ln25 (specloopname     ) [ 00000000000000000000]
tmp_7             (specregionbegin  ) [ 00000000000000000000]
specpipeline_ln26 (specpipeline     ) [ 00000000000000000000]
w_sum_3           (fadd             ) [ 00111111111111111111]
empty_9           (specregionend    ) [ 00000000000000000000]
br_ln24           (br               ) [ 00111111111111111111]
empty_10          (specregionend    ) [ 00000000000000000000]
br_ln21           (br               ) [ 00111111111111111111]
conv_bias_load    (load             ) [ 00000000000000001110]
w_sum             (fadd             ) [ 00000000000000000001]
bitcast_ln34      (bitcast          ) [ 00000000000000000000]
tmp               (partselect       ) [ 00000000000000000000]
trunc_ln34        (trunc            ) [ 00000000000000000000]
icmp_ln34         (icmp             ) [ 00000000000000000000]
icmp_ln34_1       (icmp             ) [ 00000000000000000000]
or_ln34           (or               ) [ 00000000000000000000]
tmp_8             (fcmp             ) [ 00000000000000000000]
and_ln34          (and              ) [ 00000000000000000000]
w_sum_4           (select           ) [ 00000000000000000000]
store_ln35        (store            ) [ 00000000000000000000]
empty_12          (specregionend    ) [ 00000000000000000000]
br_ln14           (br               ) [ 00111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="conv_out_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv_bias_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="1"/>
<pin id="121" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_load/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="conv_weights_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/7 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln35_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="6"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/19 "/>
</bind>
</comp>

<comp id="161" class="1005" name="r_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="r_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="phi_mul_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="phi_mul_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="c_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="4" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="197" class="1005" name="f_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="f_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="wr_0_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="1"/>
<pin id="210" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="wr_0_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="2" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="w_sum_0_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="w_sum_0_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="w_sum_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="w_sum_1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="243" class="1005" name="wc_0_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="1"/>
<pin id="245" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="wc_0_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="2" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="254" class="1005" name="ch_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="ch_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="3" slack="1"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="266" class="1005" name="w_sum_2_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="w_sum_2_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="4"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="32" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/10 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/10 w_sum/15 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/18 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln8_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="r_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln11_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="c_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln35_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln35_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="1"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_9_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="0"/>
<pin id="339" dir="0" index="1" bw="7" slack="0"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln14_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="0"/>
<pin id="347" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln14_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="0"/>
<pin id="351" dir="0" index="1" bw="5" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="f_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln26_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="5" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln35_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln35_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln35_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="11" slack="1"/>
<pin id="375" dir="0" index="1" bw="5" slack="0"/>
<pin id="376" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="zext_ln35_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln18_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln18_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="wr_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln26_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln26_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sub_ln26_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln26_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln26_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="4" slack="3"/>
<pin id="428" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln26_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="mul_ln26_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="4" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln21_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln21_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="wc_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln26_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln26_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="0" index="1" bw="5" slack="1"/>
<pin id="464" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="trunc_ln26_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_shl_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_10_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="0" index="1" bw="6" slack="0"/>
<pin id="481" dir="0" index="2" bw="1" slack="0"/>
<pin id="482" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sub_ln26_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="7" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln26_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="3"/>
<pin id="494" dir="0" index="1" bw="2" slack="0"/>
<pin id="495" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln26_6_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="4" slack="0"/>
<pin id="500" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln26_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="1"/>
<pin id="505" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_shl1_cast_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_11_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="0" index="1" bw="8" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln26_7_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sub_ln26_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="11" slack="0"/>
<pin id="529" dir="0" index="1" bw="9" slack="0"/>
<pin id="530" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln24_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="3" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln26_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="3" slack="0"/>
<pin id="541" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln26_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="0"/>
<pin id="545" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln26_4_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="0" index="1" bw="7" slack="1"/>
<pin id="550" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_17_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="0"/>
<pin id="554" dir="0" index="1" bw="7" slack="0"/>
<pin id="555" dir="0" index="2" bw="1" slack="0"/>
<pin id="556" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln26_5_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="3"/>
<pin id="562" dir="0" index="1" bw="11" slack="0"/>
<pin id="563" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln26_9_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="11" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/7 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln26_6_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="3" slack="0"/>
<pin id="572" dir="0" index="1" bw="11" slack="1"/>
<pin id="573" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/7 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln26_10_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="11" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="ch_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="3"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="bitcast_ln34_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/19 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="6" slack="0"/>
<pin id="593" dir="0" index="3" bw="6" slack="0"/>
<pin id="594" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln34_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/19 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln34_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/19 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln34_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="23" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/19 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln34_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/19 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln34_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/19 "/>
</bind>
</comp>

<comp id="627" class="1004" name="w_sum_4_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="1"/>
<pin id="630" dir="0" index="2" bw="32" slack="0"/>
<pin id="631" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/19 "/>
</bind>
</comp>

<comp id="635" class="1005" name="add_ln8_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="643" class="1005" name="r_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="0"/>
<pin id="645" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="651" class="1005" name="c_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="656" class="1005" name="zext_ln14_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="12" slack="1"/>
<pin id="658" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="664" class="1005" name="f_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="669" class="1005" name="zext_ln26_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="1"/>
<pin id="671" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="674" class="1005" name="zext_ln35_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="3"/>
<pin id="676" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="conv_out_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="6"/>
<pin id="681" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="687" class="1005" name="wr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="0"/>
<pin id="689" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="692" class="1005" name="sext_ln26_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="6" slack="1"/>
<pin id="694" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="697" class="1005" name="mul_ln26_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="1"/>
<pin id="699" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="702" class="1005" name="conv_bias_addr_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="1"/>
<pin id="704" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln21_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="711" class="1005" name="wc_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="0"/>
<pin id="713" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="716" class="1005" name="sub_ln26_1_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="1"/>
<pin id="718" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="721" class="1005" name="sub_ln26_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="11" slack="1"/>
<pin id="723" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="icmp_ln24_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="730" class="1005" name="conv_weights_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="1"/>
<pin id="732" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="input_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="10" slack="1"/>
<pin id="737" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="740" class="1005" name="conv_weights_load_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load "/>
</bind>
</comp>

<comp id="745" class="1005" name="input_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="ch_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="1"/>
<pin id="757" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="760" class="1005" name="w_sum_3_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="765" class="1005" name="conv_bias_load_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_load "/>
</bind>
</comp>

<comp id="770" class="1005" name="w_sum_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="130" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="137" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="165" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="241"><net_src comp="219" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="276"><net_src comp="231" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="282"><net_src comp="270" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="219" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="124" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="144" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="150" pin="3"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="278" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="177" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="18" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="165" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="20" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="165" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="189" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="20" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="189" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="189" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="173" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="327" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="331" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="14" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="348"><net_src comp="337" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="201" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="42" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="201" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="201" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="201" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="201" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="386"><net_src comp="212" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="212" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="56" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="212" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="212" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="64" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="212" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="399" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="383" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="161" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="247" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="449"><net_src comp="247" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="56" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="247" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="60" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="247" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="74" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="461" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="490"><net_src comp="470" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="478" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="185" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="441" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="78" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="72" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="502" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="76" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="515" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="507" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="523" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="258" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="82" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="258" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="258" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="539" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="14" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="574"><net_src comp="543" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="584"><net_src comp="254" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="86" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="595"><net_src comp="100" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="586" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="102" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="598"><net_src comp="104" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="602"><net_src comp="586" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="589" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="106" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="599" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="108" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="603" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="291" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="632"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="54" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="634"><net_src comp="627" pin="3"/><net_sink comp="156" pin=1"/></net>

<net id="638"><net_src comp="297" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="646"><net_src comp="309" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="654"><net_src comp="321" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="659"><net_src comp="345" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="667"><net_src comp="355" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="672"><net_src comp="361" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="677"><net_src comp="365" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="682"><net_src comp="110" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="690"><net_src comp="393" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="695"><net_src comp="421" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="700"><net_src comp="435" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="705"><net_src comp="117" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="710"><net_src comp="445" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="451" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="719"><net_src comp="486" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="724"><net_src comp="527" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="729"><net_src comp="533" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="130" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="738"><net_src comp="137" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="743"><net_src comp="144" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="748"><net_src comp="150" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="753"><net_src comp="285" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="758"><net_src comp="580" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="763"><net_src comp="278" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="768"><net_src comp="124" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="773"><net_src comp="278" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="627" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {19 }
 - Input state : 
	Port: conv : input_r | {7 8 }
	Port: conv : conv_weights | {7 8 }
	Port: conv : conv_bias | {5 15 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_9 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26_1 : 1
		tmp_s : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		add_ln26 : 2
		zext_ln26_3 : 3
		mul_ln26 : 4
		conv_bias_load : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_4 : 1
		add_ln26_2 : 2
		trunc_ln26 : 3
		p_shl : 4
		tmp_10 : 3
		sub_ln26_1 : 5
		add_ln26_1 : 2
		zext_ln26_6 : 3
		add_ln26_3 : 4
		p_shl1_cast : 5
		tmp_11 : 5
		zext_ln26_7 : 6
		sub_ln26_2 : 7
	State 7
		icmp_ln24 : 1
		zext_ln26_5 : 1
		zext_ln26_8 : 1
		add_ln26_4 : 2
		tmp_17_cast : 3
		add_ln26_5 : 4
		zext_ln26_9 : 5
		conv_weights_addr : 6
		add_ln26_6 : 2
		zext_ln26_10 : 3
		input_addr : 4
		conv_weights_load : 7
		input_load : 5
	State 8
		tmp_1 : 1
	State 9
	State 10
		w_sum_3 : 1
	State 11
	State 12
	State 13
		empty_9 : 1
	State 14
	State 15
		w_sum : 1
	State 16
	State 17
	State 18
		tmp_8 : 1
	State 19
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		w_sum_4 : 3
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_278     |    2    |   227   |   403   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_285     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_291     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_297   |    0    |    0    |    15   |
|          |       r_fu_309      |    0    |    0    |    13   |
|          |       c_fu_321      |    0    |    0    |    13   |
|          |   add_ln35_fu_331   |    0    |    0    |    15   |
|          |       f_fu_355      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_373  |    0    |    0    |    13   |
|          |      wr_fu_393      |    0    |    0    |    10   |
|    add   |   add_ln26_fu_425   |    0    |    0    |    13   |
|          |      wc_fu_451      |    0    |    0    |    10   |
|          |  add_ln26_2_fu_461  |    0    |    0    |    15   |
|          |  add_ln26_1_fu_492  |    0    |    0    |    13   |
|          |  add_ln26_3_fu_502  |    0    |    0    |    15   |
|          |  add_ln26_4_fu_547  |    0    |    0    |    15   |
|          |  add_ln26_5_fu_560  |    0    |    0    |    13   |
|          |  add_ln26_6_fu_570  |    0    |    0    |    13   |
|          |      ch_fu_580      |    0    |    0    |    12   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_303   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_315  |    0    |    0    |    9    |
|          |   icmp_ln14_fu_349  |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_387  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_445  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_533  |    0    |    0    |    9    |
|          |   icmp_ln34_fu_603  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_609 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_415   |    0    |    0    |    13   |
|    sub   |  sub_ln26_1_fu_486  |    0    |    0    |    15   |
|          |  sub_ln26_2_fu_527  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_4_fu_627   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln26_fu_435   |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_615   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_621   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln35_fu_327  |    0    |    0    |    0    |
|          |   zext_ln14_fu_345  |    0    |    0    |    0    |
|          |   zext_ln26_fu_361  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_365 |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_369 |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_378 |    0    |    0    |    0    |
|          |   zext_ln18_fu_383  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_399 |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_411 |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_431 |    0    |    0    |    0    |
|          |   zext_ln21_fu_441  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_457 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_498 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_523 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_539 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_543 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_565 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_575 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_9_fu_337    |    0    |    0    |    0    |
|          |     tmp_s_fu_403    |    0    |    0    |    0    |
|          |     p_shl_fu_470    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_478    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_507 |    0    |    0    |    0    |
|          |    tmp_11_fu_515    |    0    |    0    |    0    |
|          |  tmp_17_cast_fu_552 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_421  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln26_fu_466  |    0    |    0    |    0    |
|          |  trunc_ln34_fu_599  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_589     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   421   |   1352  |
|----------|---------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|  conv_bias |    0   |   32   |    8   |
|conv_weights|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |   32   |    8   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln8_reg_635     |    7   |
|       c_0_reg_185       |    4   |
|        c_reg_651        |    4   |
|       ch_0_reg_254      |    3   |
|        ch_reg_755       |    3   |
|  conv_bias_addr_reg_702 |    4   |
|  conv_bias_load_reg_765 |   32   |
|  conv_out_addr_reg_679  |   11   |
|conv_weights_addr_reg_730|   10   |
|conv_weights_load_reg_740|   32   |
|       f_0_reg_197       |    5   |
|        f_reg_664        |    5   |
|    icmp_ln21_reg_707    |    1   |
|    icmp_ln24_reg_726    |    1   |
|    input_addr_reg_735   |   10   |
|    input_load_reg_745   |   32   |
|     mul_ln26_reg_697    |    8   |
|     phi_mul_reg_173     |    7   |
|       r_0_reg_161       |    4   |
|        r_reg_643        |    4   |
|    sext_ln26_reg_692    |    6   |
|    sub_ln26_1_reg_716   |    7   |
|    sub_ln26_2_reg_721   |   11   |
|      tmp_1_reg_750      |   32   |
|     w_sum_0_reg_219     |   32   |
|     w_sum_1_reg_231     |   32   |
|     w_sum_2_reg_266     |   32   |
|     w_sum_3_reg_760     |   32   |
|      w_sum_reg_770      |   32   |
|       wc_0_reg_243      |    2   |
|        wc_reg_711       |    2   |
|       wr_0_reg_208      |    2   |
|        wr_reg_687       |    2   |
|    zext_ln14_reg_656    |   12   |
|    zext_ln26_reg_669    |   64   |
|   zext_ln35_1_reg_674   |   11   |
+-------------------------+--------+
|          Total          |   498  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_144 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_150 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_161    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_173  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_185    |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_219  |  p0  |   2  |  32  |   64   ||    9    |
|    ch_0_reg_254   |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_278    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_278    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_285    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_285    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_291    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   500  || 23.0427 ||   123   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   421  |  1352  |
|   Memory  |    2   |    -   |    -   |   32   |    8   |
|Multiplexer|    -   |    -   |   23   |    -   |   123  |
|  Register |    -   |    -   |    -   |   498  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   23   |   951  |  1483  |
+-----------+--------+--------+--------+--------+--------+
