-- VHDL for IBM SMS ALD page 16.50.03.1
-- Title: MPLY CONTROLS-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/6/2020 9:17:08 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_50_03_1_MPLY_CONTROLS_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN:	 in STD_LOGIC;
		PS_MPLY_OP_CODE:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_NO_SCAN:	 in STD_LOGIC;
		PS_2ND_SCAN:	 in STD_LOGIC;
		PS_1ST_OR_NO_OR_3RD_SCAN:	 in STD_LOGIC;
		PS_3RD_SCAN:	 in STD_LOGIC;
		PS_MPLY_DIV_LAST_LATCH:	 in STD_LOGIC;
		PS_1ST_OR_3RD_SCAN:	 in STD_LOGIC;
		PS_NOT_MPLY_DIV_LAST_LATCH:	 in STD_LOGIC;
		PB_B_CH_0:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PB_B_CH_WM_BIT:	 in STD_LOGIC;
		PS_TRUE_LATCH_1:	 in STD_LOGIC;
		PS_COMPLEMENT_LATCH:	 in STD_LOGIC;
		PS_NO_OR_1ST_OR_2ND_SCAN:	 in STD_LOGIC;
		MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D:	 out STD_LOGIC;
		MS_MPLY_DOT_N_DOT_D:	 out STD_LOGIC;
		MS_MPLY_DOT_1_OR_N_OR_3_DOT_D:	 out STD_LOGIC;
		MS_MPLY_DOT_2_DOT_D:	 out STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D:	 out STD_LOGIC;
		MS_MPLY_DOT_3_DOT_D_DOT_MDL:	 out STD_LOGIC;
		MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL:	 out STD_LOGIC;
		MS_MPLY_DOT_D_DOT_T:	 out STD_LOGIC;
		MS_MPLY_DOT_D_DOT_S:	 out STD_LOGIC;
		MS_MPLY_DOT_N_OR_1_OR_2_DOT_D:	 out STD_LOGIC);
end ALD_16_50_03_1_MPLY_CONTROLS_ACC;

architecture behavioral of ALD_16_50_03_1_MPLY_CONTROLS_ACC is 

	signal OUT_4A_NoPin: STD_LOGIC;
	signal OUT_3A_D: STD_LOGIC;
	signal OUT_2A_B: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_2C_F: STD_LOGIC;
	signal OUT_1C_P: STD_LOGIC;
	signal OUT_2D_D: STD_LOGIC;
	signal OUT_2E_F: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_2F_E: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_4G_B: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_2I_E: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;

begin

	OUT_4A_NoPin <= NOT(PS_MPLY_OP_CODE AND PS_D_CYCLE );
	OUT_3A_D <= NOT OUT_4A_NoPin;
	OUT_2A_B <= NOT(OUT_3A_D AND PS_NO_OR_1ST_OR_2ND_OR_3RD_SCAN );
	OUT_2B_G <= NOT(OUT_3A_D AND PS_NO_SCAN );
	OUT_2C_F <= NOT(OUT_3A_D AND PS_2ND_SCAN );
	OUT_1C_P <= NOT(OUT_3A_D AND PS_1ST_OR_NO_OR_3RD_SCAN );
	OUT_2D_D <= NOT(OUT_3A_D AND PS_3RD_SCAN );
	OUT_2E_F <= NOT(OUT_3A_D AND PS_3RD_SCAN AND PS_MPLY_DIV_LAST_LATCH );
	OUT_4F_K <= NOT(PS_1401_MODE_1 );
	OUT_2F_E <= NOT(OUT_3A_D AND PS_1ST_OR_3RD_SCAN AND PS_NOT_MPLY_DIV_LAST_LATCH );
	OUT_1F_C <= NOT(OUT_DOT_4F );
	OUT_4G_B <= NOT(PB_B_CH_0 AND PB_B_CH_WM_BIT );
	OUT_2G_D <= NOT(OUT_3A_D AND PS_TRUE_LATCH_1 );
	OUT_2H_C <= NOT(OUT_3A_D AND PS_COMPLEMENT_LATCH );
	OUT_2I_E <= NOT(OUT_3A_D AND PS_NO_OR_1ST_OR_2ND_SCAN );
	OUT_DOT_4F <= OUT_4F_K OR OUT_4G_B;
	OUT_DOT_1F <= OUT_2F_E OR OUT_1F_C;

	MS_MPLY_DOT_N_OR_1_OR_2_OR_3_DOT_D <= OUT_2A_B;
	MS_MPLY_DOT_N_DOT_D <= OUT_2B_G;
	MS_MPLY_DOT_2_DOT_D <= OUT_2C_F;
	MS_MPLY_DOT_1_OR_N_OR_3_DOT_D <= OUT_1C_P;
	MS_MPLY_DOT_3_DOT_D <= OUT_2D_D;
	MS_MPLY_DOT_3_DOT_D_DOT_MDL <= OUT_2E_F;
	MS_MPLY_DOT_D_DOT_T <= OUT_2G_D;
	MS_MPLY_DOT_D_DOT_S <= OUT_2H_C;
	MS_MPLY_DOT_N_OR_1_OR_2_DOT_D <= OUT_2I_E;
	MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL <= OUT_DOT_1F;


end;
