#Timing report of worst 14 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: ff7.Q[0] (dffsre at (38,60) clocked by clock0)
Endpoint  : out:ff7.outpad[0] (.output at (79,66) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff7.C[0] (dffsre at (38,60))                                     0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff7.Q[0] (dffsre at (38,60)) [clock-to-output]                   0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          1.484     4.435
| (intra 'io' routing)                                           0.118     4.552
out:ff7.outpad[0] (.output at (79,66))                          -0.000     4.552
data arrival time                                                          4.552

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock uncertainty                                                0.000     6.800
output external delay                                           -1.000     5.800
data required time                                                         5.800
--------------------------------------------------------------------------------
data required time                                                         5.800
data arrival time                                                         -4.552
--------------------------------------------------------------------------------
slack (MET)                                                                1.248


#Path 2
Startpoint: ff6.Q[0] (dffsre at (11,4) clocked by clock0)
Endpoint  : ff7.D[0] (dffsre at (38,60) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff6.C[0] (dffsre at (11,4))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff6.Q[0] (dffsre at (11,4)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          2.684     5.635
| (intra 'clb' routing)                                          0.378     6.013
ff7.D[0] (dffsre at (38,60))                                     0.000     6.013
data arrival time                                                          6.013

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff7.C[0] (dffsre at (38,60))                                     0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -6.013
--------------------------------------------------------------------------------
slack (MET)                                                                2.823


#Path 3
Startpoint: rst6.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff7.R[0] (dffsre at (38,60) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                 0.000     0.000
clock source latency                                                                                                                                                                                                                     0.000     0.000
input external delay                                                                                                                                                                                                                     1.000     1.000
rst6.inpad[0] (.input at (10,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                  2.804     3.903
| (intra 'clb' routing)                                                                                                                                                                                                                  0.208     4.111
$abc$482$techmap$techmap475$abc$311$auto$blifparse.cc:362:parse_blif$312.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.in[0] (.names at (38,60))                        0.000     4.111
| (primitive '.names' combinational delay)                                                                                                                                                                                               0.070     4.181
$abc$482$techmap$techmap475$abc$311$auto$blifparse.cc:362:parse_blif$312.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.out[0] (.names at (38,60))                       0.000     4.181
| (intra 'clb' routing)                                                                                                                                                                                                                  0.149     4.330
| (inter-block routing)                                                                                                                                                                                                                  0.272     4.601
| (intra 'clb' routing)                                                                                                                                                                                                                  0.020     4.622
ff7.R[0] (dffsre at (38,60))                                                                                                                                                                                                             0.000     4.622
data arrival time                                                                                                                                                                                                                                  4.622

clock clock0 (rise edge)                                                                                                                                                                                                                 6.800     6.800
clock source latency                                                                                                                                                                                                                     0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                        0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                   0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                  0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                  2.000     8.899
ff7.C[0] (dffsre at (38,60))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                        0.000     8.899
cell setup time                                                                                                                                                                                                                          0.087     8.986
data required time                                                                                                                                                                                                                                 8.986
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                 8.986
data arrival time                                                                                                                                                                                                                                 -4.622
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                        4.365


#Path 4
Startpoint: ff5.Q[0] (dffsre at (10,3) clocked by clock0)
Endpoint  : ff6.D[0] (dffsre at (11,4) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff5.C[0] (dffsre at (10,3))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff5.Q[0] (dffsre at (10,3)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.378     3.733
ff6.D[0] (dffsre at (11,4))                                      0.000     3.733
data arrival time                                                          3.733

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff6.C[0] (dffsre at (11,4))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.733
--------------------------------------------------------------------------------
slack (MET)                                                                5.103


#Path 5
Startpoint: ff4.Q[0] (dffsre at (8,1) clocked by clock0)
Endpoint  : ff5.D[0] (dffsre at (10,3) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff4.C[0] (dffsre at (8,1))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff4.Q[0] (dffsre at (8,1)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff5.D[0] (dffsre at (10,3))                                      0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff5.C[0] (dffsre at (10,3))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 6
Startpoint: ff3.Q[0] (dffsre at (8,2) clocked by clock0)
Endpoint  : ff4.D[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff3.C[0] (dffsre at (8,2))                                       0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff3.Q[0] (dffsre at (8,2)) [clock-to-output]                     0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff4.D[0] (dffsre at (8,1))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff4.C[0] (dffsre at (8,1))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 7
Startpoint: ff2.Q[0] (dffsre at (10,2) clocked by clock0)
Endpoint  : ff3.D[0] (dffsre at (8,2) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff2.C[0] (dffsre at (10,2))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff2.Q[0] (dffsre at (10,2)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff3.D[0] (dffsre at (8,2))                                       0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff3.C[0] (dffsre at (8,2))                                       0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 8
Startpoint: ff1.Q[0] (dffsre at (10,1) clocked by clock0)
Endpoint  : ff2.D[0] (dffsre at (10,2) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock0.inpad[0] (.input at (6,0))                                0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
ff1.C[0] (dffsre at (10,1))                                      0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
ff1.Q[0] (dffsre at (10,1)) [clock-to-output]                    0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.378     3.613
ff2.D[0] (dffsre at (10,2))                                      0.000     3.613
data arrival time                                                          3.613

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff2.C[0] (dffsre at (10,2))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -3.613
--------------------------------------------------------------------------------
slack (MET)                                                                5.223


#Path 9
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff2.R[0] (dffsre at (10,2) clocked by clock0)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                            0.000     0.000
clock source latency                                                                                0.000     0.000
input external delay                                                                                1.000     1.000
rst1.inpad[0] (.input at (7,0))                                                                     0.000     1.000
| (intra 'io' routing)                                                                              0.099     1.099
| (inter-block routing)                                                                             0.500     1.599
| (intra 'clb' routing)                                                                             0.208     1.807
$abc$482$auto$simplemap.cc:333:simplemap_lut$469[1].in[0] (.names at (10,1))                        0.000     1.807
| (primitive '.names' combinational delay)                                                          0.120     1.927
$abc$482$auto$simplemap.cc:333:simplemap_lut$469[1].out[0] (.names at (10,1))                       0.000     1.927
| (intra 'clb' routing)                                                                             0.149     2.076
| (inter-block routing)                                                                             0.284     2.359
| (intra 'clb' routing)                                                                             0.020     2.380
ff2.R[0] (dffsre at (10,2))                                                                         0.000     2.380
data arrival time                                                                                             2.380

clock clock0 (rise edge)                                                                            6.800     6.800
clock source latency                                                                                0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                   0.000     6.800
| (intra 'io' routing)                                                                              0.099     6.899
| (inter-block routing)                                                                             0.000     6.899
| (intra 'clb' routing)                                                                             2.000     8.899
ff2.C[0] (dffsre at (10,2))                                                                         0.000     8.899
clock uncertainty                                                                                   0.000     8.899
cell setup time                                                                                     0.087     8.986
data required time                                                                                            8.986
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            8.986
data arrival time                                                                                            -2.380
-------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                   6.607


#Path 10
Startpoint: rst5.inpad[0] (.input at (10,0) clocked by clock0)
Endpoint  : ff6.R[0] (dffsre at (11,4) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                    1.000     1.000
rst5.inpad[0] (.input at (10,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                 0.512     1.611
| (intra 'clb' routing)                                                                                                                                                                                                                 0.208     1.819
$abc$482$techmap$techmap474$abc$315$auto$blifparse.cc:362:parse_blif$316.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.in[0] (.names at (11,4))                        0.000     1.819
| (primitive '.names' combinational delay)                                                                                                                                                                                              0.070     1.889
$abc$482$techmap$techmap474$abc$315$auto$blifparse.cc:362:parse_blif$316.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.out[0] (.names at (11,4))                       0.000     1.889
| (intra 'clb' routing)                                                                                                                                                                                                                 0.149     2.038
| (inter-block routing)                                                                                                                                                                                                                 0.272     2.309
| (intra 'clb' routing)                                                                                                                                                                                                                 0.020     2.330
ff6.R[0] (dffsre at (11,4))                                                                                                                                                                                                             0.000     2.330
data arrival time                                                                                                                                                                                                                                 2.330

clock clock0 (rise edge)                                                                                                                                                                                                                6.800     6.800
clock source latency                                                                                                                                                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                       0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                 2.000     8.899
ff6.C[0] (dffsre at (11,4))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                       0.000     8.899
cell setup time                                                                                                                                                                                                                         0.087     8.986
data required time                                                                                                                                                                                                                                8.986
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                8.986
data arrival time                                                                                                                                                                                                                                -2.330
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                       6.657


#Path 11
Startpoint: rst4.inpad[0] (.input at (9,0) clocked by clock0)
Endpoint  : ff5.R[0] (dffsre at (10,3) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                0.000     0.000
clock source latency                                                                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                                                                    1.000     1.000
rst4.inpad[0] (.input at (9,0))                                                                                                                                                                                                         0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                 0.404     1.503
| (intra 'clb' routing)                                                                                                                                                                                                                 0.208     1.711
$abc$482$techmap$techmap468$abc$295$auto$blifparse.cc:362:parse_blif$296.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.in[0] (.names at (10,3))                        0.000     1.711
| (primitive '.names' combinational delay)                                                                                                                                                                                              0.070     1.781
$abc$482$techmap$techmap468$abc$295$auto$blifparse.cc:362:parse_blif$296.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.out[0] (.names at (10,3))                       0.000     1.781
| (intra 'clb' routing)                                                                                                                                                                                                                 0.149     1.930
| (inter-block routing)                                                                                                                                                                                                                 0.272     2.201
| (intra 'clb' routing)                                                                                                                                                                                                                 0.020     2.222
ff5.R[0] (dffsre at (10,3))                                                                                                                                                                                                             0.000     2.222
data arrival time                                                                                                                                                                                                                                 2.222

clock clock0 (rise edge)                                                                                                                                                                                                                6.800     6.800
clock source latency                                                                                                                                                                                                                    0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                       0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                  0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                 0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                 2.000     8.899
ff5.C[0] (dffsre at (10,3))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                       0.000     8.899
cell setup time                                                                                                                                                                                                                         0.087     8.986
data required time                                                                                                                                                                                                                                8.986
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                8.986
data arrival time                                                                                                                                                                                                                                -2.222
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                       6.765


#Path 12
Startpoint: rst1.inpad[0] (.input at (7,0) clocked by clock0)
Endpoint  : ff1.D[0] (dffsre at (10,1) clocked by clock0)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock0 (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             1.000     1.000
rst1.inpad[0] (.input at (7,0))                                  0.000     1.000
| (intra 'io' routing)                                           0.099     1.099
| (inter-block routing)                                          0.500     1.599
| (intra 'clb' routing)                                          0.208     1.807
$abc$319$li0_li0.in[1] (.names at (10,1))                        0.000     1.807
| (primitive '.names' combinational delay)                       0.220     2.027
$abc$319$li0_li0.out[0] (.names at (10,1))                       0.000     2.027
| (intra 'clb' routing)                                          0.000     2.027
ff1.D[0] (dffsre at (10,1))                                      0.000     2.027
data arrival time                                                          2.027

clock clock0 (rise edge)                                         6.800     6.800
clock source latency                                             0.000     6.800
clock0.inpad[0] (.input at (6,0))                                0.000     6.800
| (intra 'io' routing)                                           0.099     6.899
| (inter-block routing)                                          0.000     6.899
| (intra 'clb' routing)                                          2.000     8.899
ff1.C[0] (dffsre at (10,1))                                      0.000     8.899
clock uncertainty                                                0.000     8.899
cell setup time                                                 -0.063     8.836
data required time                                                         8.836
--------------------------------------------------------------------------------
data required time                                                         8.836
data arrival time                                                         -2.027
--------------------------------------------------------------------------------
slack (MET)                                                                6.809


#Path 13
Startpoint: rst2.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff3.R[0] (dffsre at (8,2) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst2.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.284     1.383
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.591
$abc$482$techmap$techmap466$abc$303$auto$blifparse.cc:362:parse_blif$304.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.in[0] (.names at (8,2))                        0.000     1.591
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.661
$abc$482$techmap$techmap466$abc$303$auto$blifparse.cc:362:parse_blif$304.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.out[0] (.names at (8,2))                       0.000     1.661
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.810
| (inter-block routing)                                                                                                                                                                                                                0.272     2.081
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.102
ff3.R[0] (dffsre at (8,2))                                                                                                                                                                                                             0.000     2.102
data arrival time                                                                                                                                                                                                                                2.102

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff3.C[0] (dffsre at (8,2))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.102
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.885


#Path 14
Startpoint: rst3.inpad[0] (.input at (8,0) clocked by clock0)
Endpoint  : ff4.R[0] (dffsre at (8,1) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                               0.000     0.000
clock source latency                                                                                                                                                                                                                   0.000     0.000
input external delay                                                                                                                                                                                                                   1.000     1.000
rst3.inpad[0] (.input at (8,0))                                                                                                                                                                                                        0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     1.099
| (inter-block routing)                                                                                                                                                                                                                0.284     1.383
| (intra 'clb' routing)                                                                                                                                                                                                                0.208     1.591
$abc$482$techmap$techmap467$abc$299$auto$blifparse.cc:362:parse_blif$300.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.in[0] (.names at (8,1))                        0.000     1.591
| (primitive '.names' combinational delay)                                                                                                                                                                                             0.070     1.661
$abc$482$techmap$techmap467$abc$299$auto$blifparse.cc:362:parse_blif$300.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:27$402_Y.out[0] (.names at (8,1))                       0.000     1.661
| (intra 'clb' routing)                                                                                                                                                                                                                0.149     1.810
| (inter-block routing)                                                                                                                                                                                                                0.272     2.081
| (intra 'clb' routing)                                                                                                                                                                                                                0.020     2.102
ff4.R[0] (dffsre at (8,1))                                                                                                                                                                                                             0.000     2.102
data arrival time                                                                                                                                                                                                                                2.102

clock clock0 (rise edge)                                                                                                                                                                                                               6.800     6.800
clock source latency                                                                                                                                                                                                                   0.000     6.800
clock0.inpad[0] (.input at (6,0))                                                                                                                                                                                                      0.000     6.800
| (intra 'io' routing)                                                                                                                                                                                                                 0.099     6.899
| (inter-block routing)                                                                                                                                                                                                                0.000     6.899
| (intra 'clb' routing)                                                                                                                                                                                                                2.000     8.899
ff4.C[0] (dffsre at (8,1))                                                                                                                                                                                                             0.000     8.899
clock uncertainty                                                                                                                                                                                                                      0.000     8.899
cell setup time                                                                                                                                                                                                                        0.087     8.986
data required time                                                                                                                                                                                                                               8.986
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                               8.986
data arrival time                                                                                                                                                                                                                               -2.102
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                      6.885


#End of timing report
