<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SENSOR_HCSR04.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BCDtoSSEG_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BCDtoSSEG_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECtoBIN.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DECtoBIN.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DECtoBIN.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DECtoBIN_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DECtoBIN_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIGPOT.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIGPOT.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIGPOT.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIGPOT_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DIGPOT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DIGPOT_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIGPOT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HCSR04.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="HCSR04.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="HCSR04.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HCSR04_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HCSR04_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LOGIC.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="LOGIC.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LOGIC.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LOGIC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="LOGIC.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LOGIC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LOGIC.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LOGIC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LOGIC.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LOGIC.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LOGIC.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LOGIC.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LOGIC.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LOGIC.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LOGIC.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LOGIC.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LOGIC.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LOGIC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LOGIC.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LOGIC.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LOGIC.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LOGIC.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LOGIC.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LOGIC.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LOGIC_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LOGIC_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LOGIC_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LOGIC_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LOGIC_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LOGIC_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LOGIC_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LOGIC_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LOGIC_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LOGIC_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LOGIC_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LOGIC_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LOGIC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LOGIC_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LOGIC_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LOGIC_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LOGIC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_simple_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk_simple_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clk_simple_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_simple_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leds.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="leds.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="leds.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leds_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="leds_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="leds_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="leds_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logic.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logic.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logic.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="trigger_pulse_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="trigger_pulse_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444052761" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1444052761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444052807" xil_pn:in_ck="-8672704746732718326" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1444052807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCDtoSSEG.v"/>
      <outfile xil_pn:name="DECtoBIN.v"/>
      <outfile xil_pn:name="DIGPOT.v"/>
      <outfile xil_pn:name="HCSR04.v"/>
      <outfile xil_pn:name="LOGIC.v"/>
      <outfile xil_pn:name="PULSE.v"/>
      <outfile xil_pn:name="clk_simple.v"/>
      <outfile xil_pn:name="demux14.v"/>
      <outfile xil_pn:name="leds.v"/>
      <outfile xil_pn:name="mux41.v"/>
      <outfile xil_pn:name="pulsos.v"/>
      <outfile xil_pn:name="testpot.vhd"/>
      <outfile xil_pn:name="tst.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1444048454" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4394660520969543326" xil_pn:start_ts="1444048454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444048454" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2470966412408140380" xil_pn:start_ts="1444048454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442595418" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="200710918067649012" xil_pn:start_ts="1442595418">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444052807" xil_pn:in_ck="-8672704746732718326" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1444052807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCDtoSSEG.v"/>
      <outfile xil_pn:name="DECtoBIN.v"/>
      <outfile xil_pn:name="DIGPOT.v"/>
      <outfile xil_pn:name="HCSR04.v"/>
      <outfile xil_pn:name="LOGIC.v"/>
      <outfile xil_pn:name="PULSE.v"/>
      <outfile xil_pn:name="clk_simple.v"/>
      <outfile xil_pn:name="demux14.v"/>
      <outfile xil_pn:name="leds.v"/>
      <outfile xil_pn:name="mux41.v"/>
      <outfile xil_pn:name="pulsos.v"/>
      <outfile xil_pn:name="testpot.vhd"/>
      <outfile xil_pn:name="tst.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1444052820" xil_pn:in_ck="-8672704746732718326" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="74263712540004827" xil_pn:start_ts="1444052807">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DIGPOT_beh.prj"/>
      <outfile xil_pn:name="DIGPOT_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1444052822" xil_pn:in_ck="2232701930195763281" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4234826124835752834" xil_pn:start_ts="1444052820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DIGPOT_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1442622782" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1442622782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442622782" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5995538647458754627" xil_pn:start_ts="1442622782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442622782" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="200710918067649012" xil_pn:start_ts="1442622782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442622782" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1442622782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442622782" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7110988640183778939" xil_pn:start_ts="1442622782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442622782" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1442622782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442622782" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7464461078331317442" xil_pn:start_ts="1442622782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444153998" xil_pn:in_ck="-921918139272228036" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1037072342114465603" xil_pn:start_ts="1444153962">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LOGIC.lso"/>
      <outfile xil_pn:name="LOGIC.ngc"/>
      <outfile xil_pn:name="LOGIC.ngr"/>
      <outfile xil_pn:name="LOGIC.prj"/>
      <outfile xil_pn:name="LOGIC.stx"/>
      <outfile xil_pn:name="LOGIC.syr"/>
      <outfile xil_pn:name="LOGIC.xst"/>
      <outfile xil_pn:name="LOGIC_beh.prj"/>
      <outfile xil_pn:name="LOGIC_stx_beh.prj"/>
      <outfile xil_pn:name="LOGIC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1442802525" xil_pn:in_ck="-7969211549995220960" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4066557905345792176" xil_pn:start_ts="1442802525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444154008" xil_pn:in_ck="830383875195129108" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5840147129934318795" xil_pn:start_ts="1444154000">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LOGIC.bld"/>
      <outfile xil_pn:name="LOGIC.ngd"/>
      <outfile xil_pn:name="LOGIC_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1444154046" xil_pn:in_ck="-9065597638249858347" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1444154008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LOGIC.pcf"/>
      <outfile xil_pn:name="LOGIC_map.map"/>
      <outfile xil_pn:name="LOGIC_map.mrp"/>
      <outfile xil_pn:name="LOGIC_map.ncd"/>
      <outfile xil_pn:name="LOGIC_map.ngm"/>
      <outfile xil_pn:name="LOGIC_map.xrpt"/>
      <outfile xil_pn:name="LOGIC_summary.xml"/>
      <outfile xil_pn:name="LOGIC_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1444154085" xil_pn:in_ck="-223562320448302034" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1444154046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LOGIC.ncd"/>
      <outfile xil_pn:name="LOGIC.pad"/>
      <outfile xil_pn:name="LOGIC.par"/>
      <outfile xil_pn:name="LOGIC.ptwx"/>
      <outfile xil_pn:name="LOGIC.unroutes"/>
      <outfile xil_pn:name="LOGIC.xpi"/>
      <outfile xil_pn:name="LOGIC_pad.csv"/>
      <outfile xil_pn:name="LOGIC_pad.txt"/>
      <outfile xil_pn:name="LOGIC_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1444154107" xil_pn:in_ck="110348544323953" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1444154086">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LOGIC.bgn"/>
      <outfile xil_pn:name="LOGIC.bit"/>
      <outfile xil_pn:name="LOGIC.drc"/>
      <outfile xil_pn:name="LOGIC.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1444154085" xil_pn:in_ck="5931876976819872593" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1444154075">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LOGIC.twr"/>
      <outfile xil_pn:name="LOGIC.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
