 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:54:23 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          2.06
  Critical Path Slack:          -1.04
  Critical Path Clk Period:      1.15
  Total Negative Slack:        -60.94
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1742
  Buf/Inv Cell Count:             248
  Buf Cell Count:                  20
  Inv Cell Count:                 228
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1547
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3222.800071
  Noncombinational Area:  1290.034986
  Buf/Inv Area:            349.956291
  Total Buffer Area:            55.66
  Total Inverter Area:         294.30
  Macro/Black Box Area:      0.000000
  Net Area:               1089.037284
  -----------------------------------
  Cell Area:              4512.835057
  Design Area:            5601.872341


  Design Rules
  -----------------------------------
  Total Number of Nets:          1984
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.29
  Logic Optimization:                  3.71
  Mapping Optimization:               35.79
  -----------------------------------------
  Overall Compile Time:               50.44
  Overall Compile Wall Clock Time:    51.26

  --------------------------------------------------------------------

  Design  WNS: 1.04  TNS: 60.94  Number of Violating Paths: 64


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
