v 20081231 1
C 35100 69400 1 0 0 comparador.sym
{
T 36275 70395 5 10 0 1 0 0 1
device=none
T 36075 70395 5 10 1 1 0 0 1
refdes=SC1
T 35100 69400 5 10 0 0 0 0 1
source=SUBcomp.7.sch
}
C 35100 67400 1 0 0 comparador.sym
{
T 36275 68395 5 10 0 1 0 0 1
device=none
T 36075 68395 5 10 1 1 0 0 1
refdes=SC2
T 35100 67400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
C 34800 69200 1 90 0 resistor-1.sym
{
T 34400 69500 5 10 0 0 90 0 1
device=RESISTOR
T 34500 69400 5 10 1 1 90 0 1
refdes=R2
T 34800 69200 5 10 0 0 0 0 1
value=10k
}
C 34800 70500 1 90 0 resistor-1.sym
{
T 34400 70800 5 10 0 0 90 0 1
device=RESISTOR
T 34500 70700 5 10 1 1 90 0 1
refdes=R1
T 34800 70500 5 10 0 1 0 0 1
value=5k
}
N 34700 69200 34700 68200 4
N 35100 68300 34700 68300 4
N 34700 70500 34700 70100 4
N 35100 70300 34700 70300 4
N 35100 69700 35000 69700 4
N 35000 67700 35100 67700 4
N 35000 8600 35000 69700 4
C 40700 79100 1 0 0 vdc-1.sym
{
T 42100 80350 5 10 1 1 180 0 1
refdes=V_bias1
T 41400 79950 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 41400 80150 5 10 0 0 0 0 1
footprint=none
T 42000 79750 5 10 1 1 180 0 1
value=DC 1V
}
C 41300 82800 1 180 0 vdc-1.sym
{
T 42000 82750 5 10 1 1 180 0 1
refdes=Vdd1
T 40600 81950 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 40600 81750 5 10 0 0 180 0 1
footprint=none
T 42300 82150 5 10 1 1 180 0 1
value=DC 3.3V
}
C 32600 70200 1 0 0 vdc-1.sym
{
T 33300 70850 5 10 1 1 0 0 1
refdes=V5
T 33300 71050 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 33300 71250 5 10 0 0 0 0 1
footprint=none
T 33300 70650 5 10 1 1 0 0 1
value=DC 3V
}
N 32900 71400 32900 71500 4
N 32900 71500 34700 71500 4
N 34700 71500 34700 71400 4
C 40900 76200 1 0 0 gnd-1.sym
C 32800 69800 1 0 0 gnd-1.sym
C 40900 81300 1 0 0 gnd-1.sym
N 32900 70100 32900 70200 4
T 45600 76100 9 14 1 0 0 0 1
6-bit Flash converter
T 47900 75300 9 10 1 0 0 0 1
Facundo J Ferrer
T 47900 75600 9 10 1 0 0 0 1
2
T 43900 75600 9 10 1 0 0 0 1
flash.sch
T 44300 75300 9 10 1 0 0 0 1
1
T 45900 75300 9 10 1 0 0 0 1
1
C 48400 82600 1 0 0 spice-model-1.sym
{
T 48500 83300 5 10 0 1 0 0 1
device=model
T 48500 83200 5 10 1 1 0 0 1
refdes=A1
T 49700 82900 5 10 1 1 0 0 1
model-name=nmos4
T 48900 82700 5 10 1 1 0 0 1
file=nmos4.model
}
C 48400 81700 1 0 0 spice-model-1.sym
{
T 48500 82400 5 10 0 1 0 0 1
device=model
T 48500 82300 5 10 1 1 0 0 1
refdes=A2
T 49700 82000 5 10 1 1 0 0 1
model-name=pmos4
T 48900 81800 5 10 1 1 0 0 1
file=pmos4.model
}
C 48400 81000 1 0 0 spice-include-1.sym
{
T 48500 81300 5 10 0 1 0 0 1
device=include
T 48500 81400 5 10 1 1 0 0 1
refdes=A3
T 48900 81100 5 10 1 1 0 0 1
file=flash.cmd
}
C 40900 78800 1 0 0 gnd-1.sym
C 40700 76500 1 0 0 vsin-1.sym
{
T 41400 77550 5 10 1 1 0 0 1
refdes=V_in1
T 41400 77350 5 10 0 0 0 0 1
device=vsin
T 41400 77550 5 10 0 0 0 0 1
footprint=none
T 41400 77050 5 10 1 1 0 0 1
value=sin 0.7 2.5 1k 0 DC
}
C 39900 75200 0 0 0 title-A.sym
C 35400 68600 1 0 0 vdd-1.sym
C 34800 67300 1 90 0 resistor-1.sym
{
T 34400 67600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 67500 5 10 1 1 90 0 1
refdes=R3
T 34800 67300 5 10 0 0 0 0 1
value=10k
}
C 35100 65400 1 0 0 comparador.sym
{
T 36275 66395 5 10 0 1 0 0 1
device=none
T 36075 66395 5 10 1 1 0 0 1
refdes=SC3
T 35100 65400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 67300 34700 66200 4
N 35100 66300 34700 66300 4
N 35000 65700 35100 65700 4
C 35400 66600 1 0 0 vdd-1.sym
C 34800 65300 1 90 0 resistor-1.sym
{
T 34400 65600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 65500 5 10 1 1 90 0 1
refdes=R4
T 34800 65300 5 10 0 0 0 0 1
value=10k
}
C 35100 63400 1 0 0 comparador.sym
{
T 36275 64395 5 10 0 1 0 0 1
device=none
T 36075 64395 5 10 1 1 0 0 1
refdes=SC4
T 35100 63400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 65300 34700 64200 4
N 35100 64300 34700 64300 4
N 35000 63700 35100 63700 4
C 35400 64600 1 0 0 vdd-1.sym
C 34800 63300 1 90 0 resistor-1.sym
{
T 34400 63600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 63500 5 10 1 1 90 0 1
refdes=R5
T 34800 63300 5 10 0 0 0 0 1
value=10k
}
C 35100 61400 1 0 0 comparador.sym
{
T 36275 62395 5 10 0 1 0 0 1
device=none
T 36075 62395 5 10 1 1 0 0 1
refdes=SC5
T 35100 61400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 63300 34700 62200 4
N 35100 62300 34700 62300 4
N 35000 61700 35100 61700 4
C 35400 62600 1 0 0 vdd-1.sym
C 34800 61300 1 90 0 resistor-1.sym
{
T 34400 61600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 61500 5 10 1 1 90 0 1
refdes=R6
T 34800 61300 5 10 0 0 0 0 1
value=10k
}
C 35100 59400 1 0 0 comparador.sym
{
T 36275 60395 5 10 0 1 0 0 1
device=none
T 36075 60395 5 10 1 1 0 0 1
refdes=SC6
T 35100 59400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 61300 34700 60200 4
N 35100 60300 34700 60300 4
N 35000 59700 35100 59700 4
C 35400 60600 1 0 0 vdd-1.sym
C 34800 59300 1 90 0 resistor-1.sym
{
T 34400 59600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 59500 5 10 1 1 90 0 1
refdes=R7
T 34800 59300 5 10 0 0 0 0 1
value=10k
}
C 35100 57400 1 0 0 comparador.sym
{
T 36275 58395 5 10 0 1 0 0 1
device=none
T 36075 58395 5 10 1 1 0 0 1
refdes=SC7
T 35100 57400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 59300 34700 58200 4
N 35100 58300 34700 58300 4
N 35000 57700 35100 57700 4
C 35400 58600 1 0 0 vdd-1.sym
C 34800 57300 1 90 0 resistor-1.sym
{
T 34400 57600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 57500 5 10 1 1 90 0 1
refdes=R8
T 34800 57300 5 10 0 0 0 0 1
value=10k
}
C 35100 55400 1 0 0 comparador.sym
{
T 36275 56395 5 10 0 1 0 0 1
device=none
T 36075 56395 5 10 1 1 0 0 1
refdes=SC8
T 35100 55400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 57300 34700 56200 4
N 35100 56300 34700 56300 4
N 35000 55700 35100 55700 4
C 35400 56600 1 0 0 vdd-1.sym
C 34800 55300 1 90 0 resistor-1.sym
{
T 34400 55600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 55500 5 10 1 1 90 0 1
refdes=R9
T 34800 55300 5 10 0 0 0 0 1
value=10k
}
C 35100 53400 1 0 0 comparador.sym
{
T 36275 54395 5 10 0 1 0 0 1
device=none
T 36075 54395 5 10 1 1 0 0 1
refdes=SC9
T 35100 53400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 55300 34700 54200 4
N 35100 54300 34700 54300 4
N 35000 53700 35100 53700 4
C 35400 54600 1 0 0 vdd-1.sym
C 34800 53300 1 90 0 resistor-1.sym
{
T 34400 53600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 53500 5 10 1 1 90 0 1
refdes=R10
T 34800 53300 5 10 0 0 0 0 1
value=10k
}
C 35100 51400 1 0 0 comparador.sym
{
T 36275 52395 5 10 0 1 0 0 1
device=none
T 36075 52395 5 10 1 1 0 0 1
refdes=SC10
T 35100 51400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 53300 34700 52200 4
N 35100 52300 34700 52300 4
N 35000 51700 35100 51700 4
C 35400 52600 1 0 0 vdd-1.sym
C 34800 51300 1 90 0 resistor-1.sym
{
T 34400 51600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 51500 5 10 1 1 90 0 1
refdes=R11
T 34800 51300 5 10 0 0 0 0 1
value=10k
}
C 35100 49400 1 0 0 comparador.sym
{
T 36275 50395 5 10 0 1 0 0 1
device=none
T 36075 50395 5 10 1 1 0 0 1
refdes=SC11
T 35100 49400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 51300 34700 50200 4
N 35100 50300 34700 50300 4
N 35000 49700 35100 49700 4
C 35400 50600 1 0 0 vdd-1.sym
C 34800 49300 1 90 0 resistor-1.sym
{
T 34400 49600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 49500 5 10 1 1 90 0 1
refdes=R12
T 34800 49300 5 10 0 0 0 0 1
value=10k
}
C 35100 47400 1 0 0 comparador.sym
{
T 36275 48395 5 10 0 1 0 0 1
device=none
T 36075 48395 5 10 1 1 0 0 1
refdes=SC12
T 35100 47400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 49300 34700 48200 4
N 35100 48300 34700 48300 4
N 35000 47700 35100 47700 4
C 35400 48600 1 0 0 vdd-1.sym
C 34800 47300 1 90 0 resistor-1.sym
{
T 34400 47600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 47500 5 10 1 1 90 0 1
refdes=R13
T 34800 47300 5 10 0 0 0 0 1
value=10k
}
C 35100 45400 1 0 0 comparador.sym
{
T 36275 46395 5 10 0 1 0 0 1
device=none
T 36075 46395 5 10 1 1 0 0 1
refdes=SC13
T 35100 45400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 47300 34700 46200 4
N 35100 46300 34700 46300 4
N 35000 45700 35100 45700 4
C 35400 46600 1 0 0 vdd-1.sym
C 34800 45300 1 90 0 resistor-1.sym
{
T 34400 45600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 45500 5 10 1 1 90 0 1
refdes=R14
T 34800 45300 5 10 0 0 0 0 1
value=10k
}
C 35100 43400 1 0 0 comparador.sym
{
T 36275 44395 5 10 0 1 0 0 1
device=none
T 36075 44395 5 10 1 1 0 0 1
refdes=SC14
T 35100 43400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 45300 34700 44200 4
N 35100 44300 34700 44300 4
N 35000 43700 35100 43700 4
C 35400 44600 1 0 0 vdd-1.sym
C 34800 43300 1 90 0 resistor-1.sym
{
T 34400 43600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 43500 5 10 1 1 90 0 1
refdes=R15
T 34800 43300 5 10 0 0 0 0 1
value=10k
}
C 35100 41400 1 0 0 comparador.sym
{
T 36275 42395 5 10 0 1 0 0 1
device=none
T 36075 42395 5 10 1 1 0 0 1
refdes=SC15
T 35100 41400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 35100 42300 34700 42300 4
N 35000 41700 35100 41700 4
C 35400 42600 1 0 0 vdd-1.sym
C 34800 41300 1 90 0 resistor-1.sym
{
T 34400 41600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 41500 5 10 1 1 90 0 1
refdes=R16
T 34800 41300 5 10 0 0 0 0 1
value=10k
}
C 35100 39400 1 0 0 comparador.sym
{
T 36275 40395 5 10 0 1 0 0 1
device=none
T 36075 40395 5 10 1 1 0 0 1
refdes=SC16
T 35100 39400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 41300 34700 40200 4
N 35100 40300 34700 40300 4
N 35000 39700 35100 39700 4
C 35400 40600 1 0 0 vdd-1.sym
C 34800 39300 1 90 0 resistor-1.sym
{
T 34400 39600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 39500 5 10 1 1 90 0 1
refdes=R17
T 34800 39300 5 10 0 0 0 0 1
value=10k
}
C 35100 37400 1 0 0 comparador.sym
{
T 36275 38395 5 10 0 1 0 0 1
device=none
T 36075 38395 5 10 1 1 0 0 1
refdes=SC17
T 35100 37400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 39300 34700 38200 4
N 35100 38300 34700 38300 4
N 35000 37700 35100 37700 4
C 35400 38600 1 0 0 vdd-1.sym
C 34800 37300 1 90 0 resistor-1.sym
{
T 34400 37600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 37500 5 10 1 1 90 0 1
refdes=R18
T 34800 37300 5 10 0 0 0 0 1
value=10k
}
C 35100 35400 1 0 0 comparador.sym
{
T 36275 36395 5 10 0 1 0 0 1
device=none
T 36075 36395 5 10 1 1 0 0 1
refdes=SC18
T 35100 35400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 37300 34700 36200 4
N 35100 36300 34700 36300 4
N 35000 35700 35100 35700 4
C 35400 36600 1 0 0 vdd-1.sym
C 34800 35300 1 90 0 resistor-1.sym
{
T 34400 35600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 35500 5 10 1 1 90 0 1
refdes=R19
T 34800 35300 5 10 0 0 0 0 1
value=10k
}
C 35100 33400 1 0 0 comparador.sym
{
T 36275 34395 5 10 0 1 0 0 1
device=none
T 36075 34395 5 10 1 1 0 0 1
refdes=SC19
T 35100 33400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 35300 34700 34200 4
N 35100 34300 34700 34300 4
N 35000 33700 35100 33700 4
C 35400 34600 1 0 0 vdd-1.sym
C 34800 33300 1 90 0 resistor-1.sym
{
T 34400 33600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 33500 5 10 1 1 90 0 1
refdes=R20
T 34800 33300 5 10 0 0 0 0 1
value=10k
}
C 35100 31400 1 0 0 comparador.sym
{
T 36275 32395 5 10 0 1 0 0 1
device=none
T 36075 32395 5 10 1 1 0 0 1
refdes=SC20
T 35100 31400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 33300 34700 32200 4
N 35100 32300 34700 32300 4
N 35000 31700 35100 31700 4
C 35400 32600 1 0 0 vdd-1.sym
C 34800 31300 1 90 0 resistor-1.sym
{
T 34400 31600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 31500 5 10 1 1 90 0 1
refdes=R21
T 34800 31300 5 10 0 0 0 0 1
value=10k
}
C 35100 29400 1 0 0 comparador.sym
{
T 36275 30395 5 10 0 1 0 0 1
device=none
T 36075 30395 5 10 1 1 0 0 1
refdes=SC21
T 35100 29400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 31300 34700 30200 4
N 35100 30300 34700 30300 4
N 35000 29700 35100 29700 4
C 35400 30600 1 0 0 vdd-1.sym
C 34800 29300 1 90 0 resistor-1.sym
{
T 34400 29600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 29500 5 10 1 1 90 0 1
refdes=R22
T 34800 29300 5 10 0 0 0 0 1
value=10k
}
C 35100 27400 1 0 0 comparador.sym
{
T 36275 28395 5 10 0 1 0 0 1
device=none
T 36075 28395 5 10 1 1 0 0 1
refdes=SC22
T 35100 27400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 29300 34700 28200 4
N 35100 28300 34700 28300 4
N 35000 27700 35100 27700 4
C 35400 28600 1 0 0 vdd-1.sym
C 34800 27300 1 90 0 resistor-1.sym
{
T 34400 27600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 27500 5 10 1 1 90 0 1
refdes=R23
T 34800 27300 5 10 0 0 0 0 1
value=10k
}
C 35100 25400 1 0 0 comparador.sym
{
T 36275 26395 5 10 0 1 0 0 1
device=none
T 36075 26395 5 10 1 1 0 0 1
refdes=SC23
T 35100 25400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 27300 34700 26200 4
N 35100 26300 34700 26300 4
N 35000 25700 35100 25700 4
C 35400 26600 1 0 0 vdd-1.sym
C 34800 25300 1 90 0 resistor-1.sym
{
T 34400 25600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 25500 5 10 1 1 90 0 1
refdes=R24
T 34800 25300 5 10 0 0 0 0 1
value=10k
}
C 35100 23400 1 0 0 comparador.sym
{
T 36275 24395 5 10 0 1 0 0 1
device=none
T 36075 24395 5 10 1 1 0 0 1
refdes=SC24
T 35100 23400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 25300 34700 24200 4
N 35100 24300 34700 24300 4
N 35000 23700 35100 23700 4
C 35400 24600 1 0 0 vdd-1.sym
C 34800 23300 1 90 0 resistor-1.sym
{
T 34400 23600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 23500 5 10 1 1 90 0 1
refdes=R25
T 34800 23300 5 10 0 0 0 0 1
value=10k
}
C 35100 21400 1 0 0 comparador.sym
{
T 36275 22395 5 10 0 1 0 0 1
device=none
T 36075 22395 5 10 1 1 0 0 1
refdes=SC25
T 35100 21400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 23300 34700 22200 4
N 35100 22300 34700 22300 4
N 35000 21700 35100 21700 4
C 35400 22600 1 0 0 vdd-1.sym
C 34800 21300 1 90 0 resistor-1.sym
{
T 34400 21600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 21500 5 10 1 1 90 0 1
refdes=R26
T 34800 21300 5 10 0 0 0 0 1
value=10k
}
C 35100 19400 1 0 0 comparador.sym
{
T 36275 20395 5 10 0 1 0 0 1
device=none
T 36075 20395 5 10 1 1 0 0 1
refdes=SC26
T 35100 19400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 21300 34700 20200 4
N 35100 20300 34700 20300 4
N 35000 19700 35100 19700 4
C 35400 20600 1 0 0 vdd-1.sym
C 34800 19300 1 90 0 resistor-1.sym
{
T 34400 19600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 19500 5 10 1 1 90 0 1
refdes=R27
T 34800 19300 5 10 0 0 0 0 1
value=10k
}
C 35100 17400 1 0 0 comparador.sym
{
T 36275 18395 5 10 0 1 0 0 1
device=none
T 36075 18395 5 10 1 1 0 0 1
refdes=SC27
T 35100 17400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 19300 34700 18200 4
N 35100 18300 34700 18300 4
N 35000 17700 35100 17700 4
C 35400 18600 1 0 0 vdd-1.sym
C 34800 17300 1 90 0 resistor-1.sym
{
T 34400 17600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 17500 5 10 1 1 90 0 1
refdes=R28
T 34800 17300 5 10 0 0 0 0 1
value=10k
}
C 35100 15400 1 0 0 comparador.sym
{
T 36275 16395 5 10 0 1 0 0 1
device=none
T 36075 16395 5 10 1 1 0 0 1
refdes=SC28
T 35100 15400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 17300 34700 16200 4
N 35100 16300 34700 16300 4
N 35000 15700 35100 15700 4
C 35400 16600 1 0 0 vdd-1.sym
C 34800 15300 1 90 0 resistor-1.sym
{
T 34400 15600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 15500 5 10 1 1 90 0 1
refdes=R29
T 34800 15300 5 10 0 0 0 0 1
value=10k
}
C 35100 13400 1 0 0 comparador.sym
{
T 36275 14395 5 10 0 1 0 0 1
device=none
T 36075 14395 5 10 1 1 0 0 1
refdes=SC29
T 35100 13400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 15300 34700 14200 4
N 35100 14300 34700 14300 4
N 35000 13700 35100 13700 4
C 35400 14600 1 0 0 vdd-1.sym
C 34800 13300 1 90 0 resistor-1.sym
{
T 34400 13600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 13500 5 10 1 1 90 0 1
refdes=R30
T 34800 13300 5 10 0 0 0 0 1
value=10k
}
C 35100 11400 1 0 0 comparador.sym
{
T 36275 12395 5 10 0 1 0 0 1
device=none
T 36075 12395 5 10 1 1 0 0 1
refdes=SC30
T 35100 11400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 13300 34700 12200 4
N 35100 12300 34700 12300 4
N 35000 11700 35100 11700 4
C 35400 12600 1 0 0 vdd-1.sym
C 34800 11300 1 90 0 resistor-1.sym
{
T 34400 11600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 11500 5 10 1 1 90 0 1
refdes=R31
T 34800 11300 5 10 0 0 0 0 1
value=10k
}
C 35100 9400 1 0 0 comparador.sym
{
T 36275 10395 5 10 0 1 0 0 1
device=none
T 36075 10495 5 10 1 1 0 0 1
refdes=SC31
T 35100 9400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 34700 11300 34700 10200 4
N 35100 10300 34700 10300 4
N 35000 9700 35100 9700 4
C 35400 10600 1 0 0 vdd-1.sym
C 34800 9300 1 90 0 resistor-1.sym
{
T 34400 9600 5 10 0 0 90 0 1
device=RESISTOR
T 34500 9500 5 10 1 1 90 0 1
refdes=R32
T 34800 9300 5 10 0 0 0 0 1
value=10k
}
C 40800 82800 1 0 0 vdd-1.sym
C 40800 80300 1 0 0 generic-power.sym
{
T 41000 80550 5 10 1 1 0 3 1
net=Vbias:1
}
C 35800 69400 1 180 0 generic-power.sym
{
T 35600 69150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 67400 1 180 0 generic-power.sym
{
T 35600 67150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 63400 1 180 0 generic-power.sym
{
T 35600 63150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 59400 1 180 0 generic-power.sym
{
T 35600 59150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 57400 1 180 0 generic-power.sym
{
T 35600 57150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 55400 1 180 0 generic-power.sym
{
T 35600 55150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 53400 1 180 0 generic-power.sym
{
T 35600 53150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 51400 1 180 0 generic-power.sym
{
T 35600 51150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 49400 1 180 0 generic-power.sym
{
T 35600 49150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 47400 1 180 0 generic-power.sym
{
T 35600 47150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 45400 1 180 0 generic-power.sym
{
T 35600 45150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 43400 1 180 0 generic-power.sym
{
T 35600 43150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 41400 1 180 0 generic-power.sym
{
T 35600 41150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 39400 1 180 0 generic-power.sym
{
T 35600 39150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 37400 1 180 0 generic-power.sym
{
T 35600 37150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 35400 1 180 0 generic-power.sym
{
T 35600 35150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 33400 1 180 0 generic-power.sym
{
T 35600 33150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 31400 1 180 0 generic-power.sym
{
T 35600 31150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 29400 1 180 0 generic-power.sym
{
T 35600 29150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 27400 1 180 0 generic-power.sym
{
T 35600 27150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 25400 1 180 0 generic-power.sym
{
T 35600 25150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 23400 1 180 0 generic-power.sym
{
T 35600 23150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 21400 1 180 0 generic-power.sym
{
T 35600 21150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 19400 1 180 0 generic-power.sym
{
T 35600 19150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 17400 1 180 0 generic-power.sym
{
T 35600 17150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 15400 1 180 0 generic-power.sym
{
T 35600 15150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 13400 1 180 0 generic-power.sym
{
T 35600 13150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 11400 1 180 0 generic-power.sym
{
T 35600 11150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 65400 1 180 0 generic-power.sym
{
T 35600 65150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35800 61400 1 180 0 generic-power.sym
{
T 35600 61150 5 10 1 1 180 3 1
net=Vbias:1
}
N 34700 9300 34700 8600 4
C 35800 9400 1 180 0 generic-power.sym
{
T 35600 9150 5 10 1 1 180 3 1
net=Vbias:1
}
C 35400 70600 1 0 0 vdd-1.sym
C 40800 77700 1 0 0 generic-power.sym
{
T 41000 77950 5 10 1 1 0 3 1
net=Vin:1
}
C 60700 52600 1 180 1 deco64.sym
{
T 61695 27000 5 10 0 1 180 6 1
device=none
T 61795 52400 5 10 1 1 180 6 1
refdes=S1
}
C 41600 70400 1 0 0 comparador.sym
{
T 42775 71395 5 10 0 1 0 0 1
device=none
T 42575 71395 5 10 1 1 0 0 1
refdes=SC32
T 41600 70400 5 10 0 0 0 0 1
source=SUBcomp.7.sch
}
C 41600 68400 1 0 0 comparador.sym
{
T 42775 69395 5 10 0 1 0 0 1
device=none
T 42575 69395 5 10 1 1 0 0 1
refdes=SC33
T 41600 68400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
C 41300 70200 1 90 0 resistor-1.sym
{
T 40900 70500 5 10 0 0 90 0 1
device=RESISTOR
T 41000 70400 5 10 1 1 90 0 1
refdes=R33
T 41300 70200 5 10 0 0 0 0 1
value=10k
}
N 41200 70200 41200 69200 4
N 41600 69300 41200 69300 4
N 41200 71500 41200 71100 4
N 41600 71300 41200 71300 4
N 41600 70700 41500 70700 4
N 41500 68700 41600 68700 4
N 42900 69000 54900 69000 4
{
T 42900 69000 5 10 1 0 0 0 1
netname=comp33
}
C 41900 69600 1 0 0 vdd-1.sym
C 41300 68300 1 90 0 resistor-1.sym
{
T 40900 68600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 68500 5 10 1 1 90 0 1
refdes=R34
T 41300 68300 5 10 0 0 0 0 1
value=10k
}
C 41600 66400 1 0 0 comparador.sym
{
T 42775 67395 5 10 0 1 0 0 1
device=none
T 42575 67395 5 10 1 1 0 0 1
refdes=SC34
T 41600 66400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 68300 41200 67200 4
N 41600 67300 41200 67300 4
N 41500 66700 41600 66700 4
C 41900 67600 1 0 0 vdd-1.sym
C 41300 66300 1 90 0 resistor-1.sym
{
T 40900 66600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 66500 5 10 1 1 90 0 1
refdes=R35
T 41300 66300 5 10 0 0 0 0 1
value=10k
}
C 41600 64400 1 0 0 comparador.sym
{
T 42775 65395 5 10 0 1 0 0 1
device=none
T 42575 65395 5 10 1 1 0 0 1
refdes=SC35
T 41600 64400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 66300 41200 65200 4
N 41600 65300 41200 65300 4
N 41500 64700 41600 64700 4
C 41900 65600 1 0 0 vdd-1.sym
C 41300 64300 1 90 0 resistor-1.sym
{
T 40900 64600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 64500 5 10 1 1 90 0 1
refdes=R36
T 41300 64300 5 10 0 0 0 0 1
value=10k
}
C 41600 62400 1 0 0 comparador.sym
{
T 42775 63395 5 10 0 1 0 0 1
device=none
T 42575 63395 5 10 1 1 0 0 1
refdes=SC36
T 41600 62400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 64300 41200 63200 4
N 41600 63300 41200 63300 4
N 41500 62700 41600 62700 4
C 41900 63600 1 0 0 vdd-1.sym
C 41300 62300 1 90 0 resistor-1.sym
{
T 40900 62600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 62500 5 10 1 1 90 0 1
refdes=R37
T 41300 62300 5 10 0 0 0 0 1
value=10k
}
C 41600 60400 1 0 0 comparador.sym
{
T 42775 61395 5 10 0 1 0 0 1
device=none
T 42575 61395 5 10 1 1 0 0 1
refdes=SC37
T 41600 60400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 62300 41200 61200 4
N 41600 61300 41200 61300 4
N 41500 60700 41600 60700 4
C 41900 61600 1 0 0 vdd-1.sym
C 41300 60300 1 90 0 resistor-1.sym
{
T 40900 60600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 60500 5 10 1 1 90 0 1
refdes=R38
T 41300 60300 5 10 0 0 0 0 1
value=10k
}
C 41600 58400 1 0 0 comparador.sym
{
T 42775 59395 5 10 0 1 0 0 1
device=none
T 42575 59395 5 10 1 1 0 0 1
refdes=SC38
T 41600 58400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 60300 41200 59200 4
N 41600 59300 41200 59300 4
N 41500 58700 41600 58700 4
C 41900 59600 1 0 0 vdd-1.sym
C 41300 58300 1 90 0 resistor-1.sym
{
T 40900 58600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 58500 5 10 1 1 90 0 1
refdes=R39
T 41300 58300 5 10 0 0 0 0 1
value=10k
}
C 41600 56400 1 0 0 comparador.sym
{
T 42775 57395 5 10 0 1 0 0 1
device=none
T 42575 57395 5 10 1 1 0 0 1
refdes=SC39
T 41600 56400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 58300 41200 57200 4
N 41600 57300 41200 57300 4
N 41500 56700 41600 56700 4
C 41900 57600 1 0 0 vdd-1.sym
C 41300 56300 1 90 0 resistor-1.sym
{
T 40900 56600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 56500 5 10 1 1 90 0 1
refdes=R40
T 41300 56300 5 10 0 0 0 0 1
value=10k
}
C 41600 54400 1 0 0 comparador.sym
{
T 42775 55395 5 10 0 1 0 0 1
device=none
T 42575 55395 5 10 1 1 0 0 1
refdes=SC40
T 41600 54400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 56300 41200 55200 4
N 41600 55300 41200 55300 4
N 41500 54700 41600 54700 4
C 41900 55600 1 0 0 vdd-1.sym
C 41300 54300 1 90 0 resistor-1.sym
{
T 40900 54600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 54500 5 10 1 1 90 0 1
refdes=R41
T 41300 54300 5 10 0 0 0 0 1
value=10k
}
C 41600 52400 1 0 0 comparador.sym
{
T 42775 53395 5 10 0 1 0 0 1
device=none
T 42575 53395 5 10 1 1 0 0 1
refdes=SC41
T 41600 52400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 54300 41200 53200 4
N 41600 53300 41200 53300 4
N 41500 52700 41600 52700 4
N 42900 53000 50100 53000 4
{
T 42900 53000 5 10 1 0 0 0 1
netname=comp41
}
C 41900 53600 1 0 0 vdd-1.sym
C 41300 52300 1 90 0 resistor-1.sym
{
T 40900 52600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 52500 5 10 1 1 90 0 1
refdes=R42
T 41300 52300 5 10 0 0 0 0 1
value=10k
}
C 41600 50400 1 0 0 comparador.sym
{
T 42775 51395 5 10 0 1 0 0 1
device=none
T 42575 51395 5 10 1 1 0 0 1
refdes=SC42
T 41600 50400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 52300 41200 51200 4
N 41600 51300 41200 51300 4
N 41500 50700 41600 50700 4
C 41900 51600 1 0 0 vdd-1.sym
C 41300 50300 1 90 0 resistor-1.sym
{
T 40900 50600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 50500 5 10 1 1 90 0 1
refdes=R43
T 41300 50300 5 10 0 0 0 0 1
value=10k
}
C 41600 48400 1 0 0 comparador.sym
{
T 42775 49395 5 10 0 1 0 0 1
device=none
T 42575 49395 5 10 1 1 0 0 1
refdes=SC43
T 41600 48400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 50300 41200 49200 4
N 41600 49300 41200 49300 4
N 41500 48700 41600 48700 4
C 41900 49600 1 0 0 vdd-1.sym
C 41300 48300 1 90 0 resistor-1.sym
{
T 40900 48600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 48500 5 10 1 1 90 0 1
refdes=R44
T 41300 48300 5 10 0 0 0 0 1
value=10k
}
C 41600 46400 1 0 0 comparador.sym
{
T 42775 47395 5 10 0 1 0 0 1
device=none
T 42575 47395 5 10 1 1 0 0 1
refdes=SC44
T 41600 46400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 48300 41200 47200 4
N 41600 47300 41200 47300 4
N 41500 46700 41600 46700 4
C 41900 47600 1 0 0 vdd-1.sym
C 41300 46300 1 90 0 resistor-1.sym
{
T 40900 46600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 46500 5 10 1 1 90 0 1
refdes=R45
T 41300 46300 5 10 0 0 0 0 1
value=10k
}
C 41600 44400 1 0 0 comparador.sym
{
T 42775 45395 5 10 0 1 0 0 1
device=none
T 42575 45395 5 10 1 1 0 0 1
refdes=SC45
T 41600 44400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 46300 41200 45200 4
N 41600 45300 41200 45300 4
N 41500 44700 41600 44700 4
C 41900 45600 1 0 0 vdd-1.sym
C 41300 44300 1 90 0 resistor-1.sym
{
T 40900 44600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 44500 5 10 1 1 90 0 1
refdes=R46
T 41300 44300 5 10 0 0 0 0 1
value=10k
}
C 41600 42400 1 0 0 comparador.sym
{
T 42775 43395 5 10 0 1 0 0 1
device=none
T 42575 43395 5 10 1 1 0 0 1
refdes=SC46
T 41600 42400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41600 43300 41200 43300 4
N 41500 42700 41600 42700 4
C 41900 43600 1 0 0 vdd-1.sym
C 41300 42300 1 90 0 resistor-1.sym
{
T 40900 42600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 42500 5 10 1 1 90 0 1
refdes=R47
T 41300 42300 5 10 0 0 0 0 1
value=10k
}
C 41600 40400 1 0 0 comparador.sym
{
T 42775 41395 5 10 0 1 0 0 1
device=none
T 42575 41395 5 10 1 1 0 0 1
refdes=SC47
T 41600 40400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 42300 41200 41200 4
N 41600 41300 41200 41300 4
N 41500 40700 41600 40700 4
C 41900 41600 1 0 0 vdd-1.sym
C 41300 40300 1 90 0 resistor-1.sym
{
T 40900 40600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 40500 5 10 1 1 90 0 1
refdes=R48
T 41300 40300 5 10 0 0 0 0 1
value=10k
}
C 41600 38400 1 0 0 comparador.sym
{
T 42775 39395 5 10 0 1 0 0 1
device=none
T 42575 39395 5 10 1 1 0 0 1
refdes=SC48
T 41600 38400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 40300 41200 39200 4
N 41600 39300 41200 39300 4
N 41500 38700 41600 38700 4
C 41900 39600 1 0 0 vdd-1.sym
C 41300 38300 1 90 0 resistor-1.sym
{
T 40900 38600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 38500 5 10 1 1 90 0 1
refdes=R49
T 41300 38300 5 10 0 0 0 0 1
value=10k
}
C 41600 36400 1 0 0 comparador.sym
{
T 42775 37395 5 10 0 1 0 0 1
device=none
T 42575 37395 5 10 1 1 0 0 1
refdes=SC49
T 41600 36400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 38300 41200 37200 4
N 41600 37300 41200 37300 4
N 41500 36700 41600 36700 4
C 41900 37600 1 0 0 vdd-1.sym
C 41300 36300 1 90 0 resistor-1.sym
{
T 40900 36600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 36500 5 10 1 1 90 0 1
refdes=R50
T 41300 36300 5 10 0 0 0 0 1
value=10k
}
C 41600 34400 1 0 0 comparador.sym
{
T 42775 35395 5 10 0 1 0 0 1
device=none
T 42575 35395 5 10 1 1 0 0 1
refdes=SC50
T 41600 34400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 36300 41200 35200 4
N 41600 35300 41200 35300 4
N 41500 34700 41600 34700 4
C 41900 35600 1 0 0 vdd-1.sym
C 41300 34300 1 90 0 resistor-1.sym
{
T 40900 34600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 34500 5 10 1 1 90 0 1
refdes=R51
T 41300 34300 5 10 0 0 0 0 1
value=10k
}
C 41600 32400 1 0 0 comparador.sym
{
T 42775 33395 5 10 0 1 0 0 1
device=none
T 42575 33395 5 10 1 1 0 0 1
refdes=SC51
T 41600 32400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 34300 41200 33200 4
N 41600 33300 41200 33300 4
N 41500 32700 41600 32700 4
C 41900 33600 1 0 0 vdd-1.sym
C 41300 32300 1 90 0 resistor-1.sym
{
T 40900 32600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 32500 5 10 1 1 90 0 1
refdes=R52
T 41300 32300 5 10 0 0 0 0 1
value=10k
}
C 41600 30400 1 0 0 comparador.sym
{
T 42775 31395 5 10 0 1 0 0 1
device=none
T 42575 31395 5 10 1 1 0 0 1
refdes=SC52
T 41600 30400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 32300 41200 31200 4
N 41600 31300 41200 31300 4
N 41500 30700 41600 30700 4
C 41900 31600 1 0 0 vdd-1.sym
C 41300 30300 1 90 0 resistor-1.sym
{
T 40900 30600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 30500 5 10 1 1 90 0 1
refdes=R53
T 41300 30300 5 10 0 0 0 0 1
value=10k
}
C 41600 28400 1 0 0 comparador.sym
{
T 42775 29395 5 10 0 1 0 0 1
device=none
T 42575 29395 5 10 1 1 0 0 1
refdes=SC53
T 41600 28400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 30300 41200 29200 4
N 41600 29300 41200 29300 4
N 41500 28700 41600 28700 4
C 41900 29600 1 0 0 vdd-1.sym
C 41300 28300 1 90 0 resistor-1.sym
{
T 40900 28600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 28500 5 10 1 1 90 0 1
refdes=R54
T 41300 28300 5 10 0 0 0 0 1
value=10k
}
C 41600 26400 1 0 0 comparador.sym
{
T 42775 27395 5 10 0 1 0 0 1
device=none
T 42575 27395 5 10 1 1 0 0 1
refdes=SC54
T 41600 26400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 28300 41200 27200 4
N 41600 27300 41200 27300 4
N 41500 26700 41600 26700 4
C 41900 27600 1 0 0 vdd-1.sym
C 41300 26300 1 90 0 resistor-1.sym
{
T 40900 26600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 26500 5 10 1 1 90 0 1
refdes=R55
T 41300 26300 5 10 0 0 0 0 1
value=10k
}
C 41600 24400 1 0 0 comparador.sym
{
T 42775 25395 5 10 0 1 0 0 1
device=none
T 42575 25395 5 10 1 1 0 0 1
refdes=SC55
T 41600 24400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 26300 41200 25200 4
N 41600 25300 41200 25300 4
N 41500 24700 41600 24700 4
C 41900 25600 1 0 0 vdd-1.sym
C 41300 24300 1 90 0 resistor-1.sym
{
T 40900 24600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 24500 5 10 1 1 90 0 1
refdes=R56
T 41300 24300 5 10 0 0 0 0 1
value=10k
}
C 41600 22400 1 0 0 comparador.sym
{
T 42775 23395 5 10 0 1 0 0 1
device=none
T 42575 23395 5 10 1 1 0 0 1
refdes=SC56
T 41600 22400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 24300 41200 23200 4
N 41600 23300 41200 23300 4
N 41500 22700 41600 22700 4
C 41900 23600 1 0 0 vdd-1.sym
C 41300 22300 1 90 0 resistor-1.sym
{
T 40900 22600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 22500 5 10 1 1 90 0 1
refdes=R57
T 41300 22300 5 10 0 0 0 0 1
value=10k
}
C 41600 20400 1 0 0 comparador.sym
{
T 42775 21395 5 10 0 1 0 0 1
device=none
T 42575 21395 5 10 1 1 0 0 1
refdes=SC57
T 41600 20400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 22300 41200 21200 4
N 41600 21300 41200 21300 4
N 41500 20700 41600 20700 4
C 41900 21600 1 0 0 vdd-1.sym
C 41300 20300 1 90 0 resistor-1.sym
{
T 40900 20600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 20500 5 10 1 1 90 0 1
refdes=R58
T 41300 20300 5 10 0 0 0 0 1
value=10k
}
C 41600 18400 1 0 0 comparador.sym
{
T 42775 19395 5 10 0 1 0 0 1
device=none
T 42575 19395 5 10 1 1 0 0 1
refdes=SC58
T 41600 18400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 20300 41200 19200 4
N 41600 19300 41200 19300 4
N 41500 18700 41600 18700 4
C 41900 19600 1 0 0 vdd-1.sym
C 41300 18300 1 90 0 resistor-1.sym
{
T 40900 18600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 18500 5 10 1 1 90 0 1
refdes=R59
T 41300 18300 5 10 0 0 0 0 1
value=10k
}
C 41600 16400 1 0 0 comparador.sym
{
T 42775 17395 5 10 0 1 0 0 1
device=none
T 42575 17395 5 10 1 1 0 0 1
refdes=SC59
T 41600 16400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 18300 41200 17200 4
N 41600 17300 41200 17300 4
N 41500 16700 41600 16700 4
C 41900 17600 1 0 0 vdd-1.sym
C 41300 16300 1 90 0 resistor-1.sym
{
T 40900 16600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 16500 5 10 1 1 90 0 1
refdes=R60
T 41300 16300 5 10 0 0 0 0 1
value=10k
}
C 41600 14400 1 0 0 comparador.sym
{
T 42775 15395 5 10 0 1 0 0 1
device=none
T 42575 15395 5 10 1 1 0 0 1
refdes=SC60
T 41600 14400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 16300 41200 15200 4
N 41600 15300 41200 15300 4
N 41500 14700 41600 14700 4
C 41900 15600 1 0 0 vdd-1.sym
C 41300 14300 1 90 0 resistor-1.sym
{
T 40900 14600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 14500 5 10 1 1 90 0 1
refdes=R61
T 41300 14300 5 10 0 0 0 0 1
value=10k
}
C 41600 12400 1 0 0 comparador.sym
{
T 42775 13395 5 10 0 1 0 0 1
device=none
T 42575 13395 5 10 1 1 0 0 1
refdes=SC61
T 41600 12400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 14300 41200 13200 4
N 41600 13300 41200 13300 4
N 41500 12700 41600 12700 4
C 41900 13600 1 0 0 vdd-1.sym
C 41300 12300 1 90 0 resistor-1.sym
{
T 40900 12600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 12500 5 10 1 1 90 0 1
refdes=R62
T 41300 12300 5 10 0 0 0 0 1
value=10k
}
C 41600 10400 1 0 0 comparador.sym
{
T 42775 11395 5 10 0 1 0 0 1
device=none
T 42575 11495 5 10 1 1 0 0 1
refdes=SC62
T 41600 10400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
N 41200 12300 41200 11200 4
N 41600 11300 41200 11300 4
N 41500 10700 41600 10700 4
C 41900 11600 1 0 0 vdd-1.sym
C 41300 10300 1 90 0 resistor-1.sym
{
T 40900 10600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 10500 5 10 1 1 90 0 1
refdes=R63
T 41300 10300 5 10 0 0 0 0 1
value=10k
}
C 42300 70400 1 180 0 generic-power.sym
{
T 42100 70150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 68400 1 180 0 generic-power.sym
{
T 42100 68150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 64400 1 180 0 generic-power.sym
{
T 42100 64150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 60400 1 180 0 generic-power.sym
{
T 42100 60150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 58400 1 180 0 generic-power.sym
{
T 42100 58150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 56400 1 180 0 generic-power.sym
{
T 42100 56150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 54400 1 180 0 generic-power.sym
{
T 42100 54150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 52400 1 180 0 generic-power.sym
{
T 42100 52150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 50400 1 180 0 generic-power.sym
{
T 42100 50150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 48400 1 180 0 generic-power.sym
{
T 42100 48150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 46400 1 180 0 generic-power.sym
{
T 42100 46150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 44400 1 180 0 generic-power.sym
{
T 42100 44150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 42400 1 180 0 generic-power.sym
{
T 42100 42150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 40400 1 180 0 generic-power.sym
{
T 42100 40150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 38400 1 180 0 generic-power.sym
{
T 42100 38150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 36400 1 180 0 generic-power.sym
{
T 42100 36150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 34400 1 180 0 generic-power.sym
{
T 42100 34150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 32400 1 180 0 generic-power.sym
{
T 42100 32150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 30400 1 180 0 generic-power.sym
{
T 42100 30150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 28400 1 180 0 generic-power.sym
{
T 42100 28150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 26400 1 180 0 generic-power.sym
{
T 42100 26150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 24400 1 180 0 generic-power.sym
{
T 42100 24150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 22400 1 180 0 generic-power.sym
{
T 42100 22150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 20400 1 180 0 generic-power.sym
{
T 42100 20150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 18400 1 180 0 generic-power.sym
{
T 42100 18150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 16400 1 180 0 generic-power.sym
{
T 42100 16150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 14400 1 180 0 generic-power.sym
{
T 42100 14150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 12400 1 180 0 generic-power.sym
{
T 42100 12150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 66400 1 180 0 generic-power.sym
{
T 42100 66150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 62400 1 180 0 generic-power.sym
{
T 42100 62150 5 10 1 1 180 3 1
net=Vbias:1
}
C 42300 10400 1 180 0 generic-power.sym
{
T 42100 10150 5 10 1 1 180 3 1
net=Vbias:1
}
C 41900 71600 1 0 0 vdd-1.sym
N 36400 66000 54000 66000 4
{
T 36400 66000 5 10 1 0 0 0 1
netname=comp3
}
N 36400 44000 46200 44000 4
{
T 36400 44000 5 10 1 0 0 0 1
netname=comp14
}
N 36400 46000 45600 46000 4
{
T 36400 46000 5 10 1 0 0 0 1
netname=comp13
}
N 34700 42200 34700 43300 4
N 41200 43200 41200 44300 4
C 34800 7200 1 90 0 input-2.sym
{
T 34600 7200 5 10 1 0 90 0 1
net=VREF:1
T 34100 7800 5 10 0 0 90 0 1
device=none
T 34700 7700 5 10 1 1 90 7 1
value=INPUT
}
C 35100 7200 1 90 0 input-2.sym
{
T 35300 7200 5 10 1 0 90 0 1
net=INPUT:1
T 34400 7800 5 10 0 0 90 0 1
device=none
T 35000 7700 5 10 1 1 90 7 1
value=INPUT
}
C 41300 72900 1 90 1 input-2.sym
{
T 41100 72900 5 10 1 0 270 2 1
net=VREF:1
T 41200 72400 5 10 1 1 270 7 1
value=INPUT
T 40600 72300 5 10 0 0 270 2 1
device=none
}
C 41600 72900 1 90 1 input-2.sym
{
T 41800 72900 5 10 1 0 270 2 1
net=INPUT:1
T 41500 72400 5 10 1 1 270 7 1
value=INPUT
T 40900 72300 5 10 0 0 270 2 1
device=none
}
C 59300 52100 1 0 0 inverter.sym
{
T 98595 120095 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 52195 5 5 1 1 0 4 1
refdes=SI1
T 60295 51995 5 10 0 1 0 0 1
device=none
}
C 58200 51700 1 0 0 inverter.sym
{
T 97495 119695 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 51795 5 5 1 1 0 4 1
refdes=SI2
T 59195 51595 5 10 0 1 0 0 1
device=none
}
C 57100 51300 1 0 0 inverter.sym
{
T 96395 119295 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 51395 5 5 1 1 0 4 1
refdes=SI3
T 58095 51195 5 10 0 1 0 0 1
device=none
}
C 59300 50900 1 0 0 inverter.sym
{
T 98595 118895 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 50995 5 5 1 1 0 4 1
refdes=SI4
T 60295 50795 5 10 0 1 0 0 1
device=none
}
C 58200 50500 1 0 0 inverter.sym
{
T 97495 118495 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 50595 5 5 1 1 0 4 1
refdes=SI5
T 59195 50395 5 10 0 1 0 0 1
device=none
}
C 57100 50100 1 0 0 inverter.sym
{
T 96395 118095 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 50195 5 5 1 1 0 4 1
refdes=SI6
T 58095 49995 5 10 0 1 0 0 1
device=none
}
C 59300 49700 1 0 0 inverter.sym
{
T 98595 117695 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 49795 5 5 1 1 0 4 1
refdes=SI7
T 60295 49595 5 10 0 1 0 0 1
device=none
}
C 58200 49300 1 0 0 inverter.sym
{
T 97495 117295 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 49395 5 5 1 1 0 4 1
refdes=SI8
T 59195 49195 5 10 0 1 0 0 1
device=none
}
C 57100 48900 1 0 0 inverter.sym
{
T 96395 116895 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 48995 5 5 1 1 0 4 1
refdes=SI9
T 58095 48795 5 10 0 1 0 0 1
device=none
}
C 59300 48500 1 0 0 inverter.sym
{
T 98595 116495 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 48595 5 5 1 1 0 4 1
refdes=SI10
T 60295 48395 5 10 0 1 0 0 1
device=none
}
C 58200 48100 1 0 0 inverter.sym
{
T 97495 116095 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 48195 5 5 1 1 0 4 1
refdes=SI11
T 59195 47995 5 10 0 1 0 0 1
device=none
}
C 57100 47700 1 0 0 inverter.sym
{
T 96395 115695 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 47795 5 5 1 1 0 4 1
refdes=SI12
T 58095 47595 5 10 0 1 0 0 1
device=none
}
C 59300 47300 1 0 0 inverter.sym
{
T 98595 115295 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 47395 5 5 1 1 0 4 1
refdes=SI13
T 60295 47195 5 10 0 1 0 0 1
device=none
}
C 58200 46900 1 0 0 inverter.sym
{
T 97495 114895 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 46995 5 5 1 1 0 4 1
refdes=SI14
T 59195 46795 5 10 0 1 0 0 1
device=none
}
C 57100 46500 1 0 0 inverter.sym
{
T 96395 114495 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 46595 5 5 1 1 0 4 1
refdes=SI15
T 58095 46395 5 10 0 1 0 0 1
device=none
}
C 59300 46100 1 0 0 inverter.sym
{
T 98595 114095 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 46195 5 5 1 1 0 4 1
refdes=SI16
T 60295 45995 5 10 0 1 0 0 1
device=none
}
C 58200 45700 1 0 0 inverter.sym
{
T 97495 113695 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 45795 5 5 1 1 0 4 1
refdes=SI17
T 59195 45595 5 10 0 1 0 0 1
device=none
}
C 57100 45300 1 0 0 inverter.sym
{
T 96395 113295 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 45395 5 5 1 1 0 4 1
refdes=SI18
T 58095 45195 5 10 0 1 0 0 1
device=none
}
C 59300 44900 1 0 0 inverter.sym
{
T 98595 112895 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 44995 5 5 1 1 0 4 1
refdes=SI19
T 60295 44795 5 10 0 1 0 0 1
device=none
}
C 58200 44500 1 0 0 inverter.sym
{
T 97495 112495 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 44595 5 5 1 1 0 4 1
refdes=SI20
T 59195 44395 5 10 0 1 0 0 1
device=none
}
C 57100 44100 1 0 0 inverter.sym
{
T 96395 112095 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 44195 5 5 1 1 0 4 1
refdes=SI21
T 58095 43995 5 10 0 1 0 0 1
device=none
}
C 59300 43700 1 0 0 inverter.sym
{
T 98595 111695 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 43795 5 5 1 1 0 4 1
refdes=SI22
T 60295 43595 5 10 0 1 0 0 1
device=none
}
C 58200 43300 1 0 0 inverter.sym
{
T 97495 111295 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 43395 5 5 1 1 0 4 1
refdes=SI23
T 59195 43195 5 10 0 1 0 0 1
device=none
}
C 57100 42900 1 0 0 inverter.sym
{
T 96395 110895 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 42995 5 5 1 1 0 4 1
refdes=SI24
T 58095 42795 5 10 0 1 0 0 1
device=none
}
C 59300 42500 1 0 0 inverter.sym
{
T 98595 110495 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 42595 5 5 1 1 0 4 1
refdes=SI25
T 60295 42395 5 10 0 1 0 0 1
device=none
}
C 58200 42100 1 0 0 inverter.sym
{
T 97495 110095 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 42195 5 5 1 1 0 4 1
refdes=SI26
T 59195 41995 5 10 0 1 0 0 1
device=none
}
C 57100 41700 1 0 0 inverter.sym
{
T 96395 109695 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 41795 5 5 1 1 0 4 1
refdes=SI27
T 58095 41595 5 10 0 1 0 0 1
device=none
}
C 59300 41300 1 0 0 inverter.sym
{
T 98595 109295 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 41395 5 5 1 1 0 4 1
refdes=SI28
T 60295 41195 5 10 0 1 0 0 1
device=none
}
C 58200 40900 1 0 0 inverter.sym
{
T 97495 108895 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 40995 5 5 1 1 0 4 1
refdes=SI29
T 59195 40795 5 10 0 1 0 0 1
device=none
}
C 57100 40500 1 0 0 inverter.sym
{
T 96395 108495 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 40595 5 5 1 1 0 4 1
refdes=SI30
T 58095 40395 5 10 0 1 0 0 1
device=none
}
C 59300 40100 1 0 0 inverter.sym
{
T 98595 108095 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 40195 5 5 1 1 0 4 1
refdes=SI31
T 60295 39995 5 10 0 1 0 0 1
device=none
}
C 58200 39700 1 0 0 inverter.sym
{
T 97495 107695 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 39795 5 5 1 1 0 4 1
refdes=SI32
T 59195 39595 5 10 0 1 0 0 1
device=none
}
C 57100 39300 1 0 0 inverter.sym
{
T 96395 107295 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 39395 5 5 1 1 0 4 1
refdes=SI33
T 58095 39195 5 10 0 1 0 0 1
device=none
}
C 59300 38900 1 0 0 inverter.sym
{
T 98595 106895 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 38995 5 5 1 1 0 4 1
refdes=SI34
T 60295 38795 5 10 0 1 0 0 1
device=none
}
C 58200 38500 1 0 0 inverter.sym
{
T 97495 106495 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 38595 5 5 1 1 0 4 1
refdes=SI35
T 59195 38395 5 10 0 1 0 0 1
device=none
}
C 57100 38100 1 0 0 inverter.sym
{
T 96395 106095 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 38195 5 5 1 1 0 4 1
refdes=SI36
T 58095 37995 5 10 0 1 0 0 1
device=none
}
C 59300 37700 1 0 0 inverter.sym
{
T 98595 105695 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 37795 5 5 1 1 0 4 1
refdes=SI37
T 60295 37595 5 10 0 1 0 0 1
device=none
}
C 58200 37300 1 0 0 inverter.sym
{
T 97495 105295 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 37395 5 5 1 1 0 4 1
refdes=SI38
T 59195 37195 5 10 0 1 0 0 1
device=none
}
C 57100 36900 1 0 0 inverter.sym
{
T 96395 104895 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 36995 5 5 1 1 0 4 1
refdes=SI39
T 58095 36795 5 10 0 1 0 0 1
device=none
}
C 59300 36500 1 0 0 inverter.sym
{
T 98595 104495 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 36595 5 5 1 1 0 4 1
refdes=SI40
T 60295 36395 5 10 0 1 0 0 1
device=none
}
C 58200 36100 1 0 0 inverter.sym
{
T 97495 104095 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 36195 5 5 1 1 0 4 1
refdes=SI41
T 59195 35995 5 10 0 1 0 0 1
device=none
}
C 57100 35700 1 0 0 inverter.sym
{
T 96395 103695 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 35795 5 5 1 1 0 4 1
refdes=SI42
T 58095 35595 5 10 0 1 0 0 1
device=none
}
C 59300 35300 1 0 0 inverter.sym
{
T 98595 103295 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 35395 5 5 1 1 0 4 1
refdes=SI43
T 60295 35195 5 10 0 1 0 0 1
device=none
}
C 58200 34900 1 0 0 inverter.sym
{
T 97495 102895 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 34995 5 5 1 1 0 4 1
refdes=SI44
T 59195 34795 5 10 0 1 0 0 1
device=none
}
C 57100 34500 1 0 0 inverter.sym
{
T 96395 102495 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 34595 5 5 1 1 0 4 1
refdes=SI45
T 58095 34395 5 10 0 1 0 0 1
device=none
}
C 59300 34100 1 0 0 inverter.sym
{
T 98595 102095 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 34195 5 5 1 1 0 4 1
refdes=SI46
T 60295 33995 5 10 0 1 0 0 1
device=none
}
C 58200 33700 1 0 0 inverter.sym
{
T 97495 101695 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 33795 5 5 1 1 0 4 1
refdes=SI47
T 59195 33595 5 10 0 1 0 0 1
device=none
}
C 57100 33300 1 0 0 inverter.sym
{
T 96395 101295 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 33395 5 5 1 1 0 4 1
refdes=SI48
T 58095 33195 5 10 0 1 0 0 1
device=none
}
C 59300 32900 1 0 0 inverter.sym
{
T 98595 100895 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 32995 5 5 1 1 0 4 1
refdes=SI49
T 60295 32795 5 10 0 1 0 0 1
device=none
}
C 58200 32500 1 0 0 inverter.sym
{
T 97495 100495 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 32595 5 5 1 1 0 4 1
refdes=SI50
T 59195 32395 5 10 0 1 0 0 1
device=none
}
C 57100 32100 1 0 0 inverter.sym
{
T 96395 100095 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 32195 5 5 1 1 0 4 1
refdes=SI51
T 58095 31995 5 10 0 1 0 0 1
device=none
}
C 59300 31700 1 0 0 inverter.sym
{
T 98595 99695 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 31795 5 5 1 1 0 4 1
refdes=SI52
T 60295 31595 5 10 0 1 0 0 1
device=none
}
C 58200 31300 1 0 0 inverter.sym
{
T 97495 99295 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 31395 5 5 1 1 0 4 1
refdes=SI53
T 59195 31195 5 10 0 1 0 0 1
device=none
}
C 57100 30900 1 0 0 inverter.sym
{
T 96395 98895 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 30995 5 5 1 1 0 4 1
refdes=SI54
T 58095 30795 5 10 0 1 0 0 1
device=none
}
C 59300 30500 1 0 0 inverter.sym
{
T 98595 98495 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 30595 5 5 1 1 0 4 1
refdes=SI55
T 60295 30395 5 10 0 1 0 0 1
device=none
}
C 58200 30100 1 0 0 inverter.sym
{
T 97495 98095 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 30195 5 5 1 1 0 4 1
refdes=SI56
T 59195 29995 5 10 0 1 0 0 1
device=none
}
C 57100 29700 1 0 0 inverter.sym
{
T 96395 97695 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 29795 5 5 1 1 0 4 1
refdes=SI57
T 58095 29595 5 10 0 1 0 0 1
device=none
}
C 59300 29300 1 0 0 inverter.sym
{
T 98595 97295 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 29395 5 5 1 1 0 4 1
refdes=SI58
T 60295 29195 5 10 0 1 0 0 1
device=none
}
C 58200 28900 1 0 0 inverter.sym
{
T 97495 96895 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 28995 5 5 1 1 0 4 1
refdes=SI59
T 59195 28795 5 10 0 1 0 0 1
device=none
}
C 57100 28500 1 0 0 inverter.sym
{
T 96395 96495 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 28595 5 5 1 1 0 4 1
refdes=SI60
T 58095 28395 5 10 0 1 0 0 1
device=none
}
C 59300 28100 1 0 0 inverter.sym
{
T 98595 96095 5 10 0 1 0 0 1
device=cmos_inverter
T 59795 28195 5 5 1 1 0 4 1
refdes=SI61
T 60295 27995 5 10 0 1 0 0 1
device=none
}
C 58200 27700 1 0 0 inverter.sym
{
T 97495 95695 5 10 0 1 0 0 1
device=cmos_inverter
T 58695 27795 5 5 1 1 0 4 1
refdes=SI62
T 59195 27595 5 10 0 1 0 0 1
device=none
}
C 57100 27300 1 0 0 inverter.sym
{
T 96395 95295 5 10 0 1 0 0 1
device=cmos_inverter
T 57595 27395 5 5 1 1 0 4 1
refdes=SI63
T 58095 27195 5 10 0 1 0 0 1
device=none
}
N 57800 27400 60800 27400 4
N 57800 28600 60800 28600 4
N 57800 31000 60800 31000 4
N 57800 29800 60800 29800 4
N 57800 35800 60800 35800 4
N 57800 34600 60800 34600 4
N 57800 33400 60800 33400 4
N 57800 32200 60800 32200 4
N 57800 45400 60800 45400 4
N 57800 44200 60800 44200 4
N 57800 43000 60800 43000 4
N 57800 41800 60800 41800 4
N 57800 40600 60800 40600 4
N 57800 39400 60800 39400 4
N 57800 38200 60800 38200 4
N 57800 37000 60800 37000 4
N 60000 52200 60800 52200 4
N 57800 51400 60800 51400 4
N 57800 50200 60800 50200 4
N 57800 49000 60800 49000 4
N 57800 47800 60800 47800 4
N 57800 46600 60800 46600 4
N 58900 51800 60800 51800 4
N 58900 50600 60800 50600 4
N 58900 48200 60800 48200 4
N 58900 49400 60800 49400 4
N 58900 45800 60800 45800 4
N 58900 44600 60800 44600 4
N 58900 43400 60800 43400 4
N 58900 47000 60800 47000 4
N 58900 36200 60800 36200 4
N 58900 35000 60800 35000 4
N 58900 33800 60800 33800 4
N 58900 37400 60800 37400 4
N 58900 38600 60800 38600 4
N 58900 39800 60800 39800 4
N 58900 41000 60800 41000 4
N 58900 42200 60800 42200 4
N 58900 27800 60800 27800 4
N 58900 29000 60800 29000 4
N 58900 30200 60800 30200 4
N 58900 31400 60800 31400 4
N 58900 32600 60800 32600 4
N 60000 28200 60800 28200 4
N 60000 29400 60800 29400 4
N 60000 31800 60800 31800 4
N 60000 30600 60800 30600 4
N 60000 36600 60800 36600 4
N 60000 35400 60800 35400 4
N 60000 33000 60800 33000 4
N 60000 34200 60800 34200 4
N 60000 41400 60800 41400 4
N 60000 40200 60800 40200 4
N 60000 37800 60800 37800 4
N 60000 39000 60800 39000 4
N 60000 46200 60800 46200 4
N 60000 45000 60800 45000 4
N 60000 42600 60800 42600 4
N 60000 43800 60800 43800 4
N 60000 51000 60800 51000 4
N 60000 49800 60800 49800 4
N 60000 47400 60800 47400 4
N 60000 48600 60800 48600 4
N 36400 70000 55200 70000 4
{
T 36400 70000 5 10 1 0 0 0 1
netname=comp1
}
N 60800 52400 55200 52400 4
N 55200 52400 55200 70000 4
N 59300 52200 57000 52200 4
N 57000 52200 57000 52400 4
N 60800 52000 54600 52000 4
N 54600 52000 54600 68000 4
N 36400 68000 54600 68000 4
{
T 36400 68000 5 10 1 0 0 0 1
netname=comp2
}
N 36400 64000 53400 64000 4
{
T 36400 64000 5 10 1 0 0 0 1
netname=comp4
}
N 36400 62000 52800 62000 4
{
T 36400 62000 5 10 1 0 0 0 1
netname=comp5
}
N 36400 60000 52200 60000 4
{
T 36400 60000 5 10 1 0 0 0 1
netname=comp6
}
N 36400 58000 51600 58000 4
{
T 36400 58000 5 10 1 0 0 0 1
netname=comp7
}
N 36400 56000 51000 56000 4
{
T 36400 56000 5 10 1 0 0 0 1
netname=comp8
}
N 36400 54000 50400 54000 4
{
T 36400 54000 5 10 1 0 0 0 1
netname=comp9
}
N 60800 51600 54000 51600 4
N 54000 51600 54000 66000 4
N 60800 51200 53400 51200 4
N 53400 51200 53400 64000 4
N 60800 50800 52800 50800 4
N 52800 50800 52800 62000 4
N 60800 50400 52200 50400 4
N 52200 50400 52200 60000 4
N 60800 50000 51600 50000 4
N 51600 50000 51600 58000 4
N 60800 49600 51000 49600 4
N 51000 49600 51000 56000 4
N 60800 49200 50400 49200 4
N 50400 49200 50400 54000 4
N 36400 52000 49800 52000 4
{
T 36400 52000 5 10 1 0 0 0 1
netname=comp10
}
N 36400 50000 49200 50000 4
{
T 36400 50000 5 10 1 0 0 0 1
netname=comp11
}
N 60800 48800 49800 48800 4
N 49800 48800 49800 52000 4
N 60800 48400 49200 48400 4
N 49200 48400 49200 50000 4
N 36400 48000 60800 48000 4
{
T 36400 48000 5 10 1 0 0 0 1
netname=comp12
}
N 58200 51800 57000 51800 4
N 57000 51800 57000 52000 4
N 57100 51400 57000 51400 4
N 57000 51400 57000 51600 4
N 59300 51000 57000 51000 4
N 57000 51000 57000 51200 4
N 58200 50600 57000 50600 4
N 57000 50600 57000 50800 4
N 57100 50200 57000 50200 4
N 57000 50200 57000 50400 4
N 59300 49800 57000 49800 4
N 57000 49800 57000 50000 4
N 58200 49400 57000 49400 4
N 57000 49400 57000 49600 4
N 57100 49000 57000 49000 4
N 57000 49000 57000 49200 4
N 59300 48600 57000 48600 4
N 57000 48600 57000 48800 4
N 58200 48200 57000 48200 4
N 57000 48200 57000 48400 4
N 57100 47800 57000 47800 4
N 57000 47800 57000 48000 4
N 60800 47600 45600 47600 4
N 45600 47600 45600 46000 4
N 60800 47200 46200 47200 4
N 46200 47200 46200 44000 4
N 60800 46800 46800 46800 4
N 46800 46800 46800 42000 4
N 36400 42000 46800 42000 4
{
T 36400 42000 5 10 1 0 0 0 1
netname=comp15
}
N 60800 46400 47400 46400 4
N 47400 46400 47400 40000 4
N 36400 40000 47400 40000 4
{
T 36400 40000 5 10 1 0 0 0 1
netname=comp16
}
N 60800 46000 48000 46000 4
N 60800 45600 48600 45600 4
N 60800 45200 49200 45200 4
N 60800 44800 49800 44800 4
N 60800 44400 50400 44400 4
N 60800 44000 51000 44000 4
N 60800 43600 51600 43600 4
N 60800 43200 52200 43200 4
N 60800 42800 52800 42800 4
N 60800 42400 53400 42400 4
N 60800 42000 54000 42000 4
N 60800 41600 54600 41600 4
N 60800 41200 55200 41200 4
N 55800 40800 60800 40800 4
N 60800 40400 56400 40400 4
N 48000 38000 48000 46000 4
N 36400 38000 48000 38000 4
{
T 36400 38000 5 10 1 0 0 0 1
netname=comp17
}
N 36400 36000 48600 36000 4
{
T 36400 36000 5 10 1 0 0 0 1
netname=comp18
}
N 48600 36000 48600 45600 4
N 49200 34600 49200 45200 4
N 36400 34000 45900 34000 4
{
T 36400 34000 5 10 1 0 0 0 1
netname=comp19
}
N 49800 32000 49800 44800 4
N 36400 32000 49800 32000 4
{
T 36400 32000 5 10 1 0 0 0 1
netname=comp20
}
N 50400 30000 50400 44400 4
N 36400 30000 50400 30000 4
{
T 36400 30000 5 10 1 0 0 0 1
netname=comp21
}
N 36400 28000 51000 28000 4
{
T 36400 28000 5 10 1 0 0 0 1
netname=comp22
}
N 51000 28000 51000 44000 4
N 36400 26000 51600 26000 4
{
T 36400 26000 5 10 1 0 0 0 1
netname=comp23
}
N 51600 26000 51600 43600 4
N 36400 24000 52200 24000 4
{
T 36400 24000 5 10 1 0 0 0 1
netname=comp24
}
N 52200 24000 52200 43200 4
N 36400 22000 52800 22000 4
{
T 36400 22000 5 10 1 0 0 0 1
netname=comp25
}
N 52800 22000 52800 42800 4
N 36400 20000 53400 20000 4
{
T 36400 20000 5 10 1 0 0 0 1
netname=comp26
}
N 53400 20000 53400 42400 4
N 36400 18000 54000 18000 4
{
T 36400 18000 5 10 1 0 0 0 1
netname=comp27
}
N 54000 18000 54000 42000 4
N 36400 16000 54600 16000 4
{
T 36400 16000 5 10 1 0 0 0 1
netname=comp28
}
N 54600 16000 54600 41600 4
N 36400 14000 55200 14000 4
{
T 36400 14000 5 10 1 0 0 0 1
netname=comp29
}
N 55200 14000 55200 41200 4
N 36400 12000 55800 12000 4
{
T 36400 12000 5 10 1 0 0 0 1
netname=comp30
}
N 55800 12000 55800 40800 4
N 36400 10000 56400 10000 4
{
T 36400 10000 5 10 1 0 0 0 1
netname=comp31
}
N 56400 10000 56400 40400 4
N 59300 47400 57000 47400 4
N 57000 47400 57000 47600 4
N 58200 47000 57000 47000 4
N 57000 47000 57000 47200 4
N 57100 46600 57000 46600 4
N 57000 46600 57000 46800 4
N 59300 46200 57000 46200 4
N 57000 46200 57000 46400 4
N 58200 45800 57000 45800 4
N 57000 45800 57000 46000 4
N 57100 45400 57000 45400 4
N 57000 45400 57000 45600 4
N 59300 45000 57000 45000 4
N 57000 45000 57000 45200 4
N 58200 44600 57000 44600 4
N 57000 44600 57000 44800 4
N 57100 44200 57000 44200 4
N 57000 44200 57000 44400 4
N 59300 43800 57000 43800 4
N 57000 43800 57000 44000 4
N 58200 43400 57000 43400 4
N 57000 43400 57000 43600 4
N 57100 43000 57000 43000 4
N 57000 43000 57000 43200 4
N 59300 42600 57000 42600 4
N 57000 42600 57000 42800 4
N 58200 42200 57000 42200 4
N 57000 42200 57000 42400 4
N 57100 41800 57000 41800 4
N 57000 41800 57000 42000 4
N 59300 41400 57000 41400 4
N 57000 41400 57000 41600 4
N 58200 41000 57000 41000 4
N 57000 41000 57000 41200 4
N 57100 40600 57000 40600 4
N 57000 40600 57000 40800 4
N 59300 40200 57000 40200 4
N 57000 40200 57000 40400 4
N 42900 71000 55500 71000 4
{
T 42900 71000 5 10 1 0 0 0 1
netname=comp32
}
N 55500 40000 55500 71000 4
N 55500 40000 60800 40000 4
N 60800 39600 54900 39600 4
N 60800 39200 54300 39200 4
N 60800 38800 53700 38800 4
N 60800 38400 53100 38400 4
N 60800 38000 52500 38000 4
N 60800 37600 51900 37600 4
N 42900 59000 51900 59000 4
{
T 42900 59000 5 10 1 0 0 0 1
netname=comp38
}
N 51900 37600 51900 59000 4
N 42900 61000 52500 61000 4
{
T 42900 61000 5 10 1 0 0 0 1
netname=comp37
}
N 52500 38000 52500 61000 4
N 42900 63000 53100 63000 4
{
T 42900 63000 5 10 1 0 0 0 1
netname=comp36
}
N 53100 38400 53100 63000 4
N 42900 65000 53700 65000 4
{
T 42900 65000 5 10 1 0 0 0 1
netname=comp35
}
N 53700 38800 53700 65000 4
N 42900 67000 54300 67000 4
{
T 42900 67000 5 10 1 0 0 0 1
netname=comp34
}
N 54300 39200 54300 67000 4
N 54900 39600 54900 69000 4
N 42900 57000 51300 57000 4
{
T 42900 57000 5 10 1 0 0 0 1
netname=comp39
}
N 42900 55000 50700 55000 4
{
T 42900 55000 5 10 1 0 0 0 1
netname=comp40
}
N 42900 51000 49500 51000 4
{
T 42900 51000 5 10 1 0 0 0 1
netname=comp42
}
N 42900 49000 48900 49000 4
{
T 42900 49000 5 10 1 0 0 0 1
netname=comp43
}
N 42900 47000 48300 47000 4
{
T 42900 47000 5 10 1 0 0 0 1
netname=comp44
}
N 42900 45000 47700 45000 4
{
T 42900 45000 5 10 1 0 0 0 1
netname=comp45
}
N 60800 37200 51300 37200 4
N 51300 37200 51300 57000 4
N 60800 36800 50700 36800 4
N 50700 36800 50700 55000 4
N 60800 36400 50100 36400 4
N 50100 36400 50100 53000 4
N 60800 36000 49500 36000 4
N 49500 36000 49500 51000 4
N 60800 35600 48900 35600 4
N 48900 35600 48900 49000 4
N 48300 35200 60800 35200 4
N 48300 35200 48300 47000 4
N 60800 34800 47700 34800 4
N 47700 34800 47700 45000 4
N 42900 43000 47100 43000 4
{
T 42900 43000 5 10 1 0 0 0 1
netname=comp46
}
N 42900 41000 46800 41000 4
{
T 42900 41000 5 10 1 0 0 0 1
netname=comp47
}
N 42900 39000 46800 39000 4
{
T 42900 39000 5 10 1 0 0 0 1
netname=comp48
}
N 42900 37000 46500 37000 4
{
T 42900 37000 5 10 1 0 0 0 1
netname=comp49
}
N 60800 34400 47400 34400 4
N 47100 39700 47100 43000 4
N 47100 34000 60800 34000 4
N 46800 39400 46800 41000 4
N 60800 33600 46800 33600 4
N 46800 33600 46800 39000 4
N 60800 33200 46500 33200 4
N 46500 33200 46500 37000 4
N 60800 32800 46200 32800 4
N 46200 32800 46200 35000 4
N 42900 35000 46200 35000 4
{
T 42900 35000 5 10 1 0 0 0 1
netname=comp50
}
N 60800 32400 45900 32400 4
N 45900 32400 45900 33000 4
N 42900 33000 45900 33000 4
{
T 42900 33000 5 10 1 0 0 0 1
netname=comp51
}
N 42900 11000 56100 11000 4
{
T 42900 11000 5 10 1 0 0 0 1
netname=comp62
}
N 56100 11000 56100 28000 4
N 42900 13000 55500 13000 4
{
T 42900 13000 5 10 1 0 0 0 1
netname=comp61
}
N 42900 15000 54900 15000 4
{
T 42900 15000 5 10 1 0 0 0 1
netname=comp60
}
N 42900 17000 54300 17000 4
{
T 42900 17000 5 10 1 0 0 0 1
netname=comp59
}
N 42900 19000 53700 19000 4
{
T 42900 19000 5 10 1 0 0 0 1
netname=comp58
}
N 60800 28000 56100 28000 4
N 60800 28400 55500 28400 4
N 55500 13000 55500 28400 4
N 60800 28800 54900 28800 4
N 54900 15000 54900 28800 4
N 60800 29200 54300 29200 4
N 54300 17000 54300 29200 4
N 60800 29600 53700 29600 4
N 53700 19000 53700 29600 4
N 60800 30000 53100 30000 4
N 60800 30400 52500 30400 4
N 60800 30800 51900 30800 4
N 51900 25000 51900 30800 4
N 60800 31200 51300 31200 4
N 60800 31600 50700 31600 4
N 60800 32000 50100 32000 4
N 50100 32000 50100 31000 4
N 53100 21000 53100 30000 4
N 42900 21000 53100 21000 4
{
T 42900 21000 5 10 1 0 0 0 1
netname=comp57
}
N 52500 23000 52500 30400 4
N 42900 23000 52500 23000 4
{
T 42900 23000 5 10 1 0 0 0 1
netname=comp56
}
N 42900 25000 51900 25000 4
{
T 42900 25000 5 10 1 0 0 0 1
netname=comp55
}
N 51300 27000 51300 31200 4
N 42900 27000 51300 27000 4
{
T 42900 27000 5 10 1 0 0 0 1
netname=comp54
}
N 50700 29000 50700 31600 4
N 42900 29000 50700 29000 4
{
T 42900 29000 5 10 1 0 0 0 1
netname=comp53
}
N 42900 31000 50100 31000 4
{
T 42900 31000 5 10 1 0 0 0 1
netname=comp52
}
N 49200 34600 45900 34600 4
N 45900 34600 45900 34000 4
N 47100 39700 47400 39700 4
N 47400 34400 47400 39700 4
N 46800 39400 47100 39400 4
N 47100 34000 47100 39400 4
C 41600 8400 1 0 0 comparador.sym
{
T 42775 9395 5 10 0 1 0 0 1
device=none
T 42575 9495 5 10 1 1 0 0 1
refdes=SC63
T 41600 8400 5 10 0 0 0 0 1
source=SUBcomp.6.sch
}
C 41900 9600 1 0 0 vdd-1.sym
N 41500 8700 41500 71500 4
N 41500 8700 41600 8700 4
N 41200 9300 41600 9300 4
C 41300 8300 1 90 0 resistor-1.sym
{
T 40900 8600 5 10 0 0 90 0 1
device=RESISTOR
T 41000 8500 5 10 1 1 90 0 1
refdes=R64
T 41300 8300 5 10 0 0 0 0 1
value=10k
}
N 41200 9200 41200 10300 4
C 42300 8400 1 180 0 generic-power.sym
{
T 42100 8150 5 10 1 1 180 3 1
net=Vbias:1
}
C 41100 8000 1 0 0 gnd-1.sym
N 42900 9000 56700 9000 4
{
T 42900 9000 5 10 1 0 0 0 1
netname=comp63
}
N 56700 9000 56700 27600 4
N 56700 27600 60800 27600 4
N 57100 27400 57000 27400 4
N 57000 27400 57000 27600 4
N 58200 27800 57000 27800 4
N 57000 27800 57000 28000 4
N 59300 28200 57000 28200 4
N 57000 28200 57000 28400 4
N 57100 28600 57000 28600 4
N 57000 28600 57000 28800 4
N 57100 29800 57000 29800 4
N 57000 29800 57000 30000 4
N 57000 30400 57000 30200 4
N 57000 30200 58200 30200 4
N 58200 29000 57000 29000 4
N 57000 29000 57000 29200 4
N 57000 29600 57000 29400 4
N 57000 29400 59300 29400 4
N 59300 30600 57000 30600 4
N 57000 30600 57000 30800 4
N 57000 31200 57000 31000 4
N 57000 31000 57100 31000 4
N 57000 31600 57000 31400 4
N 57000 31400 58200 31400 4
N 59300 31800 57000 31800 4
N 57000 31800 57000 32000 4
N 57100 32200 57000 32200 4
N 57000 32200 57000 32400 4
N 57000 32800 57000 32600 4
N 57000 32600 58200 32600 4
N 59300 33000 57000 33000 4
N 57000 33000 57000 33200 4
N 57100 33400 57000 33400 4
N 57000 33400 57000 33600 4
N 58200 33800 57000 33800 4
N 57000 33800 57000 34000 4
N 59300 34200 57000 34200 4
N 57000 34200 57000 34400 4
N 57100 34600 57000 34600 4
N 57000 34600 57000 34800 4
N 58200 35000 57000 35000 4
N 57000 35000 57000 35200 4
N 59300 35400 57000 35400 4
N 57000 35400 57000 35600 4
N 57100 35800 57000 35800 4
N 57000 35800 57000 36000 4
N 58200 36200 57000 36200 4
N 57000 36200 57000 36400 4
N 57100 37000 57000 37000 4
N 57000 37000 57000 37200 4
N 57100 38200 57000 38200 4
N 57000 38200 57000 38400 4
N 58200 37400 57000 37400 4
N 57000 37400 57000 37600 4
N 59300 36600 57000 36600 4
N 57000 36600 57000 36800 4
N 59300 37800 57000 37800 4
N 57000 37800 57000 38000 4
N 58200 38600 57000 38600 4
N 57000 38600 57000 38800 4
N 59300 39000 57000 39000 4
N 57000 39000 57000 39200 4
N 57100 39400 57000 39400 4
N 57000 39400 57000 39600 4
N 58200 39800 57000 39800 4
N 57000 39800 57000 40000 4
N 57600 27700 57600 27900 4
N 58700 28100 58700 28300 4
N 59100 28300 59100 52700 4
N 58000 27900 58000 52700 4
N 57600 27900 58000 27900 4
N 58700 28300 59100 28300 4
N 59800 28500 59800 28700 4
N 59800 28700 60200 28700 4
N 57600 28900 57600 29100 4
N 57600 29100 58000 29100 4
N 58700 29300 58700 29500 4
N 58700 29500 59100 29500 4
N 59800 29700 59800 29900 4
N 59800 29900 60200 29900 4
N 57600 30100 57600 30300 4
N 57600 30300 58000 30300 4
N 58700 30500 58700 30700 4
N 58700 30700 59100 30700 4
N 59800 30900 59800 31100 4
N 59800 31100 60200 31100 4
N 57600 31300 57600 31500 4
N 57600 31500 58000 31500 4
N 58700 31700 58700 31900 4
N 58700 31900 59100 31900 4
N 59800 32100 59800 32300 4
N 59800 32300 60200 32300 4
N 57600 32500 57600 32700 4
N 57600 32700 58000 32700 4
N 58700 32900 58700 33100 4
N 58700 33100 59100 33100 4
N 59800 33300 59800 33500 4
N 59800 33500 60200 33500 4
N 57600 33700 57600 33900 4
N 57600 33900 58000 33900 4
N 57600 34900 57600 35100 4
N 57600 35100 58000 35100 4
N 58700 34100 58700 34300 4
N 58700 34300 59100 34300 4
N 59800 34500 59800 34700 4
N 59800 34700 60200 34700 4
N 58700 35300 58700 35500 4
N 58700 35500 59100 35500 4
N 59800 35700 59800 35900 4
N 59800 35900 60200 35900 4
N 57600 36100 57600 36300 4
N 57600 36300 58000 36300 4
N 58700 36500 58700 36700 4
N 58700 36700 59100 36700 4
N 59800 36900 59800 37100 4
N 59800 37100 60200 37100 4
N 57600 37300 57600 37500 4
N 57600 37500 58000 37500 4
N 58700 37700 58700 37900 4
N 58700 37900 59100 37900 4
N 59800 38100 59800 38300 4
N 59800 38300 60200 38300 4
N 57600 38500 57600 38700 4
N 57600 38700 58000 38700 4
N 58700 38900 58700 39100 4
N 58700 39100 59100 39100 4
N 59800 39300 59800 39500 4
N 59800 39500 60200 39500 4
N 57600 39700 57600 39900 4
N 57600 39900 58000 39900 4
N 58700 40100 58700 40300 4
N 58700 40300 59100 40300 4
N 59800 40500 59800 40700 4
N 59800 40700 60200 40700 4
N 57600 40900 57600 41100 4
N 57600 41100 58000 41100 4
N 58700 41300 58700 41500 4
N 58700 41500 59100 41500 4
N 59800 41700 59800 41900 4
N 59800 41900 60200 41900 4
N 57600 42100 57600 42300 4
N 57600 42300 58000 42300 4
N 58700 42500 58700 42700 4
N 58700 42700 59100 42700 4
N 59800 42900 59800 43100 4
N 59800 43100 60200 43100 4
N 57600 43300 57600 43500 4
N 57600 43500 58000 43500 4
N 57600 44500 57600 44700 4
N 57600 44700 58000 44700 4
N 58700 43700 58700 43900 4
N 58700 43900 59100 43900 4
N 59800 44100 59800 44300 4
N 59800 44300 60200 44300 4
N 58700 44900 58700 45100 4
N 58700 45100 59100 45100 4
N 59800 45300 59800 45500 4
N 59800 45500 60200 45500 4
N 57600 45700 57600 45900 4
N 57600 45900 58000 45900 4
N 57600 46900 57600 47100 4
N 57600 47100 58000 47100 4
N 58700 46100 58700 46300 4
N 58700 46300 59100 46300 4
N 59800 46500 59800 46700 4
N 59800 46700 60200 46700 4
N 59800 47700 59800 47900 4
N 59800 47900 60200 47900 4
N 58700 47300 58700 47500 4
N 58700 47500 59100 47500 4
N 57600 48100 57600 48300 4
N 57600 48300 58000 48300 4
N 58700 48500 58700 48700 4
N 58700 48700 59100 48700 4
N 59800 48900 59800 49100 4
N 59800 49100 60200 49100 4
N 57600 49300 57600 49500 4
N 57600 49500 58000 49500 4
N 57600 50500 57600 50700 4
N 57600 50700 58000 50700 4
N 58700 49700 58700 49900 4
N 58700 49900 59100 49900 4
N 59800 50100 59800 50300 4
N 59800 50300 60200 50300 4
N 58700 50900 58700 51100 4
N 58700 51100 59100 51100 4
N 59800 51300 59800 51500 4
N 59800 51500 60200 51500 4
N 59800 52500 59800 52700 4
N 58700 52100 58700 52300 4
N 58700 52300 59100 52300 4
N 57600 51700 57600 51900 4
N 57600 51900 58000 51900 4
N 58000 52700 60200 52700 4
N 59100 52700 59100 53100 4
C 58900 53100 1 0 0 vdd-1.sym
N 61600 26900 61600 26800 4
N 61600 26800 60200 26800 4
N 60200 26800 60200 52700 4
