library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


entity controlUnit is
  Port(
    enable              : in std_logic;
    hardwareReset       : in std_logic;
    softwareReset       : out std_logic;
    clk                 : in std_logic;
    alteredClock        : in std_logic;

    --control signals generated by CU
    operand1Sel         : out std_logic_vector(4 downto 0);
    operand2Sel         : out std_logic_vector(4 downto 0); 

    dataToRegistersSel  : out std_logic;
    loadRegistersSel    : out std_logic_vector(15 downto 0);

    bitManipulationCode : out std_logic_vector(1 downto 0);
    bitManipulationValue: out std_logic_vector(4 downto 0);

    opCode              : out std_logic_vector(3 downto 0);
    carryIn             : out std_logic;
    upperSel            : out std_logic;

    --signals controlling the CU
    programmingMode     : in std_logic;
    IVT_address         : in std_logic_vector(31 downto 0);
    PC_address          : in std_logic_vector(31 downto 0);
    flagsCPSR           : in std_logic_vector(3 downto 0);
    memOpFinished       : in std_logic;

    --debug signals
    debug : out std_logic_vector(x downto 0);
);
end controlUnit;

architecture Behavioral of controlUnit is
    type state_type is (IDLE, START, RUNNING, DONE);

begin


end Behavioral;
