// Seed: 3271402595
module module_0 (
    output tri0 id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wire id_4,
    input  wire id_5
);
  assign id_0 = 1 - id_5;
  module_2(
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_5,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_4,
      id_0,
      id_0,
      id_2,
      id_3
  );
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  tri0 id_4
);
  assign id_3 = ~id_2;
  module_0(
      id_3, id_2, id_4, id_4, id_0, id_1
  );
endmodule
module module_2 (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    output supply1 id_8,
    input uwire id_9,
    output tri id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    input wire id_14
    , id_21,
    input tri id_15
    , id_22,
    output tri id_16,
    output wand id_17,
    input wor id_18,
    input supply1 id_19
);
endmodule
