<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <img src="Reports/img/openhw-landscape.svg">
    <title>CORE-V-VERIF Documentation Home</title>
    <h1>Documentation for CORE-V verification</h1>
    <p><b>Simulation verification</b> methodology used for all CORE-V cores is described in following document:  <a href="https://docs.openhwgroup.org/projects/core-v-verif/en/latest/quick_start.html">CORE-V Verification Strategy</a></p>
    <p>For CV32E40Pv2, <b>RISC-V ISA Formal Verification</b> methodology was used and is described <a href="https://github.com/openhwgroup/core-v-verif/blob/cv32e40p_v1.8.3/cv32e40p/docs/VerifPlans/RISC-V_ISA_Formal/CV32E40Pv2_RISCV_vPlan_v1.1.pdf">here</a>.</p>
    <p>Documentation for the various CORE-V cores are maintained in <a href="https://github.com/openhwgroup/core-v-docs">core-v-docs</a>, the OpenHW Group's CORE-V documentation repo.</p>
    <p></p>
    <p>As much as is practical, we try to add documentation where you actually use it.<br>
       Most directories in this repository will have a <b>README.md</b> and GitHub
       will automatically render it into something readable.<br>
       So, if you want to "dive right in", start with the README at the top of this repo and go from there.<br>
       If that does not answer you question(s), please do raise an issue.</p>
</head>

<!-- <body style="background-color:powderblue;"> -->
    <h2>CV32E40P v1.8.3 database</h2>
    <p>Database for the cv32e40p_v1.8.3 release.</p>
    <ul>
    <li>RTL git repository: <a href="https://github.com/openhwgroup/cv32e40p/tree/cv32e40p_v1.8.3">cv32e40p</a></li>
    <li>Verification git repository: <a href="https://github.com/openhwgroup/core-v-verif/tree/cv32e40p_v1.8.3">core-v-verif</a></li>
    <li>Embecosm Toolchain: <a href="https://www.embecosm.com/resources/tool-chain-downloads/#corev">corev-openhw-gcc-centos7-20240530</a></li>
    <li>Synopsys Imperas Reference Model: eng.20240530.0</li>
    <li>Siemens Questa Processor: 2024.2</li>
    </ul>

    <h2>CV32E40P RTL Configurations</h2>
    <ul>
        <p> XPULP instruction are xcvhwlp_xcvmem_xcvmac_xcvbi_xcvalu_xcvsimd_xcvbitmanip </p>
        <li>CFG_P   : supports RV32IMCZicsr_Zifencei_XPULP </li>
        <li>CFG_P_F0: supports RV32IMFCZicsr_Zifencei_XPULP </li>
        <li>CFG_P_F1: supports RV32IMFCZicsr_Zifencei_XPULP </li>
        <li>CFG_P_F2: supports RV32IMFCZicsr_Zifencei_XPULP </li>
        <li>CFG_P_Z0: supports RV32IMC_Zfinx_Zicsr_Zifencei_XPULP </li>
        <li>CFG_P_Z1: supports RV32IMC_Zfinx_Zicsr_Zifencei_XPULP </li>
        <li>CFG_P_Z2: supports RV32IMC_Zfinx_Zicsr_Zifencei_XPULP </li>
        <p>Configurations with COREV_CLUSTER = 1 are not verified.</p>
    </ul>

    <h2>CV32E40P v1.8.3 RISCOF Reports</h2>
    <ul>
    <li>CFG_P: <a href="Reports/RISCOF/CFG_P/report.html">CFG_P RISC Report</a></li>
    <li>CFG_P_F0: <a href="Reports/RISCOF/CFG_P_F0/report.html">CFG_P_F0 RISC Report</a></li>
    <li>CFG_P_F1: <a href="Reports/RISCOF/CFG_P_F1/report.html">CFG_P_F1 RISC Report</a></li>
    <li>CFG_P_F2: <a href="Reports/RISCOF/CFG_P_F2/report.html">CFG_P_F2 RISC Report</a></li>
    </ul>

    <h2>CV32E40P v1.8.3 Verification Plan(s) (aka Test Plans)</h2>
    <p>Main verification methodology was through the use of RISC-V ISA Formal Verification where all RISC-V standard and custom extension (XPULP) instructions are formally verified against Sail models.<br>
       Siemens Questa Processor tool was then used to generate assertion for each of these instructions additionally to OBI interfaces assertions and to some pipeline assertions.<br>
       After that assertions generation step, the same tool was used to formally verify all those assertions on 2 configurations: CFG_P and CFG_P_F0.</p>
    <p>Then Simulation verification was used to verify what can't be modelized and verified using Formal, like Hardware Loops, Prefetch and Fetch pipeline stages...</p>
    <ul>
        <li>RISC-V ISA Formal Verification Plan:<br>
            The formal verification plan could be found <a href="https://github.com/openhwgroup/core-v-verif/blob/cv32e40p_v1.8.3/cv32e40p/docs/VerifPlans/RISC-V_ISA_Formal/CV32E40Pv2_Formal_VerificationPlans.xlsx">here</a>.<br>
        </li>
        <li>Simulation Verification Plans:<br>
            Overall description of simulation verification plans can be found <a href="https://github.com/openhwgroup/core-v-verif/blob/cv32e40p_v1.8.3/cv32e40p/docs/VerifPlans/README.md">here</a>.<br>
            ci_check are run and all v1 legacy tests are run in v2 regression as well. They were enhanced to be v1 and v2 compliant.<br>
            A file listing all the tests is available <a href="https://github.com/openhwgroup/core-v-verif/blob/cv32e40p_v1.8.3/cv32e40p/docs/VerifPlans/Simulation/CV32E40Pv2_test_list.xlsx">here</a>.<br>
            Full test suites are executed on the 7 configurations listed above.
        </li>
    </ul>

    <h2>CV32E40P v1.8.3 Verification Results</h2>
    <p>Results for the cv32e40p_v1.8.3 release:</p>
    <ul>
        <li>RISC-V ISA Formal verification results are <a href="Reports/RISC-V_ISA_Formal/Property_Status-v1_8_3.xlsx">here</a>.<br>
            Tool logs for each mode of each verified configuration are <a href="Reports/RISC-V_ISA_Formal/logs">here</a>.<br>
            Bug reports are <a href="Reports/RISC-V_ISA_Formal/Bug_Report-v1_8_3.xlsx">here</a>.
        </li>
        <li>Simulation regression results are <a href="Reports/Simulation/index.html">here</a>.</li>
        <li>RTL Code Coverage & Functional Coverage results are <a href="Reports/Coverage/index.html">here</a>.</li>
        <li>riscvISACOV results are available either in <a href="Reports/riscvISACOV/htmlcovreport/index.html">html</a> or in <a href="Reports/riscvISACOV/textcovreport">text</a> reports.<br>
            For the text reports, there are either complete or only showing covergroups and coverpoints holes (i.e. not having 100% coverage).</li>
        <li>All RTL issues found either with RISC-V ISA Formal or Simulation are listed <a href="CV32E40Pv2_Design_Issue_Summary.xlsx">here</a>.</li>
        <li>Known regression failures are analyzed and documented <a href="CV32E40Pv2_regression_known_failure.xlsx">here</a>.</li>
        <li>Uncovered RTL Code Coverage are analyzed and documented <a href="CV32E40Pv2_uncovered_coverage_explanation.xlsx">here</a>.</li>
        <li>All the waivers applied are documented <a href="CV32E40Pv2_waiver_list.xlsx">here</a>.</li>

    </ul>

    <br>

</body>

</html>
