# Cache_Mem_Controller
This repository contains a Verilog implementation of a memory hierarchy system comprising a MEMORY_CONTROLLER module and a MAIN_MEMORY module. The system simulates a basic memory controller interfacing with a hierarchical memory structure, demonstrating concepts like memory access, cache interaction 
