Analysis & Elaboration report for Lab1Demo
Mon Dec 23 01:22:31 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: square_object:inst6
  6. Parameter Settings for User Entity Instance: player_move:inst1
  7. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst18|KBDINTF:inst|lpf:inst5
  8. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst18|keyToggle_decoder:inst1
  9. Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst18|keyToggle_decoder:inst3
 10. Parameter Settings for User Entity Instance: NumbersBitMap:inst15
 11. Parameter Settings for User Entity Instance: square_object:inst11
 12. Parameter Settings for User Entity Instance: topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component
 13. Parameter Settings for User Entity Instance: random:inst13
 14. Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|sintable:inst1
 15. Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|addr_counter:inst9
 16. Analysis & Elaboration Settings
 17. In-System Memory Content Editor Settings
 18. Analysis & Elaboration Messages
 19. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Mon Dec 23 01:22:31 2019       ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; Lab1Demo                                    ;
; Top-level Entity Name         ; TOP_VGA_DEMO_WITH_MSS_ALL                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP_VGA_DEMO_WITH_MSS_ALL|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; LPM_CONSTANT ; 17.0    ; N/A          ; N/A          ; |TOP_VGA_DEMO_WITH_MSS_ALL|topLeftXCONST:inst22                                                                                                                                                                                                                                                ; topLeftXCONST.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst6 ;
+-----------------+----------+-------------------------------------+
; Parameter Name  ; Value    ; Type                                ;
+-----------------+----------+-------------------------------------+
; OBJECT_WIDTH_X  ; 32       ; Signed Integer                      ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                      ;
; OBJECT_COLOR    ; 11111111 ; Unsigned Binary                     ;
+-----------------+----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: player_move:inst1 ;
+--------------------------+-------+-----------------------------+
; Parameter Name           ; Value ; Type                        ;
+--------------------------+-------+-----------------------------+
; INITIAL_X                ; 20    ; Signed Integer              ;
; INITIAL_Y                ; 400   ; Signed Integer              ;
; INITIAL_Y_SPEED          ; 0     ; Signed Integer              ;
; Y_ACCEL                  ; -5    ; Signed Integer              ;
; HIGH_JUMP_INITIAL_SPEED  ; 100   ; Signed Integer              ;
; SMALL_JUMP_INITIAL_SPEED ; 50    ; Signed Integer              ;
+--------------------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst18|KBDINTF:inst|lpf:inst5 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; FILTER_SIZE    ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst18|keyToggle_decoder:inst1 ;
+----------------+-----------+----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                           ;
+----------------+-----------+----------------------------------------------------------------+
; KEY_VALUE      ; 000101001 ; Unsigned Binary                                                ;
+----------------+-----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_KBD_DEMOALL:inst18|keyToggle_decoder:inst3 ;
+----------------+-----------+----------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                           ;
+----------------+-----------+----------------------------------------------------------------+
; KEY_VALUE      ; 001011010 ; Unsigned Binary                                                ;
+----------------+-----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NumbersBitMap:inst15 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; digit_color    ; 11111111 ; Unsigned Binary                       ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_object:inst11 ;
+-----------------+----------+--------------------------------------+
; Parameter Name  ; Value    ; Type                                 ;
+-----------------+----------+--------------------------------------+
; OBJECT_WIDTH_X  ; 16       ; Signed Integer                       ;
; OBJECT_HEIGHT_Y ; 32       ; Signed Integer                       ;
; OBJECT_COLOR    ; 01011011 ; Unsigned Binary                      ;
+-----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                          ;
+--------------------+------------------+---------------------------------------------------------------+
; LPM_WIDTH          ; 11               ; Signed Integer                                                ;
; LPM_CVALUE         ; 100              ; Signed Integer                                                ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                       ;
; CBXI_PARAMETER     ; lpm_constant_oj8 ; Untyped                                                       ;
+--------------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random:inst13 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; SIZE_BITS      ; 11    ; Signed Integer                    ;
; MIN_VAL        ; 0     ; Signed Integer                    ;
; MAX_VAL        ; 511   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|sintable:inst1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_MSS_DEMO:inst9|addr_counter:inst9 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; COUNT_SIZE     ; 8     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                                  ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Option                                                                          ; Setting                   ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6            ;                    ;
; Top-level entity name                                                           ; TOP_VGA_DEMO_WITH_MSS_ALL ; Lab1Demo           ;
; Family name                                                                     ; Cyclone V                 ; Cyclone V          ;
; Use smart compilation                                                           ; On                        ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                       ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                        ; On                 ;
; Enable compact report table                                                     ; Off                       ; Off                ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                       ; Off                ;
; Preserve fewer node names                                                       ; On                        ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable                    ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                 ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                      ; Auto               ;
; Safe State Machine                                                              ; Off                       ; Off                ;
; Extract Verilog State Machines                                                  ; On                        ; On                 ;
; Extract VHDL State Machines                                                     ; On                        ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                       ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                        ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                 ;
; Parallel Synthesis                                                              ; On                        ; On                 ;
; DSP Block Balancing                                                             ; Auto                      ; Auto               ;
; NOT Gate Push-Back                                                              ; On                        ; On                 ;
; Power-Up Don't Care                                                             ; On                        ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                ;
; Remove Duplicate Registers                                                      ; On                        ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                ;
; Ignore SOFT Buffers                                                             ; On                        ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                       ; Off                ;
; Optimization Technique                                                          ; Balanced                  ; Balanced           ;
; Carry Chain Length                                                              ; 70                        ; 70                 ;
; Auto Carry Chains                                                               ; On                        ; On                 ;
; Auto Open-Drain Pins                                                            ; On                        ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                ;
; Auto ROM Replacement                                                            ; On                        ; On                 ;
; Auto RAM Replacement                                                            ; On                        ; On                 ;
; Auto DSP Block Replacement                                                      ; On                        ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                 ;
; Strict RAM Replacement                                                          ; Off                       ; Off                ;
; Allow Synchronous Control Signals                                               ; On                        ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                ;
; Auto Resource Sharing                                                           ; Off                       ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                        ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                ;
; Timing-Driven Synthesis                                                         ; On                        ; On                 ;
; Report Parameter Settings                                                       ; On                        ; On                 ;
; Report Source Assignments                                                       ; On                        ; On                 ;
; Report Connectivity Checks                                                      ; On                        ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation        ; Normal compilation ;
; HDL message level                                                               ; Level2                    ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                       ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                ;
; Clock MUX Protection                                                            ; On                        ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                ;
; Block Design Naming                                                             ; Auto                      ; Auto               ;
; SDC constraint protection                                                       ; Off                       ; Off                ;
; Synthesis Effort                                                                ; Auto                      ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                       ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                ;
+---------------------------------------------------------------------------------+---------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                 ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                           ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+
; 0              ; NONE        ; 11    ; 1     ; Read/Write ; topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 23 01:22:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv
    Info (12023): Found entity 1: random File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/lpf.sv
    Info (12023): Found entity 1: lpf File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/lpf.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/byterec.sv
    Info (12023): Found entity 1: byterec File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/bitrec.sv
    Info (12023): Found entity 1: bitrec File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/bitrec.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_WITH_MSS
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/objects_mux.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/VGA_Controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/ToneDecoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf
    Info (12023): Found entity 1: TOP_MSS_DEMO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/SinTable.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv
    Info (12023): Found entity 1: data_conversion File: C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/data_conversion.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/alonb/Desktop/circus_charlie/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf
    Info (12023): Found entity 1: TOP_KBD_DEMOALL
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv
    Info (12023): Found entity 1: keyToggle_decoder File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/keyToggle_decoder.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboard/kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/alonb/Desktop/circus_charlie/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/top_vga_demo_with_mss_all.bdf
    Info (12023): Found entity 1: TOP_VGA_DEMO_WITH_MSS_ALL
Info (12021): Found 1 design units, including 1 entities, in source file topleftxconst.v
    Info (12023): Found entity 1: topLeftXCONST File: C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/game_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/player_move.sv
    Info (12023): Found entity 1: player_move File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/player_bitmap.sv
    Info (12023): Found entity 1: player_bitmap File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_bitmap.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hit_controller.sv
    Info (12023): Found entity 1: hit_controller File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/hit_controller.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for "nor_code" File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv Line: 35
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for "ext_code" File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv Line: 36
Warning (10236): Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for "rel_code" File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/byterec.sv Line: 37
Info (12127): Elaborating entity "TOP_VGA_DEMO_WITH_MSS_ALL" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/VGA_Controller.sv Line: 58
Warning (10230): Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/VGA_Controller.sv Line: 59
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst20"
Info (12128): Elaborating entity "player_bitmap" for hierarchy "player_bitmap:inst7"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "object_colors" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst6"
Info (12128): Elaborating entity "player_move" for hierarchy "player_move:inst1"
Warning (10036): Verilog HDL or VHDL warning at player_move.sv(37): object "y_FRAME_SIZE" assigned a value but never read File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv Line: 37
Warning (10230): Verilog HDL assignment warning at player_move.sv(128): truncated value with size 32 to match size of target (11) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv Line: 128
Warning (10230): Verilog HDL assignment warning at player_move.sv(129): truncated value with size 32 to match size of target (11) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/player_move.sv Line: 129
Info (12128): Elaborating entity "TOP_KBD_DEMOALL" for hierarchy "TOP_KBD_DEMOALL:inst18"
Info (12128): Elaborating entity "keyPad_decoder" for hierarchy "TOP_KBD_DEMOALL:inst18|keyPad_decoder:inst2"
Warning (10230): Verilog HDL assignment warning at keyPad_decoder.sv(39): truncated value with size 32 to match size of target (4) File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/keyPad_decoder.sv Line: 39
Info (12128): Elaborating entity "KBDINTF" for hierarchy "TOP_KBD_DEMOALL:inst18|KBDINTF:inst"
Info (12128): Elaborating entity "byterec" for hierarchy "TOP_KBD_DEMOALL:inst18|KBDINTF:inst|byterec:inst3"
Info (12128): Elaborating entity "bitrec" for hierarchy "TOP_KBD_DEMOALL:inst18|KBDINTF:inst|bitrec:inst4"
Warning (10230): Verilog HDL assignment warning at bitrec.sv(69): truncated value with size 32 to match size of target (4) File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/bitrec.sv Line: 69
Info (12128): Elaborating entity "lpf" for hierarchy "TOP_KBD_DEMOALL:inst18|KBDINTF:inst|lpf:inst5"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "TOP_KBD_DEMOALL:inst18|keyToggle_decoder:inst1"
Info (12128): Elaborating entity "keyToggle_decoder" for hierarchy "TOP_KBD_DEMOALL:inst18|keyToggle_decoder:inst3"
Info (12128): Elaborating entity "NumbersBitMap" for hierarchy "NumbersBitMap:inst15"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "number_bitmap" into its bus
Info (12128): Elaborating entity "square_object" for hierarchy "square_object:inst11"
Info (12128): Elaborating entity "topLeftXCONST" for hierarchy "topLeftXCONST:inst22"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component" File: C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v Line: 49
Info (12130): Elaborated megafunction instantiation "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component" File: C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v Line: 49
Info (12133): Instantiated megafunction "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: C:/Users/alonb/Desktop/circus_charlie/topLeftXCONST.v Line: 49
    Info (12134): Parameter "lpm_cvalue" = "100"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_oj8.tdf
    Info (12023): Found entity 1: lpm_constant_oj8 File: C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_oj8" for hierarchy "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag|sld_mod_ram_rom:mgl_prim1" File: C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf Line: 31
Info (12133): Instantiated megafunction "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: C:/Users/alonb/Desktop/circus_charlie/db/lpm_constant_oj8.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00001100100"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "11"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "topLeftXCONST:inst22|lpm_constant:LPM_CONSTANT_component|lpm_constant_oj8:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 456
Info (12128): Elaborating entity "random" for hierarchy "random:inst13"
Warning (10230): Verilog HDL assignment warning at random.sv(25): truncated value with size 32 to match size of target (11) File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv Line: 25
Warning (10230): Verilog HDL assignment warning at random.sv(30): truncated value with size 32 to match size of target (11) File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv Line: 30
Warning (10230): Verilog HDL assignment warning at random.sv(32): truncated value with size 32 to match size of target (11) File: C:/Users/alonb/Desktop/circus_charlie/RTL/KEYBOARD/random.sv Line: 32
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst12"
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(37): truncated value with size 3 to match size of target (2) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv Line: 37
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(44): truncated value with size 3 to match size of target (2) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv Line: 44
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(51): truncated value with size 3 to match size of target (2) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv Line: 51
Warning (10230): Verilog HDL assignment warning at back_ground_draw.sv(62): truncated value with size 3 to match size of target (2) File: C:/Users/alonb/Desktop/circus_charlie/RTL/VGA/back_ground_draw.sv Line: 62
Info (12128): Elaborating entity "TOP_MSS_DEMO" for hierarchy "TOP_MSS_DEMO:inst9"
Info (12128): Elaborating entity "audio_codec_controller" for hierarchy "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2"
Info (12128): Elaborating entity "sintable" for hierarchy "TOP_MSS_DEMO:inst9|sintable:inst1"
Warning (10230): Verilog HDL assignment warning at SinTable.sv(30): truncated value with size 2048 to match size of target (2040) File: C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/SinTable.sv Line: 30
Info (12128): Elaborating entity "addr_counter" for hierarchy "TOP_MSS_DEMO:inst9|addr_counter:inst9"
Warning (10230): Verilog HDL assignment warning at addr_counter.sv(32): truncated value with size 32 to match size of target (8) File: C:/Users/alonb/Desktop/circus_charlie/RTL/MSS/addr_counter.sv Line: 32
Info (12128): Elaborating entity "prescaler" for hierarchy "TOP_MSS_DEMO:inst9|prescaler:inst3"
Info (12128): Elaborating entity "ToneDecoder" for hierarchy "ToneDecoder:inst3"
Info (12128): Elaborating entity "SEG7" for hierarchy "SEG7:inst10"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.12.23.01:22:20 Progress: Loading sld6dfc5e3d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/alonb/Desktop/circus_charlie/db/ip/sld6dfc5e3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (144001): Generated suppressed messages file C:/Users/alonb/Desktop/circus_charlie/output_files/Lab1Demo.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Mon Dec 23 01:22:31 2019
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:59


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/alonb/Desktop/circus_charlie/output_files/Lab1Demo.map.smsg.


