// Seed: 3639706120
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  wor   id_5
);
  wire  id_7;
  logic id_8;
  assign module_1.id_1 = 0;
  wire id_9;
  parameter id_10 = -1'b0;
endmodule
module module_1 (
    input wand id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input wand id_6,
    input tri id_7,
    input tri0 id_8
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_8,
      id_5,
      id_3
  );
endmodule
