Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Sep 15 11:34:11 2019
| Host         : DESKTOP-A11CNTB running 64-bit major release  (build 9200)
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file phys_opt_report_design_analysis_0.rpt
| Design       : Stimulator
| Device       : xc7a35ti
-------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+------------------------------------+-------------------+-----------------+-----------+-----------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+----------------------------------+-----------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Relationship | Logic Levels | Routes |            Logical Path            | Start Point Clock | End Point Clock | DSP Block |    BRAM   | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive | End Point Pin Primitive |          Start Point Pin         |                    End Point Pin                    |
+-----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+------------------------------------+-------------------+-----------------+-----------+-----------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+----------------------------------+-----------------------------------------------------+
| Path #1   |      10.000 |      5.365 | 1.180(22%)  | 4.185(78%) |     -0.019 | 4.376 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[3]/CE                                 |
| Path #2   |      10.000 |      5.365 | 1.180(22%)  | 4.185(78%) |     -0.019 | 4.376 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[4]/CE                                 |
| Path #3   |      10.000 |      5.360 | 1.180(23%)  | 4.180(77%) |     -0.022 | 4.378 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[0]/CE                                 |
| Path #4   |      10.000 |      5.360 | 1.180(23%)  | 4.180(77%) |     -0.022 | 4.378 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[1]/CE                                 |
| Path #5   |      10.000 |      5.360 | 1.180(23%)  | 4.180(77%) |     -0.022 | 4.378 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[2]/CE                                 |
| Path #6   |      10.000 |      5.580 | 1.556(28%)  | 4.024(72%) |     -0.025 | 4.389 | Safely Timed       |            5 |      0 | FDRE LUT4 LUT6 LUT6 LUT5 LUT3 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | dec_wdc_r_reg/D                                     |
| Path #7   |      10.000 |      5.567 | 1.534(28%)  | 4.033(72%) |     -0.027 | 4.403 | Safely Timed       |            5 |      0 | FDRE LUT4 LUT6 LUT6 LUT5 LUT3 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | auto_sl_drdy_reg/D                                  |
| Path #8   |      10.000 |      5.604 | 1.536(28%)  | 4.068(72%) |     -0.027 | 4.413 | Safely Timed       |            5 |      0 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | sl_den_r_reg[0]/D                                   |
| Path #9   |      10.000 |      5.201 | 1.180(23%)  | 4.021(77%) |     -0.019 | 4.540 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[7]/CE                                 |
| Path #10  |      10.000 |      5.201 | 1.180(23%)  | 4.021(77%) |     -0.019 | 4.540 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[8]/CE                                 |
| Path #11  |      10.000 |      5.201 | 1.180(23%)  | 4.021(77%) |     -0.019 | 4.540 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[9]/CE                                 |
| Path #12  |      10.000 |      5.467 | 1.306(24%)  | 4.161(76%) |     -0.027 | 4.552 | Safely Timed       |            5 |      0 | FDRE LUT4 LUT6 LUT6 LUT5 LUT3 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | inc_addr_r_reg/D                                    |
| Path #13  |      10.000 |      5.385 | 1.540(29%)  | 3.845(71%) |     -0.039 | 4.570 | Safely Timed       |            5 |      0 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | sl_dwe_r_reg[0]/D                                   |
| Path #14  |      10.000 |      5.320 | 1.306(25%)  | 4.014(75%) |     -0.027 | 4.649 | Safely Timed       |            5 |      0 | FDRE LUT4 LUT6 LUT6 LUT5 LUT6 FDCE | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | sl_berr_r_reg[0]/D                                  |
| Path #15  |      10.000 |      4.920 | 1.180(24%)  | 3.740(76%) |     -0.023 | 4.817 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[5]/CE                                 |
| Path #16  |      10.000 |      4.920 | 1.180(24%)  | 3.740(76%) |     -0.023 | 4.817 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT2 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[6]/CE                                 |
| Path #17  |      10.000 |      5.133 | 1.418(28%)  | 3.715(72%) |     -0.025 | 4.838 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT2 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          25 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | sl_rst_r_reg[0]/D                                   |
| Path #18  |      10.000 |      4.612 | 2.578(56%)  | 2.034(44%) |      0.013 | 4.953 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[1]            | memory_reg/CLKBWRCLK             | C_reg/D[1]                                          |
| Path #19  |      10.000 |      4.569 | 2.578(57%)  | 1.991(43%) |      0.013 | 4.996 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[4]            | memory_reg/CLKBWRCLK             | C_reg/D[4]                                          |
| Path #20  |      10.000 |      4.568 | 2.578(57%)  | 1.990(43%) |      0.013 | 4.997 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[0]            | memory_reg/CLKBWRCLK             | C_reg/D[0]                                          |
| Path #21  |      10.000 |      4.563 | 2.578(57%)  | 1.985(43%) |      0.013 | 5.002 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[2]            | memory_reg/CLKBWRCLK             | C_reg/D[2]                                          |
| Path #22  |      10.000 |      4.562 | 2.578(57%)  | 1.984(43%) |      0.013 | 5.003 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[3]            | memory_reg/CLKBWRCLK             | C_reg/D[3]                                          |
| Path #23  |      10.000 |      4.562 | 2.578(57%)  | 1.984(43%) |      0.013 | 5.003 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[6]            | memory_reg/CLKBWRCLK             | C_reg/D[6]                                          |
| Path #24  |      10.000 |      4.503 | 2.578(58%)  | 1.925(42%) |      0.013 | 5.062 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[7]            | memory_reg/CLKBWRCLK             | C_reg/D[7]                                          |
| Path #25  |      10.000 |      4.488 | 2.578(58%)  | 1.910(42%) |      0.013 | 5.077 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[5]            | memory_reg/CLKBWRCLK             | C_reg/D[5]                                          |
| Path #26  |      10.000 |      4.228 | 1.056(25%)  | 3.172(75%) |     -0.103 | 5.110 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[10]/R                          |
| Path #27  |      10.000 |      4.228 | 1.056(25%)  | 3.172(75%) |     -0.103 | 5.110 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[14]/R                          |
| Path #28  |      10.000 |      4.228 | 1.056(25%)  | 3.172(75%) |     -0.103 | 5.110 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[6]/R                           |
| Path #29  |      10.000 |      4.228 | 1.056(25%)  | 3.172(75%) |     -0.103 | 5.110 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[7]/R                           |
| Path #30  |      10.000 |      4.228 | 1.056(25%)  | 3.172(75%) |     -0.103 | 5.110 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[8]/R                           |
| Path #31  |      10.000 |      4.522 | 1.645(37%)  | 2.877(63%) |     -0.028 | 5.146 | Safely Timed       |            3 |      0 | FDRE SRL16E CARRY4 LUT2 FDRE       | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |           6 |          0 |          0 | FDRE/C                    | FDRE/D                  | iwcnt_reg[9]/C                   | u_wcnt_lcmp_q/D                                     |
| Path #32  |      10.000 |      4.401 | 2.578(59%)  | 1.823(41%) |      0.014 | 5.165 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[2]            | memory_reg/CLKBWRCLK             | C_reg/D[2]                                          |
| Path #33  |      10.000 |      4.391 | 2.578(59%)  | 1.813(41%) |      0.014 | 5.175 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[5]            | memory_reg/CLKBWRCLK             | C_reg/D[5]                                          |
| Path #34  |      10.000 |      4.378 | 2.578(59%)  | 1.800(41%) |      0.014 | 5.188 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[4]            | memory_reg/CLKBWRCLK             | C_reg/D[4]                                          |
| Path #35  |      10.000 |      4.149 | 1.056(26%)  | 3.093(74%) |     -0.102 | 5.190 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[12]/R                          |
| Path #36  |      10.000 |      4.149 | 1.056(26%)  | 3.093(74%) |     -0.102 | 5.190 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[5]/R                           |
| Path #37  |      10.000 |      4.149 | 1.056(26%)  | 3.093(74%) |     -0.102 | 5.190 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[9]/R                           |
| Path #38  |      10.000 |      4.242 | 1.056(25%)  | 3.186(75%) |     -0.103 | 5.191 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[11]/R                          |
| Path #39  |      10.000 |      4.242 | 1.056(25%)  | 3.186(75%) |     -0.103 | 5.191 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[13]/R                          |
| Path #40  |      10.000 |      4.242 | 1.056(25%)  | 3.186(75%) |     -0.103 | 5.191 | Safely Timed       |            3 |      0 | FDRE LUT3 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/R                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[15]/R                          |
| Path #41  |      10.000 |      4.360 | 2.578(60%)  | 1.782(40%) |      0.014 | 5.206 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[6]            | memory_reg/CLKBWRCLK             | C_reg/D[6]                                          |
| Path #42  |      10.000 |      4.336 | 2.578(60%)  | 1.758(40%) |      0.014 | 5.230 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[1]            | memory_reg/CLKBWRCLK             | C_reg/D[1]                                          |
| Path #43  |      10.000 |      4.733 | 1.182(25%)  | 3.551(75%) |     -0.026 | 5.235 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | clr_abort_rd_reg/D                                  |
| Path #44  |      10.000 |      4.712 | 1.182(26%)  | 3.530(74%) |     -0.025 | 5.307 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | in_write_mode_reg/D                                 |
| Path #45  |      10.000 |      4.711 | 1.182(26%)  | 3.529(74%) |     -0.025 | 5.310 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | ma_err_r_reg[1]/D                                   |
| Path #46  |      10.000 |      4.708 | 1.182(26%)  | 3.526(74%) |     -0.025 | 5.311 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | in_idle_mode_reg/D                                  |
| Path #47  |      10.000 |      4.700 | 1.182(26%)  | 3.518(74%) |     -0.025 | 5.317 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | ma_err_r_reg[0]/D                                   |
| Path #48  |      10.000 |      4.226 | 2.578(62%)  | 1.648(38%) |      0.014 | 5.340 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[3]            | memory_reg/CLKBWRCLK             | C_reg/D[3]                                          |
| Path #49  |      10.000 |      4.205 | 2.578(62%)  | 1.627(38%) |      0.014 | 5.361 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[7]            | memory_reg/CLKBWRCLK             | C_reg/D[7]                                          |
| Path #50  |      10.000 |      4.567 | 1.182(26%)  | 3.385(74%) |     -0.039 | 5.390 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | active_sl_den_mask_reg[0]/D                         |
| Path #51  |      10.000 |      4.576 | 1.180(26%)  | 3.396(74%) |     -0.028 | 5.390 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | curr_read_block_reg[0]/D                            |
| Path #52  |      10.000 |      4.643 | 1.155(25%)  | 3.488(75%) |     -0.005 | 5.396 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT5 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          25 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[7]/C | current_state_reg[3]/D                              |
| Path #53  |      10.000 |      4.565 | 1.182(26%)  | 3.383(74%) |     -0.026 | 5.405 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | clr_rd_req_reg/D                                    |
| Path #54  |      10.000 |      4.562 | 1.182(26%)  | 3.380(74%) |     -0.026 | 5.409 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | in_read_mode_reg/D                                  |
| Path #55  |      10.000 |      4.562 | 1.182(26%)  | 3.380(74%) |     -0.025 | 5.410 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDPE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDPE/D                  | timeout_reg/C                    | timer_rst_reg/D                                     |
| Path #56  |      10.000 |      4.081 | 0.966(24%)  | 3.115(76%) |     -0.034 | 5.421 | Safely Timed       |            3 |      0 | FDRE LUT2 SRLC32E LUT3 FDRE        | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          19 |          0 |          0 | FDRE/C                    | FDRE/R                  | en_adv_trigger_reg/C             | u_scnt_cmp_q/R                                      |
| Path #57  |      10.000 |      4.602 | 1.155(26%)  | 3.447(74%) |     -0.005 | 5.435 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT5 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          25 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[7]/C | current_state_reg[0]/D                              |
| Path #58  |      10.000 |      4.599 | 1.155(26%)  | 3.444(74%) |     -0.005 | 5.442 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT5 LUT6 LUT4 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          25 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[7]/C | current_state_reg[1]/D                              |
| Path #59  |      10.000 |      4.457 | 0.952(22%)  | 3.505(78%) |     -0.093 | 5.444 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT5 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          25 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[7]/C | current_state_reg[0]/D                              |
| Path #60  |      10.000 |      4.454 | 0.952(22%)  | 3.502(78%) |     -0.093 | 5.449 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT5 LUT6 LUT4 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          25 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[7]/C | current_state_reg[1]/D                              |
| Path #61  |      10.000 |      4.566 | 1.182(26%)  | 3.384(74%) |     -0.027 | 5.451 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | ma_wr_pop_r_reg/D                                   |
| Path #62  |      10.000 |      4.115 | 2.578(63%)  | 1.537(37%) |      0.014 | 5.451 | Safely Timed       |            1 |      0 | RAMB18E1 LUT3 DSP48E1              | sys_clk_pin       | sys_clk_pin     | Seq       | No DO_REG |            0 |                0 |             0 |       0 |           1 |          0 |          0 | RAMB18E1/CLKBWRCLK        | DSP48E1/D[0]            | memory_reg/CLKBWRCLK             | C_reg/D[0]                                          |
| Path #63  |      10.000 |      4.032 | 0.966(24%)  | 3.066(76%) |     -0.034 | 5.470 | Safely Timed       |            3 |      0 | FDRE LUT2 SRLC32E LUT3 FDRE        | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          19 |          0 |          0 | FDRE/C                    | FDRE/R                  | en_adv_trigger_reg/C             | u_wcnt_lcmp_q/R                                     |
| Path #64  |      10.000 |      4.495 | 1.182(27%)  | 3.313(73%) |     -0.026 | 5.475 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT6 LUT6 LUT6 FDCE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | in_normal_mode_reg/D                                |
| Path #65  |      10.000 |      4.009 | 0.966(25%)  | 3.043(75%) |     -0.034 | 5.493 | Safely Timed       |            3 |      0 | FDRE LUT2 SRLC32E LUT3 FDRE        | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          19 |          0 |          0 | FDRE/C                    | FDRE/R                  | en_adv_trigger_reg/C             | u_wcnt_hcmp_q/R                                     |
| Path #66  |      10.000 |      4.394 | 1.188(28%)  | 3.206(72%) |     -0.097 | 5.505 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_0_reg[5]/D                           |
| Path #67  |      10.000 |      4.144 | 0.940(23%)  | 3.204(77%) |     -0.092 | 5.524 | Safely Timed       |            2 |      0 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | xsdb_reg_reg[10]/CE                                 |
| Path #68  |      10.000 |      4.144 | 0.940(23%)  | 3.204(77%) |     -0.092 | 5.524 | Safely Timed       |            2 |      0 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | xsdb_reg_reg[11]/CE                                 |
| Path #69  |      10.000 |      4.144 | 0.940(23%)  | 3.204(77%) |     -0.092 | 5.524 | Safely Timed       |            2 |      0 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | xsdb_reg_reg[9]/CE                                  |
| Path #70  |      10.000 |      4.451 | 1.180(27%)  | 3.271(73%) |     -0.016 | 5.530 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | current_state_reg[3]/D                              |
| Path #71  |      10.000 |      4.350 | 1.056(25%)  | 3.294(75%) |     -0.027 | 5.544 | Safely Timed       |            3 |      0 | FDRE LUT2 LUT6 LUT5 SRL16E         | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | SRL16E/D                | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | multiple_read_latency.read_enable_out_reg[2]_srl3/D |
| Path #72  |      10.000 |      4.353 | 1.188(28%)  | 3.165(72%) |     -0.097 | 5.546 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_0_reg[9]/D                           |
| Path #73  |      10.000 |      4.152 | 0.940(23%)  | 3.212(77%) |     -0.090 | 5.554 | Safely Timed       |            2 |      0 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | xsdb_reg_reg[12]/CE                                 |
| Path #74  |      10.000 |      4.152 | 0.940(23%)  | 3.212(77%) |     -0.090 | 5.554 | Safely Timed       |            2 |      0 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | xsdb_reg_reg[14]/CE                                 |
| Path #75  |      10.000 |      3.762 | 0.920(25%)  | 2.842(75%) |      0.012 | 5.569 | Safely Timed       |            3 |      0 | FDRE LUT6 LUT4 LUT2 RAMB18E1       | sys_clk_pin       | sys_clk_pin     | None      | Input     |            0 |                0 |             0 |       0 |          22 |          0 |          0 | FDRE/C                    | RAMB18E1/ENARDEN        | ChanAddressReg_reg[0]/C          | memory_reg/ENARDEN                                  |
| Path #76  |      10.000 |      3.822 | 0.966(26%)  | 2.856(74%) |     -0.027 | 5.592 | Safely Timed       |            3 |      0 | FDRE LUT2 SRLC32E LUT3 FDRE        | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          19 |          0 |          0 | FDRE/C                    | FDRE/R                  | en_adv_trigger_reg/C             | iscnt_reg[5]/R                                      |
| Path #77  |      10.000 |      4.390 | 1.180(27%)  | 3.210(73%) |     -0.012 | 5.594 | Safely Timed       |            4 |      0 | FDRE LUT3 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[1]/D                           |
| Path #78  |      10.000 |      4.383 | 1.180(27%)  | 3.203(73%) |     -0.012 | 5.601 | Safely Timed       |            4 |      0 | FDRE LUT3 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[0]/D                           |
| Path #79  |      10.000 |      4.267 | 1.056(25%)  | 3.211(75%) |     -0.028 | 5.608 | Safely Timed       |            3 |      0 | FDRE LUT2 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | current_state_reg[5]/D                              |
| Path #80  |      10.000 |      4.287 | 1.188(28%)  | 3.099(72%) |     -0.098 | 5.611 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_0_reg[6]/D                           |
| Path #81  |      10.000 |      4.272 | 0.828(20%)  | 3.444(80%) |     -0.113 | 5.611 | Safely Timed       |            3 |      0 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          14 |          0 |          0 | FDRE/C                    | FDRE/D                  | addr_reg[6]/C                    | reg_do_reg[7]/D                                     |
| Path #82  |      10.000 |      4.261 | 0.828(20%)  | 3.433(80%) |     -0.115 | 5.621 | Safely Timed       |            3 |      0 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          14 |          0 |          0 | FDRE/C                    | FDRE/D                  | addr_reg[6]/C                    | reg_do_reg[6]/D                                     |
| Path #83  |      10.000 |      4.360 | 1.188(28%)  | 3.172(72%) |     -0.011 | 5.623 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_0_reg[8]/D                           |
| Path #84  |      10.000 |      4.276 | 0.856(21%)  | 3.420(79%) |     -0.110 | 5.626 | Safely Timed       |            3 |      0 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          45 |          0 |          0 | FDRE/C                    | FDRE/D                  | addr_reg[0]/C                    | reg_do_reg[5]/D                                     |
| Path #85  |      10.000 |      4.219 | 1.058(26%)  | 3.161(74%) |     -0.038 | 5.627 | Safely Timed       |            3 |      0 | FDRE LUT4 LUT6 LUT6 FDCE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          24 |          0 |          0 | FDRE/C                    | FDCE/D                  | timeout_reg/C                    | current_state_reg[1]/D                              |
| Path #86  |      10.000 |      4.275 | 0.952(23%)  | 3.323(77%) |     -0.093 | 5.629 | Safely Timed       |            4 |      0 | FDRE LUT4 LUT5 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          25 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[7]/C | current_state_reg[3]/D                              |
| Path #87  |      10.000 |      4.264 | 1.056(25%)  | 3.208(75%) |     -0.028 | 5.630 | Safely Timed       |            3 |      0 | FDRE LUT2 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | current_state_reg[6]/D                              |
| Path #88  |      10.000 |      4.249 | 0.828(20%)  | 3.421(80%) |     -0.113 | 5.635 | Safely Timed       |            3 |      0 | FDRE LUT6 LUT4 LUT5 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          14 |          0 |          0 | FDRE/C                    | FDRE/D                  | addr_reg[6]/C                    | reg_do_reg[8]/D                                     |
| Path #89  |      10.000 |      4.250 | 0.890(21%)  | 3.360(79%) |     -0.099 | 5.645 | Safely Timed       |            3 |      0 | FDRE LUT6 LUT6 LUT6 FDRE           | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         197 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[1]/C | slaveRegDo_mux_4_reg[13]/D                          |
| Path #90  |      10.000 |      4.078 | 1.088(27%)  | 2.990(73%) |     -0.032 | 5.650 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT4 LUT5 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          16 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[9]/C | xsdb_reg_reg[0]/CE                                  |
| Path #91  |      10.000 |      4.078 | 1.088(27%)  | 2.990(73%) |     -0.032 | 5.650 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT4 LUT5 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          16 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[9]/C | xsdb_reg_reg[1]/CE                                  |
| Path #92  |      10.000 |      4.078 | 1.088(27%)  | 2.990(73%) |     -0.032 | 5.650 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT4 LUT5 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          16 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[9]/C | xsdb_reg_reg[5]/CE                                  |
| Path #93  |      10.000 |      4.078 | 1.088(27%)  | 2.990(73%) |     -0.032 | 5.650 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT4 LUT5 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |          16 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[9]/C | xsdb_reg_reg[6]/CE                                  |
| Path #94  |      10.000 |      4.334 | 1.180(28%)  | 3.154(72%) |     -0.012 | 5.650 | Safely Timed       |            4 |      0 | FDRE LUT3 LUT6 LUT6 LUT4 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[2]/D                           |
| Path #95  |      10.000 |      4.321 | 0.952(23%)  | 3.369(77%) |     -0.022 | 5.651 | Safely Timed       |            4 |      0 | FDRE LUT6 LUT5 LUT6 LUT3 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | read_addr_reg[0]/D                                  |
| Path #96  |      10.000 |      4.325 | 1.180(28%)  | 3.145(72%) |     -0.016 | 5.653 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT6 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | current_state_reg[0]/D                              |
| Path #97  |      10.000 |      4.322 | 1.180(28%)  | 3.142(72%) |     -0.016 | 5.658 | Safely Timed       |            4 |      0 | FDRE LUT2 LUT6 LUT6 LUT4 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         112 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[3]/C | current_state_reg[1]/D                              |
| Path #98  |      10.000 |      4.003 | 0.940(24%)  | 3.063(76%) |     -0.093 | 5.664 | Safely Timed       |            2 |      0 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | xsdb_reg_reg[13]/CE                                 |
| Path #99  |      10.000 |      4.003 | 0.940(24%)  | 3.063(76%) |     -0.093 | 5.664 | Safely Timed       |            2 |      0 | FDRE LUT2 LUT6 FDRE                | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/CE                 | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | xsdb_reg_reg[15]/CE                                 |
| Path #100 |      10.000 |      4.227 | 1.180(28%)  | 3.047(72%) |     -0.100 | 5.669 | Safely Timed       |            4 |      0 | FDRE LUT3 LUT6 LUT6 LUT4 FDRE      | sys_clk_pin       | sys_clk_pin     | None      | None      |            0 |                0 |             0 |       0 |         123 |          0 |          0 | FDRE/C                    | FDRE/D                  | G_1PIPE_IFACE.s_daddr_r_reg[2]/C | slaveRegDo_mux_2_reg[4]/D                           |
+-----------+-------------+------------+-------------+------------+------------+-------+--------------------+--------------+--------+------------------------------------+-------------------+-----------------+-----------+-----------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+-------------------------+----------------------------------+-----------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+-----+----+---+
| End Point Clock | Requirement |  1  |  2  |  3  |  4  |  5 | 6 |
+-----------------+-------------+-----+-----+-----+-----+----+---+
| sys_clk_pin     | 10.000ns    | 259 | 345 | 238 | 142 | 14 | 2 |
+-----------------+-------------+-----+-----+-----+-----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+---------------------------------+------------------+---------------+---------------+------+--------+------+------+------+-----+-------+-----+
| Direction | Level | Congestion |              Window             |    Cell Names    | Combined LUTs | Avg LUT Input |  LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL |
+-----------+-------+------------+---------------------------------+------------------+---------------+---------------+------+--------+------+------+------+-----+-------+-----+
| North     |     0 |        39% | (CLBLL_R_X31Y69,CLBLL_R_X31Y69) | Stimulator(100%) |            0% |         0.250 | 12%  | NA     | 100% |   0% | NA   | NA  |    0% |  NA |
| East      |     0 |        40% | (CLBLL_R_X31Y61,CLBLL_R_X31Y61) | Stimulator(100%) |            0% |         0.750 | 12%  | NA     |  93% |   0% | NA   | NA  |    0% |  NA |
| South     |     0 |        39% | (CLBLM_L_X22Y68,CLBLM_L_X22Y68) | Stimulator(100%) |            0% |         5.250 | 100% | 0%     |  25% |   0% | NA   | NA  |    0% |  0% |
| West      |     0 |        40% | (CLBLL_L_X24Y78,CLBLL_L_X24Y78) | Stimulator(100%) |            0% |         3.125 | 62%  | NA     |  81% |   0% | NA   | NA  |    0% |  NA |
+-----------+-------+------------+---------------------------------+------------------+---------------+---------------+------+--------+------+------+------+-----+-------+-----+


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


