 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : xbar
Scenario(s): mode_norm.slow.RCmax mode_norm.worst_low.RCmax mode_norm.fast.RCmin
Version: P-2019.03-SP1
Date   : Thu Sep 12 22:02:38 2019
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: in[32] (input port clocked by clk)
  Endpoint: out_reg_320_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: mode_norm.slow.RCmax
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                     120.000    120.000 f                                          
  in[32] (in)                                                 7.108                          3.685    123.685 f    (49.46,20.83)                         
  in[32] (net)                   3        4.487                                              0.000    123.685 f    [1.53,4.49]                           
  U4215/B1 (AOI22_X1)                               0.000     7.108     0.000                0.738 *  124.423 f    (44.12,22.73)                         0.72
  U4215/ZN (AOI22_X1)                                         4.441                          3.318    127.741 r    (44.27,22.58)                         0.72
  n3533 (net)                    1        0.927                                              0.000    127.741 r    [0.07,0.93]                           
  U4243/A1 (NAND4_X1)                               0.000     4.441     0.000                0.034 *  127.775 r    (44.25,23.04)                         0.72
  U4243/ZN (NAND4_X1)                                        20.828                         10.033    137.808 f    (44.15,23.01)                         0.72
  N344 (net)                     1        4.075                                              0.000    137.808 f    [3.64,4.07]                           
  out_reg_320_/D (SDFFSNQ_X1)                       0.000    20.828     0.000                2.047 *  139.854 f    (46.26,49.44)                         0.72
  data arrival time                                                                                   139.854                                            

  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                         50.000     50.000                                            
  out_reg_320_/CLK (SDFFSNQ_X1)                                                              0.000     50.000 r                                          
  library hold time                                                                         13.869     63.869                                            
  data required time                                                                                   63.869                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   63.869                                            
  data arrival time                                                                                  -139.854                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          75.985                                            


  Startpoint: out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Scenario: mode_norm.slow.RCmax
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  out_reg_24_/CLK (SDFFSNQ_X1)                      0.000     0.000     0.000                0.000      0.000 r    (47.62,33.51)                         0.72
  out_reg_24_/Q (SDFFSNQ_X1)                                  4.760                         10.131     10.131 r    (49.41,33.50)                         0.72
  out[24] (net)                  1        2.551                                              0.000     10.131 r    [0.01,2.55]                           
  out[24] (out)                                     0.000     4.760     0.000                0.045 *   10.176 r    (49.46,33.50)                         
  data arrival time                                                                                    10.176                                            

  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                         50.000     50.000                                            
  output external delay                                                                   -120.000    -70.000                                            
  data required time                                                                                  -70.000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                  -70.000                                            
  data arrival time                                                                                   -10.176                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          80.176                                            


  Startpoint: in[35] (input port clocked by clk)
  Endpoint: out_reg_323_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: mode_norm.worst_low.RCmax
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                     120.000    120.000 f                                          
  in[35] (in)                                                 7.576                          4.533    124.533 f    (49.46,20.77)                         
  in[35] (net)                   3        4.276                                              0.000    124.533 f    [1.49,4.28]                           
  U4260/B1 (AOI22_X1)                               0.000     7.576     0.000                0.593 *  125.127 f    (45.19,22.52)                         0.72
  U4260/ZN (AOI22_X1)                                         3.934                          5.237    130.364 r    (45.34,22.37)                         0.72
  n3557 (net)                    1        0.949                                              0.000    130.364 r    [0.12,0.95]                           
  U4267/A1 (NAND4_X1)                               0.000     3.934     0.000                0.046 *  130.410 r    (45.37,23.13)                         0.72
  U4267/ZN (NAND4_X1)                                        17.242                          9.922    140.332 f    (45.27,23.10)                         0.72
  N347 (net)                     1        3.585                                              0.000    140.332 f    [3.20,3.59]                           
  out_reg_323_/D (SDFFSNQ_X1)                       0.000    17.242     0.000                1.622 *  141.954 f    (46.22,47.24)                         0.72
  data arrival time                                                                                   141.954                                            

  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                         50.000     50.000                                            
  out_reg_323_/CLK (SDFFSNQ_X1)                                                              0.000     50.000 r                                          
  library hold time                                                                         10.962     60.962                                            
  data required time                                                                                   60.962                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   60.962                                            
  data arrival time                                                                                  -141.954                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          80.992                                            


  Startpoint: out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Scenario: mode_norm.worst_low.RCmax
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  out_reg_24_/CLK (SDFFSNQ_X1)                      0.000     0.000     0.000                0.000      0.000 r    (47.62,33.51)                         0.72
  out_reg_24_/Q (SDFFSNQ_X1)                                  5.470                         13.359     13.359 r    (49.41,33.50)                         0.72
  out[24] (net)                  1        2.551                                              0.000     13.359 r    [0.01,2.55]                           
  out[24] (out)                                     0.000     5.470     0.000                0.045 *   13.403 r    (49.46,33.50)                         
  data arrival time                                                                                    13.403                                            

  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                         50.000     50.000                                            
  output external delay                                                                   -120.000    -70.000                                            
  data required time                                                                                  -70.000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                  -70.000                                            
  data arrival time                                                                                   -13.403                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          83.403                                            


  Startpoint: in[35] (input port clocked by clk)
  Endpoint: out_reg_323_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: mode_norm.fast.RCmin
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                     120.000    120.000 f                                          
  in[35] (in)                                                 6.420                          3.552    123.552 f    (49.46,20.77)                         
  in[35] (net)                   3        4.398                                              0.000    123.552 f    [1.33,4.40]                           
  U4260/B1 (AOI22_X1)                               0.000     6.420     0.000                0.538 *  124.089 f    (45.19,22.52)                         0.88
  U4260/ZN (AOI22_X1)                                         3.881                          3.604    127.693 r    (45.34,22.37)                         0.88
  n3557 (net)                    1        1.009                                              0.000    127.693 r    [0.10,1.01]                           
  U4267/A1 (NAND4_X1)                               0.000     3.881     0.000                0.038 *  127.732 r    (45.37,23.13)                         0.88
  U4267/ZN (NAND4_X1)                                        14.512                          7.518    135.250 f    (45.27,23.10)                         0.88
  N347 (net)                     1        3.284                                              0.000    135.250 f    [2.85,3.28]                           
  out_reg_323_/D (SDFFSNQ_X1)                       0.000    14.512     0.000                1.363 *  136.612 f    (46.22,47.24)                         0.88
  data arrival time                                                                                   136.612                                            

  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                         50.000     50.000                                            
  out_reg_323_/CLK (SDFFSNQ_X1)                                                              0.000     50.000 r                                          
  library hold time                                                                          9.860     59.860                                            
  data required time                                                                                   59.860                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   59.860                                            
  data arrival time                                                                                  -136.612                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          76.752                                            


  Startpoint: out_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out[24] (output port clocked by clk)
  Scenario: mode_norm.fast.RCmin
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  out_reg_24_/CLK (SDFFSNQ_X1)                      0.000     0.000     0.000                0.000      0.000 r    (47.62,33.51)                         0.88
  out_reg_24_/Q (SDFFSNQ_X1)                                  4.478                         10.305     10.305 r    (49.41,33.50)                         0.88
  out[24] (net)                  1        2.550                                              0.000     10.305 r    [0.00,2.55]                           
  out[24] (out)                                     0.000     4.478     0.000                0.015 *   10.320 r    (49.46,33.50)                         
  data arrival time                                                                                    10.320                                            

  clock clk (rise edge)                                                                      0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                         50.000     50.000                                            
  output external delay                                                                   -120.000    -70.000                                            
  data required time                                                                                  -70.000                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                  -70.000                                            
  data arrival time                                                                                   -10.320                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                          80.320                                            


1
