<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-pnx4008 › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-pnx4008/include/mach/irqs.h</span>
<span class="cm"> *</span>
<span class="cm"> * PNX4008 IRQ controller driver - header file</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Dmitry Chigirev &lt;source@mvista.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * 2005 (c) MontaVista Software, Inc. This file is licensed under</span>
<span class="cm"> * the terms of the GNU General Public License version 2. This program</span>
<span class="cm"> * is licensed &quot;as is&quot; without any warranty of any kind, whether express</span>
<span class="cm"> * or implied.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __PNX4008_IRQS_h__</span>
<span class="cp">#define __PNX4008_IRQS_h__</span>

<span class="cp">#define NR_IRQS         96</span>

<span class="cm">/*Manual: table 259, page 199*/</span>

<span class="cm">/*SUB2 Interrupt Routing (SIC2)*/</span>

<span class="cp">#define SIC2_BASE_INT   64</span>

<span class="cp">#define CLK_SWITCH_ARM_INT 95	</span><span class="cm">/*manual: Clkswitch ARM  */</span><span class="cp"></span>
<span class="cp">#define CLK_SWITCH_DSP_INT 94	</span><span class="cm">/*manual: ClkSwitch DSP  */</span><span class="cp"></span>
<span class="cp">#define CLK_SWITCH_AUD_INT 93	</span><span class="cm">/*manual: Clkswitch AUD  */</span><span class="cp"></span>
<span class="cp">#define GPI_06_INT         92</span>
<span class="cp">#define GPI_05_INT         91</span>
<span class="cp">#define GPI_04_INT         90</span>
<span class="cp">#define GPI_03_INT         89</span>
<span class="cp">#define GPI_02_INT         88</span>
<span class="cp">#define GPI_01_INT         87</span>
<span class="cp">#define GPI_00_INT         86</span>
<span class="cp">#define BT_CLKREQ_INT      85</span>
<span class="cp">#define SPI1_DATIN_INT     84</span>
<span class="cp">#define U5_RX_INT          83</span>
<span class="cp">#define SDIO_INT_N         82</span>
<span class="cp">#define CAM_HS_INT         81</span>
<span class="cp">#define CAM_VS_INT         80</span>
<span class="cp">#define GPI_07_INT         79</span>
<span class="cp">#define DISP_SYNC_INT      78</span>
<span class="cp">#define DSP_INT8           77</span>
<span class="cp">#define U7_HCTS_INT        76</span>
<span class="cp">#define GPI_10_INT         75</span>
<span class="cp">#define GPI_09_INT         74</span>
<span class="cp">#define GPI_08_INT         73</span>
<span class="cp">#define DSP_INT7           72</span>
<span class="cp">#define U2_HCTS_INT        71</span>
<span class="cp">#define SPI2_DATIN_INT     70</span>
<span class="cp">#define GPIO_05_INT        69</span>
<span class="cp">#define GPIO_04_INT        68</span>
<span class="cp">#define GPIO_03_INT        67</span>
<span class="cp">#define GPIO_02_INT        66</span>
<span class="cp">#define GPIO_01_INT        65</span>
<span class="cp">#define GPIO_00_INT        64</span>

<span class="cm">/*Manual: table 258, page 198*/</span>

<span class="cm">/*SUB1 Interrupt Routing (SIC1)*/</span>

<span class="cp">#define SIC1_BASE_INT   32</span>

<span class="cp">#define USB_I2C_INT        63</span>
<span class="cp">#define USB_DEV_HP_INT     62</span>
<span class="cp">#define USB_DEV_LP_INT     61</span>
<span class="cp">#define USB_DEV_DMA_INT    60</span>
<span class="cp">#define USB_HOST_INT       59</span>
<span class="cp">#define USB_OTG_ATX_INT_N  58</span>
<span class="cp">#define USB_OTG_TIMER_INT  57</span>
<span class="cp">#define SW_INT             56</span>
<span class="cp">#define SPI1_INT           55</span>
<span class="cp">#define KEY_IRQ            54</span>
<span class="cp">#define DSP_M_INT          53</span>
<span class="cp">#define RTC_INT            52</span>
<span class="cp">#define I2C_1_INT          51</span>
<span class="cp">#define I2C_2_INT          50</span>
<span class="cp">#define PLL1_LOCK_INT      49</span>
<span class="cp">#define PLL2_LOCK_INT      48</span>
<span class="cp">#define PLL3_LOCK_INT      47</span>
<span class="cp">#define PLL4_LOCK_INT      46</span>
<span class="cp">#define PLL5_LOCK_INT      45</span>
<span class="cp">#define SPI2_INT           44</span>
<span class="cp">#define DSP_INT1           43</span>
<span class="cp">#define DSP_INT2           42</span>
<span class="cp">#define DSP_TDM_INT2       41</span>
<span class="cp">#define TS_AUX_INT         40</span>
<span class="cp">#define TS_IRQ             39</span>
<span class="cp">#define TS_P_INT           38</span>
<span class="cp">#define UOUT1_TO_PAD_INT   37</span>
<span class="cp">#define GPI_11_INT         36</span>
<span class="cp">#define DSP_INT4           35</span>
<span class="cp">#define JTAG_COMM_RX_INT   34</span>
<span class="cp">#define JTAG_COMM_TX_INT   33</span>
<span class="cp">#define DSP_INT3           32</span>

<span class="cm">/*Manual: table 257, page 197*/</span>

<span class="cm">/*MAIN Interrupt Routing*/</span>

<span class="cp">#define MAIN_BASE_INT   0</span>

<span class="cp">#define SUB2_FIQ_N         31	</span><span class="cm">/*active low */</span><span class="cp"></span>
<span class="cp">#define SUB1_FIQ_N         30	</span><span class="cm">/*active low */</span><span class="cp"></span>
<span class="cp">#define JPEG_INT           29</span>
<span class="cp">#define DMA_INT            28</span>
<span class="cp">#define MSTIMER_INT        27</span>
<span class="cp">#define IIR1_INT           26</span>
<span class="cp">#define IIR2_INT           25</span>
<span class="cp">#define IIR7_INT           24</span>
<span class="cp">#define DSP_TDM_INT0       23</span>
<span class="cp">#define DSP_TDM_INT1       22</span>
<span class="cp">#define DSP_P_INT          21</span>
<span class="cp">#define DSP_INT0           20</span>
<span class="cp">#define DUM_INT            19</span>
<span class="cp">#define UOUT0_TO_PAD_INT   18</span>
<span class="cp">#define MP4_ENC_INT        17</span>
<span class="cp">#define MP4_DEC_INT        16</span>
<span class="cp">#define SD0_INT            15</span>
<span class="cp">#define MBX_INT            14</span>
<span class="cp">#define SD1_INT            13</span>
<span class="cp">#define MS_INT_N           12</span>
<span class="cp">#define FLASH_INT          11 </span><span class="cm">/*NAND*/</span><span class="cp"></span>
<span class="cp">#define IIR6_INT           10</span>
<span class="cp">#define IIR5_INT           9</span>
<span class="cp">#define IIR4_INT           8</span>
<span class="cp">#define IIR3_INT           7</span>
<span class="cp">#define WATCH_INT          6</span>
<span class="cp">#define HSTIMER_INT        5</span>
<span class="cp">#define ARCH_TIMER_IRQ     HSTIMER_INT</span>
<span class="cp">#define CAM_INT            4</span>
<span class="cp">#define PRNG_INT           3</span>
<span class="cp">#define CRYPTO_INT         2</span>
<span class="cp">#define SUB2_IRQ_N         1	</span><span class="cm">/*active low */</span><span class="cp"></span>
<span class="cp">#define SUB1_IRQ_N         0	</span><span class="cm">/*active low */</span><span class="cp"></span>

<span class="cp">#define PNX4008_IRQ_TYPES \</span>
<span class="cp">{                                           </span><span class="cm">/*IRQ #&#39;s: */</span><span class="cp">         \</span>
<span class="cp">IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/*  0, 1, 2, 3 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/*  4, 5, 6, 7 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/*  8, 9,10,11 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 12,13,14,15 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 16,17,18,19 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 20,21,22,23 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 24,25,26,27 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_LOW,  </span><span class="cm">/* 28,29,30,31 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 32,33,34,35 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_EDGE_FALLING, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 36,37,38,39 */</span><span class="cp">  \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 40,41,42,43 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 44,45,46,47 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_LOW,  </span><span class="cm">/* 48,49,50,51 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 52,53,54,55 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_LOW,  IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 56,57,58,59 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 60,61,62,63 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 64,65,66,67 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 68,69,70,71 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 72,73,74,75 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 76,77,78,79 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 80,81,82,83 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 84,85,86,87 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 88,89,90,91 */</span><span class="cp">     \</span>
<span class="cp">IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, IRQ_TYPE_LEVEL_HIGH, </span><span class="cm">/* 92,93,94,95 */</span><span class="cp">     \</span>
<span class="cp">}</span>

<span class="cm">/* Start Enable Pin Interrupts - table 58 page 66 */</span>

<span class="cp">#define SE_PIN_BASE_INT   32</span>

<span class="cp">#define SE_U7_RX_INT            63</span>
<span class="cp">#define SE_U7_HCTS_INT          62</span>
<span class="cp">#define SE_BT_CLKREQ_INT        61</span>
<span class="cp">#define SE_U6_IRRX_INT          60</span>
<span class="cm">/*59 unused*/</span>
<span class="cp">#define SE_U5_RX_INT            58</span>
<span class="cp">#define SE_GPI_11_INT           57</span>
<span class="cp">#define SE_U3_RX_INT            56</span>
<span class="cp">#define SE_U2_HCTS_INT          55</span>
<span class="cp">#define SE_U2_RX_INT            54</span>
<span class="cp">#define SE_U1_RX_INT            53</span>
<span class="cp">#define SE_DISP_SYNC_INT        52</span>
<span class="cm">/*51 unused*/</span>
<span class="cp">#define SE_SDIO_INT_N           50</span>
<span class="cp">#define SE_MSDIO_START_INT      49</span>
<span class="cp">#define SE_GPI_06_INT           48</span>
<span class="cp">#define SE_GPI_05_INT           47</span>
<span class="cp">#define SE_GPI_04_INT           46</span>
<span class="cp">#define SE_GPI_03_INT           45</span>
<span class="cp">#define SE_GPI_02_INT           44</span>
<span class="cp">#define SE_GPI_01_INT           43</span>
<span class="cp">#define SE_GPI_00_INT           42</span>
<span class="cp">#define SE_SYSCLKEN_PIN_INT     41</span>
<span class="cp">#define SE_SPI1_DATAIN_INT      40</span>
<span class="cp">#define SE_GPI_07_INT           39</span>
<span class="cp">#define SE_SPI2_DATAIN_INT      38</span>
<span class="cp">#define SE_GPI_10_INT           37</span>
<span class="cp">#define SE_GPI_09_INT           36</span>
<span class="cp">#define SE_GPI_08_INT           35</span>
<span class="cm">/*34-32 unused*/</span>

<span class="cm">/* Start Enable Internal Interrupts - table 57 page 65 */</span>

<span class="cp">#define SE_INT_BASE_INT   0</span>

<span class="cp">#define SE_TS_IRQ               31</span>
<span class="cp">#define SE_TS_P_INT             30</span>
<span class="cp">#define SE_TS_AUX_INT           29</span>
<span class="cm">/*27-28 unused*/</span>
<span class="cp">#define SE_USB_AHB_NEED_CLK_INT 26</span>
<span class="cp">#define SE_MSTIMER_INT          25</span>
<span class="cp">#define SE_RTC_INT              24</span>
<span class="cp">#define SE_USB_NEED_CLK_INT     23</span>
<span class="cp">#define SE_USB_INT              22</span>
<span class="cp">#define SE_USB_I2C_INT          21</span>
<span class="cp">#define SE_USB_OTG_TIMER_INT    20</span>

<span class="cp">#endif </span><span class="cm">/* __PNX4008_IRQS_h__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
