
---------- Begin Simulation Statistics ----------
final_tick                                80355144500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 670988                       # Number of bytes of host memory used
host_op_rate                                   200332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   500.15                       # Real time elapsed on the host
host_tick_rate                              160661605                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080355                       # Number of seconds simulated
sim_ticks                                 80355144500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.607103                       # CPI: cycles per instruction
system.cpu.discardedOps                        189279                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        28262289                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.622238                       # IPC: instructions per cycle
system.cpu.numCycles                        160710289                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132448000                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       462518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          288                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       927335                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            288                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485582                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735345                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103732                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101766                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906547                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65366                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             685                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              396                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51551382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51551382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51551892                       # number of overall hits
system.cpu.dcache.overall_hits::total        51551892                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       516711                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         516711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       524620                       # number of overall misses
system.cpu.dcache.overall_misses::total        524620                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  19933704500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19933704500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  19933704500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19933704500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068093                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068093                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076512                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010074                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010074                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38578.053303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38578.053303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37996.463154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37996.463154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       208895                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.833954                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       405893                       # number of writebacks
system.cpu.dcache.writebacks::total            405893                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62453                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62453                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       454258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       454258                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       462163                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462163                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17841950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17841950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18528749499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18528749499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008724                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39277.128856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39277.128856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40091.373604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40091.373604                       # average overall mshr miss latency
system.cpu.dcache.replacements                 460115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40888425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40888425                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       230586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        230586                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5881037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5881037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119011                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005608                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25504.744434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25504.744434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       229931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       229931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5625101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5625101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005592                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24464.302334                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24464.302334                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10662957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10662957                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       286125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       286125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14052667500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14052667500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026132                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49113.735256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49113.735256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       224327                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       224327                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12216848500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12216848500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 54460.000357                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54460.000357                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    686799499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    686799499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86881.657052                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86881.657052                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2011.105492                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52014131                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.544992                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2011.105492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          717                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1666912979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1666912979                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685267                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474568                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024628                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10274696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10274696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10274696                       # number of overall hits
system.cpu.icache.overall_hits::total        10274696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2656                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2656                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2656                       # number of overall misses
system.cpu.icache.overall_misses::total          2656                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     83988500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83988500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83988500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83988500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10277352                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10277352                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10277352                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10277352                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000258                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000258                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000258                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000258                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31622.176205                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31622.176205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31622.176205                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31622.176205                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2401                       # number of writebacks
system.cpu.icache.writebacks::total              2401                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2656                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2656                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2656                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2656                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     81332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     81332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     81332500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     81332500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000258                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000258                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30622.176205                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30622.176205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30622.176205                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30622.176205                       # average overall mshr miss latency
system.cpu.icache.replacements                   2401                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10274696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10274696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2656                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2656                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83988500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83988500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10277352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10277352                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000258                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31622.176205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31622.176205                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2656                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     81332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     81332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000258                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30622.176205                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30622.176205                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           209.170150                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10277352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2656                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3869.484940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   209.170150                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.817071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.817071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280008                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280008                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80355144500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               282874                       # number of demand (read+write) hits
system.l2.demand_hits::total                   284814                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1940                       # number of overall hits
system.l2.overall_hits::.cpu.data              282874                       # number of overall hits
system.l2.overall_hits::total                  284814                       # number of overall hits
system.l2.demand_misses::.cpu.inst                716                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179289                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180005                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               716                       # number of overall misses
system.l2.overall_misses::.cpu.data            179289                       # number of overall misses
system.l2.overall_misses::total                180005                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14864213500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14920943000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56729500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14864213500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14920943000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           462163                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               464819                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          462163                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              464819                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.269578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.387935                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.387258                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.269578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.387935                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.387258                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79231.145251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82906.444344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82891.825227                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79231.145251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82906.444344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82891.825227                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68608                       # number of writebacks
system.l2.writebacks::total                     68608                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           716                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179999                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          716                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179999                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49569500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13071006000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13120575500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49569500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13071006000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13120575500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.269578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.387922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.387245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.269578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.387922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.387245                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69231.145251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72907.113335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72892.491069                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69231.145251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72907.113335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72892.491069                       # average overall mshr miss latency
system.l2.replacements                         114638                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       405893                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           405893                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       405893                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       405893                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2175                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2175                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2175                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2175                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             96690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127637                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10864516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10864516000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        224327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            224327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.568977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.568977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85120.427462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85120.427462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9588146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9588146000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.568977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.568977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75120.427462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75120.427462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56729500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56729500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.269578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.269578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79231.145251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79231.145251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          716                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49569500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49569500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.269578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.269578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69231.145251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69231.145251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        186184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            186184                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3999697500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3999697500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       237836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        237836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.217175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.217175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77435.481685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77435.481685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51646                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3482860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3482860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.217150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.217150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67437.168416                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67437.168416                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63111.237380                       # Cycle average of tags in use
system.l2.tags.total_refs                      927062                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.145371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      91.472315                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       168.489429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62851.275635                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963001                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59717                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29846350                       # Number of tag accesses
system.l2.tags.data_accesses                 29846350                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     68608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002910458500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4122                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4122                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              442142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179999                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68608                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179999                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68608                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179999                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68608                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4122                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.638525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.282105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     90.777166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3872     93.93%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          249      6.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4122                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.637797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.611700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2819     68.39%     68.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.41%     68.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1249     30.30%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.85%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4122                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11519936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4390912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    143.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   74641767000                       # Total gap between requests
system.mem_ctrls.avgGap                     300240.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        45824                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11474112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4389184                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 570268.403910343302                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 142792500.360695630312                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 54622314.816445879638                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          716                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       179283                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        68608                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20236250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5680009250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1772204754250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28262.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31681.81                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25830876.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        45824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11474112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11519936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        45824                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4390912                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4390912                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          716                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       179283                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         179999                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        68608                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         68608                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       570268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    142792500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        143362769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       570268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       570268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     54643819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        54643819                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     54643819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       570268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    142792500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       198006588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               179999                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               68581                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11357                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11015                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11278                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11269                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11191                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11149                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4381                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4225                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2325264250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             899995000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5700245500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12918.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31668.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              131287                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              50728                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.94                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        66565                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   239.001277                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   133.827817                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.451076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        38740     58.20%     58.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8816     13.24%     71.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1866      2.80%     74.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1539      2.31%     76.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8291     12.46%     89.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1577      2.37%     91.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          447      0.67%     92.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          409      0.61%     92.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4880      7.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        66565                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11519936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4389184                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              143.362769                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               54.622315                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       241738980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       128487315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      644949060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     181614240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6343084800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19000748790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14855745120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41396368305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.167617                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38428544250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2683200000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39243400250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       233535120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       124126860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      640243800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     176378580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6343084800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18521439210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15259374240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41298182610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.945720                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39481597250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2683200000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38190347250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52362                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68608                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45742                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127637                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127637                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52362                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       474348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 474348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15910848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15910848                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179999                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179999    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179999                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           602075500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          967757250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            240492                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       474501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2401                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           224327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          224327                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2656                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       237836                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7713                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1384441                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1392154                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       323648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     55555584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               55879232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          114638                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4390912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           579457                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030989                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 578900     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    557      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             579457                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80355144500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          871961500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3984499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         693248492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
