
jank_heaven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038e4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080039a4  080039a4  000139a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039d4  080039d4  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080039d4  080039d4  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039d4  080039d4  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039d4  080039d4  000139d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039d8  080039d8  000139d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  080039dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  2000001c  080039f8  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  080039f8  000201a4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a7fd  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c96  00000000  00000000  0002a884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bd8  00000000  00000000  0002c520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000093c  00000000  00000000  0002d0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018011  00000000  00000000  0002da34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc59  00000000  00000000  00045a45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c04a  00000000  00000000  0005369e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002ac8  00000000  00000000  000df6e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e21b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000001c 	.word	0x2000001c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800398c 	.word	0x0800398c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000020 	.word	0x20000020
 8000104:	0800398c 	.word	0x0800398c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fe30 	bl	8000e88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f82c 	bl	8000284 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 fab6 	bl	800079c <MX_GPIO_Init>
  MX_SPI1_Init();
 8000230:	f000 f888 	bl	8000344 <MX_SPI1_Init>
  MX_TIM2_Init();
 8000234:	f000 f996 	bl	8000564 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000238:	f000 fa12 	bl	8000660 <MX_TIM3_Init>
  MX_TIM1_Init();
 800023c:	f000 f8bc 	bl	80003b8 <MX_TIM1_Init>
  MX_CRC_Init();
 8000240:	f000 f860 	bl	8000304 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
	EnablePWMOutput(&htim1);
 8000244:	4b09      	ldr	r3, [pc, #36]	; (800026c <main+0x4c>)
 8000246:	0018      	movs	r0, r3
 8000248:	f000 faf0 	bl	800082c <EnablePWMOutput>
	EnablePWMOutput(&htim2);
 800024c:	4b08      	ldr	r3, [pc, #32]	; (8000270 <main+0x50>)
 800024e:	0018      	movs	r0, r3
 8000250:	f000 faec 	bl	800082c <EnablePWMOutput>
	EnablePWMOutput(&htim3);
 8000254:	4b07      	ldr	r3, [pc, #28]	; (8000274 <main+0x54>)
 8000256:	0018      	movs	r0, r3
 8000258:	f000 fae8 	bl	800082c <EnablePWMOutput>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_SPI_TransmitReceive_IT(&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, SPI_BUFFER_SIZE);
 800025c:	4a06      	ldr	r2, [pc, #24]	; (8000278 <main+0x58>)
 800025e:	4907      	ldr	r1, [pc, #28]	; (800027c <main+0x5c>)
 8000260:	4807      	ldr	r0, [pc, #28]	; (8000280 <main+0x60>)
 8000262:	230d      	movs	r3, #13
 8000264:	f002 f806 	bl	8002274 <HAL_SPI_TransmitReceive_IT>
	for (;;) {
		__asm("NOP");
 8000268:	46c0      	nop			; (mov r8, r8)
 800026a:	e7fd      	b.n	8000268 <main+0x48>
 800026c:	200000b8 	.word	0x200000b8
 8000270:	20000100 	.word	0x20000100
 8000274:	20000148 	.word	0x20000148
 8000278:	20000000 	.word	0x20000000
 800027c:	20000190 	.word	0x20000190
 8000280:	20000054 	.word	0x20000054

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b590      	push	{r4, r7, lr}
 8000286:	b093      	sub	sp, #76	; 0x4c
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	2414      	movs	r4, #20
 800028c:	193b      	adds	r3, r7, r4
 800028e:	0018      	movs	r0, r3
 8000290:	2334      	movs	r3, #52	; 0x34
 8000292:	001a      	movs	r2, r3
 8000294:	2100      	movs	r1, #0
 8000296:	f003 fb43 	bl	8003920 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	0018      	movs	r0, r3
 800029e:	2310      	movs	r3, #16
 80002a0:	001a      	movs	r2, r3
 80002a2:	2100      	movs	r1, #0
 80002a4:	f003 fb3c 	bl	8003920 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a8:	0021      	movs	r1, r4
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2202      	movs	r2, #2
 80002ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b0:	187b      	adds	r3, r7, r1
 80002b2:	2201      	movs	r2, #1
 80002b4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2210      	movs	r2, #16
 80002ba:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002bc:	187b      	adds	r3, r7, r1
 80002be:	2200      	movs	r2, #0
 80002c0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c2:	187b      	adds	r3, r7, r1
 80002c4:	0018      	movs	r0, r3
 80002c6:	f001 fa4b 	bl	8001760 <HAL_RCC_OscConfig>
 80002ca:	1e03      	subs	r3, r0, #0
 80002cc:	d001      	beq.n	80002d2 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80002ce:	f000 fbe7 	bl	8000aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2207      	movs	r2, #7
 80002d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002d8:	1d3b      	adds	r3, r7, #4
 80002da:	2200      	movs	r2, #0
 80002dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002de:	1d3b      	adds	r3, r7, #4
 80002e0:	2200      	movs	r2, #0
 80002e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e4:	1d3b      	adds	r3, r7, #4
 80002e6:	2200      	movs	r2, #0
 80002e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	2100      	movs	r1, #0
 80002ee:	0018      	movs	r0, r3
 80002f0:	f001 fdbc 	bl	8001e6c <HAL_RCC_ClockConfig>
 80002f4:	1e03      	subs	r3, r0, #0
 80002f6:	d001      	beq.n	80002fc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002f8:	f000 fbd2 	bl	8000aa0 <Error_Handler>
  }
}
 80002fc:	46c0      	nop			; (mov r8, r8)
 80002fe:	46bd      	mov	sp, r7
 8000300:	b013      	add	sp, #76	; 0x4c
 8000302:	bd90      	pop	{r4, r7, pc}

08000304 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000308:	4b0c      	ldr	r3, [pc, #48]	; (800033c <MX_CRC_Init+0x38>)
 800030a:	4a0d      	ldr	r2, [pc, #52]	; (8000340 <MX_CRC_Init+0x3c>)
 800030c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800030e:	4b0b      	ldr	r3, [pc, #44]	; (800033c <MX_CRC_Init+0x38>)
 8000310:	2200      	movs	r2, #0
 8000312:	711a      	strb	r2, [r3, #4]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000314:	4b09      	ldr	r3, [pc, #36]	; (800033c <MX_CRC_Init+0x38>)
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800031a:	4b08      	ldr	r3, [pc, #32]	; (800033c <MX_CRC_Init+0x38>)
 800031c:	2200      	movs	r2, #0
 800031e:	611a      	str	r2, [r3, #16]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_WORDS;
 8000320:	4b06      	ldr	r3, [pc, #24]	; (800033c <MX_CRC_Init+0x38>)
 8000322:	2203      	movs	r2, #3
 8000324:	619a      	str	r2, [r3, #24]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000326:	4b05      	ldr	r3, [pc, #20]	; (800033c <MX_CRC_Init+0x38>)
 8000328:	0018      	movs	r0, r3
 800032a:	f000 feef 	bl	800110c <HAL_CRC_Init>
 800032e:	1e03      	subs	r3, r0, #0
 8000330:	d001      	beq.n	8000336 <MX_CRC_Init+0x32>
  {
    Error_Handler();
 8000332:	f000 fbb5 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000336:	46c0      	nop			; (mov r8, r8)
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	20000038 	.word	0x20000038
 8000340:	40023000 	.word	0x40023000

08000344 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000348:	4b19      	ldr	r3, [pc, #100]	; (80003b0 <MX_SPI1_Init+0x6c>)
 800034a:	4a1a      	ldr	r2, [pc, #104]	; (80003b4 <MX_SPI1_Init+0x70>)
 800034c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 800034e:	4b18      	ldr	r3, [pc, #96]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000350:	2200      	movs	r2, #0
 8000352:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000354:	4b16      	ldr	r3, [pc, #88]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800035a:	4b15      	ldr	r3, [pc, #84]	; (80003b0 <MX_SPI1_Init+0x6c>)
 800035c:	22e0      	movs	r2, #224	; 0xe0
 800035e:	00d2      	lsls	r2, r2, #3
 8000360:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000362:	4b13      	ldr	r3, [pc, #76]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000364:	2200      	movs	r2, #0
 8000366:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000368:	4b11      	ldr	r3, [pc, #68]	; (80003b0 <MX_SPI1_Init+0x6c>)
 800036a:	2200      	movs	r2, #0
 800036c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800036e:	4b10      	ldr	r3, [pc, #64]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000370:	2280      	movs	r2, #128	; 0x80
 8000372:	0092      	lsls	r2, r2, #2
 8000374:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000376:	4b0e      	ldr	r3, [pc, #56]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000378:	2200      	movs	r2, #0
 800037a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800037c:	4b0c      	ldr	r3, [pc, #48]	; (80003b0 <MX_SPI1_Init+0x6c>)
 800037e:	2200      	movs	r2, #0
 8000380:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000382:	4b0b      	ldr	r3, [pc, #44]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000384:	2200      	movs	r2, #0
 8000386:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000388:	4b09      	ldr	r3, [pc, #36]	; (80003b0 <MX_SPI1_Init+0x6c>)
 800038a:	2207      	movs	r2, #7
 800038c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800038e:	4b08      	ldr	r3, [pc, #32]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000390:	2200      	movs	r2, #0
 8000392:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <MX_SPI1_Init+0x6c>)
 8000396:	2200      	movs	r2, #0
 8000398:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800039a:	4b05      	ldr	r3, [pc, #20]	; (80003b0 <MX_SPI1_Init+0x6c>)
 800039c:	0018      	movs	r0, r3
 800039e:	f001 feb1 	bl	8002104 <HAL_SPI_Init>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d001      	beq.n	80003aa <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 80003a6:	f000 fb7b 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80003aa:	46c0      	nop			; (mov r8, r8)
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	20000054 	.word	0x20000054
 80003b4:	40013000 	.word	0x40013000

080003b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b096      	sub	sp, #88	; 0x58
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003be:	2348      	movs	r3, #72	; 0x48
 80003c0:	18fb      	adds	r3, r7, r3
 80003c2:	0018      	movs	r0, r3
 80003c4:	2310      	movs	r3, #16
 80003c6:	001a      	movs	r2, r3
 80003c8:	2100      	movs	r1, #0
 80003ca:	f003 faa9 	bl	8003920 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ce:	2340      	movs	r3, #64	; 0x40
 80003d0:	18fb      	adds	r3, r7, r3
 80003d2:	0018      	movs	r0, r3
 80003d4:	2308      	movs	r3, #8
 80003d6:	001a      	movs	r2, r3
 80003d8:	2100      	movs	r1, #0
 80003da:	f003 faa1 	bl	8003920 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003de:	2324      	movs	r3, #36	; 0x24
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	0018      	movs	r0, r3
 80003e4:	231c      	movs	r3, #28
 80003e6:	001a      	movs	r2, r3
 80003e8:	2100      	movs	r1, #0
 80003ea:	f003 fa99 	bl	8003920 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80003ee:	1d3b      	adds	r3, r7, #4
 80003f0:	0018      	movs	r0, r3
 80003f2:	2320      	movs	r3, #32
 80003f4:	001a      	movs	r2, r3
 80003f6:	2100      	movs	r1, #0
 80003f8:	f003 fa92 	bl	8003920 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80003fc:	4b57      	ldr	r3, [pc, #348]	; (800055c <MX_TIM1_Init+0x1a4>)
 80003fe:	4a58      	ldr	r2, [pc, #352]	; (8000560 <MX_TIM1_Init+0x1a8>)
 8000400:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 32-1;
 8000402:	4b56      	ldr	r3, [pc, #344]	; (800055c <MX_TIM1_Init+0x1a4>)
 8000404:	221f      	movs	r2, #31
 8000406:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000408:	4b54      	ldr	r3, [pc, #336]	; (800055c <MX_TIM1_Init+0x1a4>)
 800040a:	2200      	movs	r2, #0
 800040c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 800040e:	4b53      	ldr	r3, [pc, #332]	; (800055c <MX_TIM1_Init+0x1a4>)
 8000410:	22f4      	movs	r2, #244	; 0xf4
 8000412:	32ff      	adds	r2, #255	; 0xff
 8000414:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000416:	4b51      	ldr	r3, [pc, #324]	; (800055c <MX_TIM1_Init+0x1a4>)
 8000418:	2200      	movs	r2, #0
 800041a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800041c:	4b4f      	ldr	r3, [pc, #316]	; (800055c <MX_TIM1_Init+0x1a4>)
 800041e:	2200      	movs	r2, #0
 8000420:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000422:	4b4e      	ldr	r3, [pc, #312]	; (800055c <MX_TIM1_Init+0x1a4>)
 8000424:	2200      	movs	r2, #0
 8000426:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000428:	4b4c      	ldr	r3, [pc, #304]	; (800055c <MX_TIM1_Init+0x1a4>)
 800042a:	0018      	movs	r0, r3
 800042c:	f002 fbc8 	bl	8002bc0 <HAL_TIM_Base_Init>
 8000430:	1e03      	subs	r3, r0, #0
 8000432:	d001      	beq.n	8000438 <MX_TIM1_Init+0x80>
  {
    Error_Handler();
 8000434:	f000 fb34 	bl	8000aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000438:	2148      	movs	r1, #72	; 0x48
 800043a:	187b      	adds	r3, r7, r1
 800043c:	2280      	movs	r2, #128	; 0x80
 800043e:	0152      	lsls	r2, r2, #5
 8000440:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000442:	187a      	adds	r2, r7, r1
 8000444:	4b45      	ldr	r3, [pc, #276]	; (800055c <MX_TIM1_Init+0x1a4>)
 8000446:	0011      	movs	r1, r2
 8000448:	0018      	movs	r0, r3
 800044a:	f002 fdcb 	bl	8002fe4 <HAL_TIM_ConfigClockSource>
 800044e:	1e03      	subs	r3, r0, #0
 8000450:	d001      	beq.n	8000456 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000452:	f000 fb25 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000456:	4b41      	ldr	r3, [pc, #260]	; (800055c <MX_TIM1_Init+0x1a4>)
 8000458:	0018      	movs	r0, r3
 800045a:	f002 fc01 	bl	8002c60 <HAL_TIM_PWM_Init>
 800045e:	1e03      	subs	r3, r0, #0
 8000460:	d001      	beq.n	8000466 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 8000462:	f000 fb1d 	bl	8000aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000466:	2140      	movs	r1, #64	; 0x40
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800046e:	187b      	adds	r3, r7, r1
 8000470:	2200      	movs	r2, #0
 8000472:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000474:	187a      	adds	r2, r7, r1
 8000476:	4b39      	ldr	r3, [pc, #228]	; (800055c <MX_TIM1_Init+0x1a4>)
 8000478:	0011      	movs	r1, r2
 800047a:	0018      	movs	r0, r3
 800047c:	f003 f99a 	bl	80037b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000480:	1e03      	subs	r3, r0, #0
 8000482:	d001      	beq.n	8000488 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8000484:	f000 fb0c 	bl	8000aa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000488:	2124      	movs	r1, #36	; 0x24
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2260      	movs	r2, #96	; 0x60
 800048e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2200      	movs	r2, #0
 8000494:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000496:	187b      	adds	r3, r7, r1
 8000498:	2200      	movs	r2, #0
 800049a:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800049c:	187b      	adds	r3, r7, r1
 800049e:	2200      	movs	r2, #0
 80004a0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004a2:	187b      	adds	r3, r7, r1
 80004a4:	2200      	movs	r2, #0
 80004a6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2200      	movs	r2, #0
 80004ac:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2200      	movs	r2, #0
 80004b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004b4:	1879      	adds	r1, r7, r1
 80004b6:	4b29      	ldr	r3, [pc, #164]	; (800055c <MX_TIM1_Init+0x1a4>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	0018      	movs	r0, r3
 80004bc:	f002 fccc 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 80004c0:	1e03      	subs	r3, r0, #0
 80004c2:	d001      	beq.n	80004c8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80004c4:	f000 faec 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004c8:	2324      	movs	r3, #36	; 0x24
 80004ca:	18f9      	adds	r1, r7, r3
 80004cc:	4b23      	ldr	r3, [pc, #140]	; (800055c <MX_TIM1_Init+0x1a4>)
 80004ce:	2204      	movs	r2, #4
 80004d0:	0018      	movs	r0, r3
 80004d2:	f002 fcc1 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 80004d6:	1e03      	subs	r3, r0, #0
 80004d8:	d001      	beq.n	80004de <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80004da:	f000 fae1 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004de:	2324      	movs	r3, #36	; 0x24
 80004e0:	18f9      	adds	r1, r7, r3
 80004e2:	4b1e      	ldr	r3, [pc, #120]	; (800055c <MX_TIM1_Init+0x1a4>)
 80004e4:	2208      	movs	r2, #8
 80004e6:	0018      	movs	r0, r3
 80004e8:	f002 fcb6 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 80004ec:	1e03      	subs	r3, r0, #0
 80004ee:	d001      	beq.n	80004f4 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 80004f0:	f000 fad6 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80004f4:	2324      	movs	r3, #36	; 0x24
 80004f6:	18f9      	adds	r1, r7, r3
 80004f8:	4b18      	ldr	r3, [pc, #96]	; (800055c <MX_TIM1_Init+0x1a4>)
 80004fa:	220c      	movs	r2, #12
 80004fc:	0018      	movs	r0, r3
 80004fe:	f002 fcab 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 8000502:	1e03      	subs	r3, r0, #0
 8000504:	d001      	beq.n	800050a <MX_TIM1_Init+0x152>
  {
    Error_Handler();
 8000506:	f000 facb 	bl	8000aa0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800050a:	1d3b      	adds	r3, r7, #4
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2200      	movs	r2, #0
 8000514:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	2200      	movs	r2, #0
 800051a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800051c:	1d3b      	adds	r3, r7, #4
 800051e:	2200      	movs	r2, #0
 8000520:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000522:	1d3b      	adds	r3, r7, #4
 8000524:	2200      	movs	r2, #0
 8000526:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	2280      	movs	r2, #128	; 0x80
 800052c:	0192      	lsls	r2, r2, #6
 800052e:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000530:	1d3b      	adds	r3, r7, #4
 8000532:	2200      	movs	r2, #0
 8000534:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000536:	1d3a      	adds	r2, r7, #4
 8000538:	4b08      	ldr	r3, [pc, #32]	; (800055c <MX_TIM1_Init+0x1a4>)
 800053a:	0011      	movs	r1, r2
 800053c:	0018      	movs	r0, r3
 800053e:	f003 f991 	bl	8003864 <HAL_TIMEx_ConfigBreakDeadTime>
 8000542:	1e03      	subs	r3, r0, #0
 8000544:	d001      	beq.n	800054a <MX_TIM1_Init+0x192>
  {
    Error_Handler();
 8000546:	f000 faab 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800054a:	4b04      	ldr	r3, [pc, #16]	; (800055c <MX_TIM1_Init+0x1a4>)
 800054c:	0018      	movs	r0, r3
 800054e:	f000 fb93 	bl	8000c78 <HAL_TIM_MspPostInit>

}
 8000552:	46c0      	nop			; (mov r8, r8)
 8000554:	46bd      	mov	sp, r7
 8000556:	b016      	add	sp, #88	; 0x58
 8000558:	bd80      	pop	{r7, pc}
 800055a:	46c0      	nop			; (mov r8, r8)
 800055c:	200000b8 	.word	0x200000b8
 8000560:	40012c00 	.word	0x40012c00

08000564 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b08a      	sub	sp, #40	; 0x28
 8000568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800056a:	2320      	movs	r3, #32
 800056c:	18fb      	adds	r3, r7, r3
 800056e:	0018      	movs	r0, r3
 8000570:	2308      	movs	r3, #8
 8000572:	001a      	movs	r2, r3
 8000574:	2100      	movs	r1, #0
 8000576:	f003 f9d3 	bl	8003920 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800057a:	1d3b      	adds	r3, r7, #4
 800057c:	0018      	movs	r0, r3
 800057e:	231c      	movs	r3, #28
 8000580:	001a      	movs	r2, r3
 8000582:	2100      	movs	r1, #0
 8000584:	f003 f9cc 	bl	8003920 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000588:	4b34      	ldr	r3, [pc, #208]	; (800065c <MX_TIM2_Init+0xf8>)
 800058a:	2280      	movs	r2, #128	; 0x80
 800058c:	05d2      	lsls	r2, r2, #23
 800058e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8000590:	4b32      	ldr	r3, [pc, #200]	; (800065c <MX_TIM2_Init+0xf8>)
 8000592:	221f      	movs	r2, #31
 8000594:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000596:	4b31      	ldr	r3, [pc, #196]	; (800065c <MX_TIM2_Init+0xf8>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500-1;
 800059c:	4b2f      	ldr	r3, [pc, #188]	; (800065c <MX_TIM2_Init+0xf8>)
 800059e:	22f4      	movs	r2, #244	; 0xf4
 80005a0:	32ff      	adds	r2, #255	; 0xff
 80005a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005a4:	4b2d      	ldr	r3, [pc, #180]	; (800065c <MX_TIM2_Init+0xf8>)
 80005a6:	2200      	movs	r2, #0
 80005a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80005aa:	4b2c      	ldr	r3, [pc, #176]	; (800065c <MX_TIM2_Init+0xf8>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80005b0:	4b2a      	ldr	r3, [pc, #168]	; (800065c <MX_TIM2_Init+0xf8>)
 80005b2:	0018      	movs	r0, r3
 80005b4:	f002 fb54 	bl	8002c60 <HAL_TIM_PWM_Init>
 80005b8:	1e03      	subs	r3, r0, #0
 80005ba:	d001      	beq.n	80005c0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80005bc:	f000 fa70 	bl	8000aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005c0:	2120      	movs	r1, #32
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2200      	movs	r2, #0
 80005cc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80005ce:	187a      	adds	r2, r7, r1
 80005d0:	4b22      	ldr	r3, [pc, #136]	; (800065c <MX_TIM2_Init+0xf8>)
 80005d2:	0011      	movs	r1, r2
 80005d4:	0018      	movs	r0, r3
 80005d6:	f003 f8ed 	bl	80037b4 <HAL_TIMEx_MasterConfigSynchronization>
 80005da:	1e03      	subs	r3, r0, #0
 80005dc:	d001      	beq.n	80005e2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80005de:	f000 fa5f 	bl	8000aa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005e2:	1d3b      	adds	r3, r7, #4
 80005e4:	2260      	movs	r2, #96	; 0x60
 80005e6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 375;
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2278      	movs	r2, #120	; 0x78
 80005ec:	32ff      	adds	r2, #255	; 0xff
 80005ee:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	2200      	movs	r2, #0
 80005f4:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005f6:	1d3b      	adds	r3, r7, #4
 80005f8:	2200      	movs	r2, #0
 80005fa:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005fc:	1d39      	adds	r1, r7, #4
 80005fe:	4b17      	ldr	r3, [pc, #92]	; (800065c <MX_TIM2_Init+0xf8>)
 8000600:	2200      	movs	r2, #0
 8000602:	0018      	movs	r0, r3
 8000604:	f002 fc28 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 8000608:	1e03      	subs	r3, r0, #0
 800060a:	d001      	beq.n	8000610 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800060c:	f000 fa48 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000610:	1d39      	adds	r1, r7, #4
 8000612:	4b12      	ldr	r3, [pc, #72]	; (800065c <MX_TIM2_Init+0xf8>)
 8000614:	2204      	movs	r2, #4
 8000616:	0018      	movs	r0, r3
 8000618:	f002 fc1e 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <MX_TIM2_Init+0xc0>
  {
    Error_Handler();
 8000620:	f000 fa3e 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000624:	1d39      	adds	r1, r7, #4
 8000626:	4b0d      	ldr	r3, [pc, #52]	; (800065c <MX_TIM2_Init+0xf8>)
 8000628:	2208      	movs	r2, #8
 800062a:	0018      	movs	r0, r3
 800062c:	f002 fc14 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 8000630:	1e03      	subs	r3, r0, #0
 8000632:	d001      	beq.n	8000638 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8000634:	f000 fa34 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000638:	1d39      	adds	r1, r7, #4
 800063a:	4b08      	ldr	r3, [pc, #32]	; (800065c <MX_TIM2_Init+0xf8>)
 800063c:	220c      	movs	r2, #12
 800063e:	0018      	movs	r0, r3
 8000640:	f002 fc0a 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 8000644:	1e03      	subs	r3, r0, #0
 8000646:	d001      	beq.n	800064c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8000648:	f000 fa2a 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <MX_TIM2_Init+0xf8>)
 800064e:	0018      	movs	r0, r3
 8000650:	f000 fb12 	bl	8000c78 <HAL_TIM_MspPostInit>

}
 8000654:	46c0      	nop			; (mov r8, r8)
 8000656:	46bd      	mov	sp, r7
 8000658:	b00a      	add	sp, #40	; 0x28
 800065a:	bd80      	pop	{r7, pc}
 800065c:	20000100 	.word	0x20000100

08000660 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b08e      	sub	sp, #56	; 0x38
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000666:	2328      	movs	r3, #40	; 0x28
 8000668:	18fb      	adds	r3, r7, r3
 800066a:	0018      	movs	r0, r3
 800066c:	2310      	movs	r3, #16
 800066e:	001a      	movs	r2, r3
 8000670:	2100      	movs	r1, #0
 8000672:	f003 f955 	bl	8003920 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000676:	2320      	movs	r3, #32
 8000678:	18fb      	adds	r3, r7, r3
 800067a:	0018      	movs	r0, r3
 800067c:	2308      	movs	r3, #8
 800067e:	001a      	movs	r2, r3
 8000680:	2100      	movs	r1, #0
 8000682:	f003 f94d 	bl	8003920 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000686:	1d3b      	adds	r3, r7, #4
 8000688:	0018      	movs	r0, r3
 800068a:	231c      	movs	r3, #28
 800068c:	001a      	movs	r2, r3
 800068e:	2100      	movs	r1, #0
 8000690:	f003 f946 	bl	8003920 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000694:	4b3f      	ldr	r3, [pc, #252]	; (8000794 <MX_TIM3_Init+0x134>)
 8000696:	4a40      	ldr	r2, [pc, #256]	; (8000798 <MX_TIM3_Init+0x138>)
 8000698:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48-1;
 800069a:	4b3e      	ldr	r3, [pc, #248]	; (8000794 <MX_TIM3_Init+0x134>)
 800069c:	222f      	movs	r2, #47	; 0x2f
 800069e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006a0:	4b3c      	ldr	r3, [pc, #240]	; (8000794 <MX_TIM3_Init+0x134>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 80006a6:	4b3b      	ldr	r3, [pc, #236]	; (8000794 <MX_TIM3_Init+0x134>)
 80006a8:	22f4      	movs	r2, #244	; 0xf4
 80006aa:	32ff      	adds	r2, #255	; 0xff
 80006ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ae:	4b39      	ldr	r3, [pc, #228]	; (8000794 <MX_TIM3_Init+0x134>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006b4:	4b37      	ldr	r3, [pc, #220]	; (8000794 <MX_TIM3_Init+0x134>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80006ba:	4b36      	ldr	r3, [pc, #216]	; (8000794 <MX_TIM3_Init+0x134>)
 80006bc:	0018      	movs	r0, r3
 80006be:	f002 fa7f 	bl	8002bc0 <HAL_TIM_Base_Init>
 80006c2:	1e03      	subs	r3, r0, #0
 80006c4:	d001      	beq.n	80006ca <MX_TIM3_Init+0x6a>
  {
    Error_Handler();
 80006c6:	f000 f9eb 	bl	8000aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006ca:	2128      	movs	r1, #40	; 0x28
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	0152      	lsls	r2, r2, #5
 80006d2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80006d4:	187a      	adds	r2, r7, r1
 80006d6:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <MX_TIM3_Init+0x134>)
 80006d8:	0011      	movs	r1, r2
 80006da:	0018      	movs	r0, r3
 80006dc:	f002 fc82 	bl	8002fe4 <HAL_TIM_ConfigClockSource>
 80006e0:	1e03      	subs	r3, r0, #0
 80006e2:	d001      	beq.n	80006e8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 80006e4:	f000 f9dc 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80006e8:	4b2a      	ldr	r3, [pc, #168]	; (8000794 <MX_TIM3_Init+0x134>)
 80006ea:	0018      	movs	r0, r3
 80006ec:	f002 fab8 	bl	8002c60 <HAL_TIM_PWM_Init>
 80006f0:	1e03      	subs	r3, r0, #0
 80006f2:	d001      	beq.n	80006f8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80006f4:	f000 f9d4 	bl	8000aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006f8:	2120      	movs	r1, #32
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000706:	187a      	adds	r2, r7, r1
 8000708:	4b22      	ldr	r3, [pc, #136]	; (8000794 <MX_TIM3_Init+0x134>)
 800070a:	0011      	movs	r1, r2
 800070c:	0018      	movs	r0, r3
 800070e:	f003 f851 	bl	80037b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000712:	1e03      	subs	r3, r0, #0
 8000714:	d001      	beq.n	800071a <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000716:	f000 f9c3 	bl	8000aa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800071a:	1d3b      	adds	r3, r7, #4
 800071c:	2260      	movs	r2, #96	; 0x60
 800071e:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 375;
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	2278      	movs	r2, #120	; 0x78
 8000724:	32ff      	adds	r2, #255	; 0xff
 8000726:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2200      	movs	r2, #0
 8000732:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000734:	1d39      	adds	r1, r7, #4
 8000736:	4b17      	ldr	r3, [pc, #92]	; (8000794 <MX_TIM3_Init+0x134>)
 8000738:	2200      	movs	r2, #0
 800073a:	0018      	movs	r0, r3
 800073c:	f002 fb8c 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 8000740:	1e03      	subs	r3, r0, #0
 8000742:	d001      	beq.n	8000748 <MX_TIM3_Init+0xe8>
  {
    Error_Handler();
 8000744:	f000 f9ac 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000748:	1d39      	adds	r1, r7, #4
 800074a:	4b12      	ldr	r3, [pc, #72]	; (8000794 <MX_TIM3_Init+0x134>)
 800074c:	2204      	movs	r2, #4
 800074e:	0018      	movs	r0, r3
 8000750:	f002 fb82 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 8000754:	1e03      	subs	r3, r0, #0
 8000756:	d001      	beq.n	800075c <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 8000758:	f000 f9a2 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800075c:	1d39      	adds	r1, r7, #4
 800075e:	4b0d      	ldr	r3, [pc, #52]	; (8000794 <MX_TIM3_Init+0x134>)
 8000760:	2208      	movs	r2, #8
 8000762:	0018      	movs	r0, r3
 8000764:	f002 fb78 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM3_Init+0x110>
  {
    Error_Handler();
 800076c:	f000 f998 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000770:	1d39      	adds	r1, r7, #4
 8000772:	4b08      	ldr	r3, [pc, #32]	; (8000794 <MX_TIM3_Init+0x134>)
 8000774:	220c      	movs	r2, #12
 8000776:	0018      	movs	r0, r3
 8000778:	f002 fb6e 	bl	8002e58 <HAL_TIM_PWM_ConfigChannel>
 800077c:	1e03      	subs	r3, r0, #0
 800077e:	d001      	beq.n	8000784 <MX_TIM3_Init+0x124>
  {
    Error_Handler();
 8000780:	f000 f98e 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000784:	4b03      	ldr	r3, [pc, #12]	; (8000794 <MX_TIM3_Init+0x134>)
 8000786:	0018      	movs	r0, r3
 8000788:	f000 fa76 	bl	8000c78 <HAL_TIM_MspPostInit>

}
 800078c:	46c0      	nop			; (mov r8, r8)
 800078e:	46bd      	mov	sp, r7
 8000790:	b00e      	add	sp, #56	; 0x38
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000148 	.word	0x20000148
 8000798:	40000400 	.word	0x40000400

0800079c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b089      	sub	sp, #36	; 0x24
 80007a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a2:	240c      	movs	r4, #12
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	0018      	movs	r0, r3
 80007a8:	2314      	movs	r3, #20
 80007aa:	001a      	movs	r2, r3
 80007ac:	2100      	movs	r1, #0
 80007ae:	f003 f8b7 	bl	8003920 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b2:	4b1c      	ldr	r3, [pc, #112]	; (8000824 <MX_GPIO_Init+0x88>)
 80007b4:	695a      	ldr	r2, [r3, #20]
 80007b6:	4b1b      	ldr	r3, [pc, #108]	; (8000824 <MX_GPIO_Init+0x88>)
 80007b8:	2180      	movs	r1, #128	; 0x80
 80007ba:	0289      	lsls	r1, r1, #10
 80007bc:	430a      	orrs	r2, r1
 80007be:	615a      	str	r2, [r3, #20]
 80007c0:	4b18      	ldr	r3, [pc, #96]	; (8000824 <MX_GPIO_Init+0x88>)
 80007c2:	695a      	ldr	r2, [r3, #20]
 80007c4:	2380      	movs	r3, #128	; 0x80
 80007c6:	029b      	lsls	r3, r3, #10
 80007c8:	4013      	ands	r3, r2
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007ce:	4b15      	ldr	r3, [pc, #84]	; (8000824 <MX_GPIO_Init+0x88>)
 80007d0:	695a      	ldr	r2, [r3, #20]
 80007d2:	4b14      	ldr	r3, [pc, #80]	; (8000824 <MX_GPIO_Init+0x88>)
 80007d4:	2180      	movs	r1, #128	; 0x80
 80007d6:	02c9      	lsls	r1, r1, #11
 80007d8:	430a      	orrs	r2, r1
 80007da:	615a      	str	r2, [r3, #20]
 80007dc:	4b11      	ldr	r3, [pc, #68]	; (8000824 <MX_GPIO_Init+0x88>)
 80007de:	695a      	ldr	r2, [r3, #20]
 80007e0:	2380      	movs	r3, #128	; 0x80
 80007e2:	02db      	lsls	r3, r3, #11
 80007e4:	4013      	ands	r3, r2
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 80007ea:	4b0f      	ldr	r3, [pc, #60]	; (8000828 <MX_GPIO_Init+0x8c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	2140      	movs	r1, #64	; 0x40
 80007f0:	0018      	movs	r0, r3
 80007f2:	f000 ff97 	bl	8001724 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DEBUG_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 80007f6:	0021      	movs	r1, r4
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	2240      	movs	r2, #64	; 0x40
 80007fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fe:	187b      	adds	r3, r7, r1
 8000800:	2201      	movs	r2, #1
 8000802:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2200      	movs	r2, #0
 800080e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 8000810:	187b      	adds	r3, r7, r1
 8000812:	4a05      	ldr	r2, [pc, #20]	; (8000828 <MX_GPIO_Init+0x8c>)
 8000814:	0019      	movs	r1, r3
 8000816:	0010      	movs	r0, r2
 8000818:	f000 fe1c 	bl	8001454 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800081c:	46c0      	nop			; (mov r8, r8)
 800081e:	46bd      	mov	sp, r7
 8000820:	b009      	add	sp, #36	; 0x24
 8000822:	bd90      	pop	{r4, r7, pc}
 8000824:	40021000 	.word	0x40021000
 8000828:	48000400 	.word	0x48000400

0800082c <EnablePWMOutput>:

/* USER CODE BEGIN 4 */

void EnablePWMOutput(TIM_HandleTypeDef *_htim) {
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
	//  Set HAL Timer Channel Status
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_1);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2100      	movs	r1, #0
 8000838:	0018      	movs	r0, r3
 800083a:	f002 fa61 	bl	8002d00 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_2);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2104      	movs	r1, #4
 8000842:	0018      	movs	r0, r3
 8000844:	f002 fa5c 	bl	8002d00 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_3);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2108      	movs	r1, #8
 800084c:	0018      	movs	r0, r3
 800084e:	f002 fa57 	bl	8002d00 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(_htim, TIM_CHANNEL_4);
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	210c      	movs	r1, #12
 8000856:	0018      	movs	r0, r3
 8000858:	f002 fa52 	bl	8002d00 <HAL_TIM_PWM_Start>
}
 800085c:	46c0      	nop			; (mov r8, r8)
 800085e:	46bd      	mov	sp, r7
 8000860:	b002      	add	sp, #8
 8000862:	bd80      	pop	{r7, pc}

08000864 <CRC_compare>:
	uint16_t message_id;
	uint16_t crc;
} __attribute__((packed));

/* CRC INIT */
uint8_t CRC_compare(struct thrust_tools_message received_msg) {
 8000864:	b590      	push	{r4, r7, lr}
 8000866:	b095      	sub	sp, #84	; 0x54
 8000868:	af00      	add	r7, sp, #0
 800086a:	003c      	movs	r4, r7
 800086c:	6020      	str	r0, [r4, #0]
 800086e:	6061      	str	r1, [r4, #4]
 8000870:	60a2      	str	r2, [r4, #8]
 8000872:	60e3      	str	r3, [r4, #12]
	uint16_t received_crc = received_msg.crc;
 8000874:	234a      	movs	r3, #74	; 0x4a
 8000876:	18fa      	adds	r2, r7, r3
 8000878:	003b      	movs	r3, r7
 800087a:	7ad9      	ldrb	r1, [r3, #11]
 800087c:	7b1b      	ldrb	r3, [r3, #12]
 800087e:	021b      	lsls	r3, r3, #8
 8000880:	430b      	orrs	r3, r1
 8000882:	8013      	strh	r3, [r2, #0]
	uint32_t SPI_RX_Buffer_32[SPI_BUFFER_SIZE];
	for (int i = 0; i < SPI_BUFFER_SIZE; i++) {
 8000884:	2300      	movs	r3, #0
 8000886:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000888:	e00c      	b.n	80008a4 <CRC_compare+0x40>
		SPI_RX_Buffer_32[i] = (uint32_t) SPI_RX_Buffer[i];
 800088a:	4a14      	ldr	r2, [pc, #80]	; (80008dc <CRC_compare+0x78>)
 800088c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800088e:	18d3      	adds	r3, r2, r3
 8000890:	781b      	ldrb	r3, [r3, #0]
 8000892:	0019      	movs	r1, r3
 8000894:	2310      	movs	r3, #16
 8000896:	18fb      	adds	r3, r7, r3
 8000898:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800089a:	0092      	lsls	r2, r2, #2
 800089c:	50d1      	str	r1, [r2, r3]
	for (int i = 0; i < SPI_BUFFER_SIZE; i++) {
 800089e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008a0:	3301      	adds	r3, #1
 80008a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80008a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80008a6:	2b0c      	cmp	r3, #12
 80008a8:	ddef      	ble.n	800088a <CRC_compare+0x26>
	}

	uint32_t calculated_crc = HAL_CRC_Calculate(&hcrc, SPI_RX_Buffer_32, 11);
 80008aa:	2310      	movs	r3, #16
 80008ac:	18f9      	adds	r1, r7, r3
 80008ae:	4b0c      	ldr	r3, [pc, #48]	; (80008e0 <CRC_compare+0x7c>)
 80008b0:	220b      	movs	r2, #11
 80008b2:	0018      	movs	r0, r3
 80008b4:	f000 fc71 	bl	800119a <HAL_CRC_Calculate>
 80008b8:	0003      	movs	r3, r0
 80008ba:	647b      	str	r3, [r7, #68]	; 0x44
	calculated_crc = (uint16_t) calculated_crc;
 80008bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80008be:	b29b      	uxth	r3, r3
 80008c0:	647b      	str	r3, [r7, #68]	; 0x44

	return received_crc == calculated_crc;
 80008c2:	234a      	movs	r3, #74	; 0x4a
 80008c4:	18fb      	adds	r3, r7, r3
 80008c6:	881b      	ldrh	r3, [r3, #0]
 80008c8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	425a      	negs	r2, r3
 80008ce:	4153      	adcs	r3, r2
 80008d0:	b2db      	uxtb	r3, r3
}
 80008d2:	0018      	movs	r0, r3
 80008d4:	46bd      	mov	sp, r7
 80008d6:	b015      	add	sp, #84	; 0x54
 80008d8:	bd90      	pop	{r4, r7, pc}
 80008da:	46c0      	nop			; (mov r8, r8)
 80008dc:	20000000 	.word	0x20000000
 80008e0:	20000038 	.word	0x20000038

080008e4 <HAL_SPI_TxRxCpltCallback>:
//	calculated_crc = (uint16_t) calculated_crc;
//
//	return received_crc == calculated_crc;
//}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 80008e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008e6:	b089      	sub	sp, #36	; 0x24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
//	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
	uint8_t message_correct;

	struct thrust_tools_message *received_msg = (struct thrust_tools_message*) SPI_RX_Buffer;
 80008ec:	4b66      	ldr	r3, [pc, #408]	; (8000a88 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 80008ee:	61bb      	str	r3, [r7, #24]

	message_correct = CRC_compare(*received_msg);
 80008f0:	2317      	movs	r3, #23
 80008f2:	18fc      	adds	r4, r7, r3
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	781a      	ldrb	r2, [r3, #0]
 80008f8:	7859      	ldrb	r1, [r3, #1]
 80008fa:	0209      	lsls	r1, r1, #8
 80008fc:	430a      	orrs	r2, r1
 80008fe:	7899      	ldrb	r1, [r3, #2]
 8000900:	0409      	lsls	r1, r1, #16
 8000902:	430a      	orrs	r2, r1
 8000904:	78d9      	ldrb	r1, [r3, #3]
 8000906:	0609      	lsls	r1, r1, #24
 8000908:	430a      	orrs	r2, r1
 800090a:	0010      	movs	r0, r2
 800090c:	791a      	ldrb	r2, [r3, #4]
 800090e:	7959      	ldrb	r1, [r3, #5]
 8000910:	0209      	lsls	r1, r1, #8
 8000912:	430a      	orrs	r2, r1
 8000914:	7999      	ldrb	r1, [r3, #6]
 8000916:	0409      	lsls	r1, r1, #16
 8000918:	430a      	orrs	r2, r1
 800091a:	79d9      	ldrb	r1, [r3, #7]
 800091c:	0609      	lsls	r1, r1, #24
 800091e:	430a      	orrs	r2, r1
 8000920:	0016      	movs	r6, r2
 8000922:	7a1a      	ldrb	r2, [r3, #8]
 8000924:	7a59      	ldrb	r1, [r3, #9]
 8000926:	0209      	lsls	r1, r1, #8
 8000928:	430a      	orrs	r2, r1
 800092a:	7a99      	ldrb	r1, [r3, #10]
 800092c:	0409      	lsls	r1, r1, #16
 800092e:	430a      	orrs	r2, r1
 8000930:	7ad9      	ldrb	r1, [r3, #11]
 8000932:	0609      	lsls	r1, r1, #24
 8000934:	430a      	orrs	r2, r1
 8000936:	0015      	movs	r5, r2
 8000938:	7b1a      	ldrb	r2, [r3, #12]
 800093a:	2300      	movs	r3, #0
 800093c:	21ff      	movs	r1, #255	; 0xff
 800093e:	400a      	ands	r2, r1
 8000940:	21ff      	movs	r1, #255	; 0xff
 8000942:	438b      	bics	r3, r1
 8000944:	4313      	orrs	r3, r2
 8000946:	0031      	movs	r1, r6
 8000948:	002a      	movs	r2, r5
 800094a:	f7ff ff8b 	bl	8000864 <CRC_compare>
 800094e:	0003      	movs	r3, r0
 8000950:	7023      	strb	r3, [r4, #0]

	if (message_correct) { // returning message type
 8000952:	2317      	movs	r3, #23
 8000954:	18fb      	adds	r3, r7, r3
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d003      	beq.n	8000964 <HAL_SPI_TxRxCpltCallback+0x80>
		SPI_TX_Buffer[0] = ACK;
 800095c:	4b4b      	ldr	r3, [pc, #300]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	e002      	b.n	800096a <HAL_SPI_TxRxCpltCallback+0x86>
	} else {
		SPI_TX_Buffer[0] = NACK;
 8000964:	4b49      	ldr	r3, [pc, #292]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8000966:	2201      	movs	r2, #1
 8000968:	701a      	strb	r2, [r3, #0]
	}

	SPI_TX_Buffer[1] = SPI_RX_Buffer[1]; // returning message ID
 800096a:	4b47      	ldr	r3, [pc, #284]	; (8000a88 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 800096c:	785a      	ldrb	r2, [r3, #1]
 800096e:	4b47      	ldr	r3, [pc, #284]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8000970:	705a      	strb	r2, [r3, #1]
	SPI_TX_Buffer[2] = SPI_RX_Buffer[2];
 8000972:	4b45      	ldr	r3, [pc, #276]	; (8000a88 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 8000974:	789a      	ldrb	r2, [r3, #2]
 8000976:	4b45      	ldr	r3, [pc, #276]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8000978:	709a      	strb	r2, [r3, #2]

	SPI_TX_Buffer[3] = SPI_RX_Buffer[11]; // returning CRC
 800097a:	4b43      	ldr	r3, [pc, #268]	; (8000a88 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 800097c:	7ada      	ldrb	r2, [r3, #11]
 800097e:	4b43      	ldr	r3, [pc, #268]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8000980:	70da      	strb	r2, [r3, #3]
	SPI_TX_Buffer[4] = SPI_RX_Buffer[12];
 8000982:	4b41      	ldr	r3, [pc, #260]	; (8000a88 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 8000984:	7b1a      	ldrb	r2, [r3, #12]
 8000986:	4b41      	ldr	r3, [pc, #260]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8000988:	711a      	strb	r2, [r3, #4]

	for (int i = 5; i < SPI_BUFFER_SIZE; i++) { // Filling the rest with zeroes
 800098a:	2305      	movs	r3, #5
 800098c:	61fb      	str	r3, [r7, #28]
 800098e:	e007      	b.n	80009a0 <HAL_SPI_TxRxCpltCallback+0xbc>
		SPI_TX_Buffer[i] = 0;
 8000990:	4a3e      	ldr	r2, [pc, #248]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	18d3      	adds	r3, r2, r3
 8000996:	2200      	movs	r2, #0
 8000998:	701a      	strb	r2, [r3, #0]
	for (int i = 5; i < SPI_BUFFER_SIZE; i++) { // Filling the rest with zeroes
 800099a:	69fb      	ldr	r3, [r7, #28]
 800099c:	3301      	adds	r3, #1
 800099e:	61fb      	str	r3, [r7, #28]
 80009a0:	69fb      	ldr	r3, [r7, #28]
 80009a2:	2b0c      	cmp	r3, #12
 80009a4:	ddf4      	ble.n	8000990 <HAL_SPI_TxRxCpltCallback+0xac>
	}

	HAL_SPI_TransmitReceive_IT(&hspi1, SPI_TX_Buffer, SPI_RX_Buffer, SPI_BUFFER_SIZE);
 80009a6:	4a38      	ldr	r2, [pc, #224]	; (8000a88 <HAL_SPI_TxRxCpltCallback+0x1a4>)
 80009a8:	4938      	ldr	r1, [pc, #224]	; (8000a8c <HAL_SPI_TxRxCpltCallback+0x1a8>)
 80009aa:	4839      	ldr	r0, [pc, #228]	; (8000a90 <HAL_SPI_TxRxCpltCallback+0x1ac>)
 80009ac:	230d      	movs	r3, #13
 80009ae:	f001 fc61 	bl	8002274 <HAL_SPI_TransmitReceive_IT>

	uint8_t received_payload[NUM_THRUSTERS];
	memcpy(received_payload, received_msg->data.values, NUM_THRUSTERS);
 80009b2:	69bb      	ldr	r3, [r7, #24]
 80009b4:	3303      	adds	r3, #3
 80009b6:	220c      	movs	r2, #12
 80009b8:	18ba      	adds	r2, r7, r2
 80009ba:	0010      	movs	r0, r2
 80009bc:	0019      	movs	r1, r3
 80009be:	2308      	movs	r3, #8
 80009c0:	001a      	movs	r2, r3
 80009c2:	f002 ffd9 	bl	8003978 <memcpy>

	if (message_correct) {
 80009c6:	2317      	movs	r3, #23
 80009c8:	18fb      	adds	r3, r7, r3
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d056      	beq.n	8000a7e <HAL_SPI_TxRxCpltCallback+0x19a>
		switch (received_msg->message_type) {
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d002      	beq.n	80009de <HAL_SPI_TxRxCpltCallback+0xfa>
 80009d8:	2b03      	cmp	r3, #3
 80009da:	d03a      	beq.n	8000a52 <HAL_SPI_TxRxCpltCallback+0x16e>
			htim3.Instance->CCR3 = (uint32_t) received_payload[2] * (500 / 0xFF);
			htim3.Instance->CCR4 = (uint32_t) received_payload[3] * (500 / 0xFF);
			break;

		default:
			break;
 80009dc:	e04f      	b.n	8000a7e <HAL_SPI_TxRxCpltCallback+0x19a>
			htim1.Instance->CCR1 = (uint32_t) received_payload[0] + 250;
 80009de:	210c      	movs	r1, #12
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	001a      	movs	r2, r3
 80009e6:	4b2b      	ldr	r3, [pc, #172]	; (8000a94 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	32fa      	adds	r2, #250	; 0xfa
 80009ec:	635a      	str	r2, [r3, #52]	; 0x34
			htim1.Instance->CCR2 = (uint32_t) received_payload[1] + 250;
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	785b      	ldrb	r3, [r3, #1]
 80009f2:	001a      	movs	r2, r3
 80009f4:	4b27      	ldr	r3, [pc, #156]	; (8000a94 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	32fa      	adds	r2, #250	; 0xfa
 80009fa:	639a      	str	r2, [r3, #56]	; 0x38
			htim1.Instance->CCR3 = (uint32_t) received_payload[2] + 250;
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	789b      	ldrb	r3, [r3, #2]
 8000a00:	001a      	movs	r2, r3
 8000a02:	4b24      	ldr	r3, [pc, #144]	; (8000a94 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	32fa      	adds	r2, #250	; 0xfa
 8000a08:	63da      	str	r2, [r3, #60]	; 0x3c
			htim1.Instance->CCR4 = (uint32_t) received_payload[3] + 250;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	78db      	ldrb	r3, [r3, #3]
 8000a0e:	001a      	movs	r2, r3
 8000a10:	4b20      	ldr	r3, [pc, #128]	; (8000a94 <HAL_SPI_TxRxCpltCallback+0x1b0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	32fa      	adds	r2, #250	; 0xfa
 8000a16:	641a      	str	r2, [r3, #64]	; 0x40
			htim2.Instance->CCR1 = (uint32_t) received_payload[4] + 250;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	791b      	ldrb	r3, [r3, #4]
 8000a1c:	001a      	movs	r2, r3
 8000a1e:	4b1e      	ldr	r3, [pc, #120]	; (8000a98 <HAL_SPI_TxRxCpltCallback+0x1b4>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	32fa      	adds	r2, #250	; 0xfa
 8000a24:	635a      	str	r2, [r3, #52]	; 0x34
			htim2.Instance->CCR2 = (uint32_t) received_payload[5] + 250;
 8000a26:	187b      	adds	r3, r7, r1
 8000a28:	795b      	ldrb	r3, [r3, #5]
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	4b1a      	ldr	r3, [pc, #104]	; (8000a98 <HAL_SPI_TxRxCpltCallback+0x1b4>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	32fa      	adds	r2, #250	; 0xfa
 8000a32:	639a      	str	r2, [r3, #56]	; 0x38
			htim2.Instance->CCR3 = (uint32_t) received_payload[6] + 250;
 8000a34:	187b      	adds	r3, r7, r1
 8000a36:	799b      	ldrb	r3, [r3, #6]
 8000a38:	001a      	movs	r2, r3
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <HAL_SPI_TxRxCpltCallback+0x1b4>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	32fa      	adds	r2, #250	; 0xfa
 8000a40:	63da      	str	r2, [r3, #60]	; 0x3c
			htim2.Instance->CCR4 = (uint32_t) received_payload[7] + 250;
 8000a42:	187b      	adds	r3, r7, r1
 8000a44:	79db      	ldrb	r3, [r3, #7]
 8000a46:	001a      	movs	r2, r3
 8000a48:	4b13      	ldr	r3, [pc, #76]	; (8000a98 <HAL_SPI_TxRxCpltCallback+0x1b4>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	32fa      	adds	r2, #250	; 0xfa
 8000a4e:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8000a50:	e015      	b.n	8000a7e <HAL_SPI_TxRxCpltCallback+0x19a>
			htim3.Instance->CCR1 = (uint32_t) received_payload[0] * (500 / 0xFF);
 8000a52:	210c      	movs	r1, #12
 8000a54:	187b      	adds	r3, r7, r1
 8000a56:	781a      	ldrb	r2, [r3, #0]
 8000a58:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <HAL_SPI_TxRxCpltCallback+0x1b8>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	635a      	str	r2, [r3, #52]	; 0x34
			htim3.Instance->CCR2 = (uint32_t) received_payload[1] * (500 / 0xFF);
 8000a5e:	187b      	adds	r3, r7, r1
 8000a60:	785a      	ldrb	r2, [r3, #1]
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <HAL_SPI_TxRxCpltCallback+0x1b8>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	639a      	str	r2, [r3, #56]	; 0x38
			htim3.Instance->CCR3 = (uint32_t) received_payload[2] * (500 / 0xFF);
 8000a68:	187b      	adds	r3, r7, r1
 8000a6a:	789a      	ldrb	r2, [r3, #2]
 8000a6c:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <HAL_SPI_TxRxCpltCallback+0x1b8>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	63da      	str	r2, [r3, #60]	; 0x3c
			htim3.Instance->CCR4 = (uint32_t) received_payload[3] * (500 / 0xFF);
 8000a72:	187b      	adds	r3, r7, r1
 8000a74:	78da      	ldrb	r2, [r3, #3]
 8000a76:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <HAL_SPI_TxRxCpltCallback+0x1b8>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8000a7c:	46c0      	nop			; (mov r8, r8)
		}
	} else {
		// NVIC_SystemReset();
	}

}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	46bd      	mov	sp, r7
 8000a82:	b009      	add	sp, #36	; 0x24
 8000a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a86:	46c0      	nop			; (mov r8, r8)
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	20000190 	.word	0x20000190
 8000a90:	20000054 	.word	0x20000054
 8000a94:	200000b8 	.word	0x200000b8
 8000a98:	20000100 	.word	0x20000100
 8000a9c:	20000148 	.word	0x20000148

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000aa4:	46c0      	nop			; (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <HAL_MspInit+0x44>)
 8000ab4:	699a      	ldr	r2, [r3, #24]
 8000ab6:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <HAL_MspInit+0x44>)
 8000ab8:	2101      	movs	r1, #1
 8000aba:	430a      	orrs	r2, r1
 8000abc:	619a      	str	r2, [r3, #24]
 8000abe:	4b0c      	ldr	r3, [pc, #48]	; (8000af0 <HAL_MspInit+0x44>)
 8000ac0:	699b      	ldr	r3, [r3, #24]
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aca:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <HAL_MspInit+0x44>)
 8000acc:	69da      	ldr	r2, [r3, #28]
 8000ace:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <HAL_MspInit+0x44>)
 8000ad0:	2180      	movs	r1, #128	; 0x80
 8000ad2:	0549      	lsls	r1, r1, #21
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	61da      	str	r2, [r3, #28]
 8000ad8:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <HAL_MspInit+0x44>)
 8000ada:	69da      	ldr	r2, [r3, #28]
 8000adc:	2380      	movs	r3, #128	; 0x80
 8000ade:	055b      	lsls	r3, r3, #21
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	603b      	str	r3, [r7, #0]
 8000ae4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b002      	add	sp, #8
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	40021000 	.word	0x40021000

08000af4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b084      	sub	sp, #16
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a09      	ldr	r2, [pc, #36]	; (8000b28 <HAL_CRC_MspInit+0x34>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d10b      	bne.n	8000b1e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b06:	4b09      	ldr	r3, [pc, #36]	; (8000b2c <HAL_CRC_MspInit+0x38>)
 8000b08:	695a      	ldr	r2, [r3, #20]
 8000b0a:	4b08      	ldr	r3, [pc, #32]	; (8000b2c <HAL_CRC_MspInit+0x38>)
 8000b0c:	2140      	movs	r1, #64	; 0x40
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	615a      	str	r2, [r3, #20]
 8000b12:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <HAL_CRC_MspInit+0x38>)
 8000b14:	695b      	ldr	r3, [r3, #20]
 8000b16:	2240      	movs	r2, #64	; 0x40
 8000b18:	4013      	ands	r3, r2
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b004      	add	sp, #16
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	40023000 	.word	0x40023000
 8000b2c:	40021000 	.word	0x40021000

08000b30 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b30:	b590      	push	{r4, r7, lr}
 8000b32:	b08b      	sub	sp, #44	; 0x2c
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b38:	2414      	movs	r4, #20
 8000b3a:	193b      	adds	r3, r7, r4
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	2314      	movs	r3, #20
 8000b40:	001a      	movs	r2, r3
 8000b42:	2100      	movs	r1, #0
 8000b44:	f002 feec 	bl	8003920 <memset>
  if(hspi->Instance==SPI1)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a20      	ldr	r2, [pc, #128]	; (8000bd0 <HAL_SPI_MspInit+0xa0>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d13a      	bne.n	8000bc8 <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b52:	4b20      	ldr	r3, [pc, #128]	; (8000bd4 <HAL_SPI_MspInit+0xa4>)
 8000b54:	699a      	ldr	r2, [r3, #24]
 8000b56:	4b1f      	ldr	r3, [pc, #124]	; (8000bd4 <HAL_SPI_MspInit+0xa4>)
 8000b58:	2180      	movs	r1, #128	; 0x80
 8000b5a:	0149      	lsls	r1, r1, #5
 8000b5c:	430a      	orrs	r2, r1
 8000b5e:	619a      	str	r2, [r3, #24]
 8000b60:	4b1c      	ldr	r3, [pc, #112]	; (8000bd4 <HAL_SPI_MspInit+0xa4>)
 8000b62:	699a      	ldr	r2, [r3, #24]
 8000b64:	2380      	movs	r3, #128	; 0x80
 8000b66:	015b      	lsls	r3, r3, #5
 8000b68:	4013      	ands	r3, r2
 8000b6a:	613b      	str	r3, [r7, #16]
 8000b6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6e:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <HAL_SPI_MspInit+0xa4>)
 8000b70:	695a      	ldr	r2, [r3, #20]
 8000b72:	4b18      	ldr	r3, [pc, #96]	; (8000bd4 <HAL_SPI_MspInit+0xa4>)
 8000b74:	2180      	movs	r1, #128	; 0x80
 8000b76:	0289      	lsls	r1, r1, #10
 8000b78:	430a      	orrs	r2, r1
 8000b7a:	615a      	str	r2, [r3, #20]
 8000b7c:	4b15      	ldr	r3, [pc, #84]	; (8000bd4 <HAL_SPI_MspInit+0xa4>)
 8000b7e:	695a      	ldr	r2, [r3, #20]
 8000b80:	2380      	movs	r3, #128	; 0x80
 8000b82:	029b      	lsls	r3, r3, #10
 8000b84:	4013      	ands	r3, r2
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b8a:	0021      	movs	r1, r4
 8000b8c:	187b      	adds	r3, r7, r1
 8000b8e:	22e0      	movs	r2, #224	; 0xe0
 8000b90:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	2202      	movs	r2, #2
 8000b96:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b9e:	187b      	adds	r3, r7, r1
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ba4:	187b      	adds	r3, r7, r1
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000baa:	187a      	adds	r2, r7, r1
 8000bac:	2390      	movs	r3, #144	; 0x90
 8000bae:	05db      	lsls	r3, r3, #23
 8000bb0:	0011      	movs	r1, r2
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	f000 fc4e 	bl	8001454 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2100      	movs	r1, #0
 8000bbc:	2019      	movs	r0, #25
 8000bbe:	f000 fa73 	bl	80010a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000bc2:	2019      	movs	r0, #25
 8000bc4:	f000 fa85 	bl	80010d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000bc8:	46c0      	nop			; (mov r8, r8)
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	b00b      	add	sp, #44	; 0x2c
 8000bce:	bd90      	pop	{r4, r7, pc}
 8000bd0:	40013000 	.word	0x40013000
 8000bd4:	40021000 	.word	0x40021000

08000bd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a13      	ldr	r2, [pc, #76]	; (8000c34 <HAL_TIM_Base_MspInit+0x5c>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d10e      	bne.n	8000c08 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000bea:	4b13      	ldr	r3, [pc, #76]	; (8000c38 <HAL_TIM_Base_MspInit+0x60>)
 8000bec:	699a      	ldr	r2, [r3, #24]
 8000bee:	4b12      	ldr	r3, [pc, #72]	; (8000c38 <HAL_TIM_Base_MspInit+0x60>)
 8000bf0:	2180      	movs	r1, #128	; 0x80
 8000bf2:	0109      	lsls	r1, r1, #4
 8000bf4:	430a      	orrs	r2, r1
 8000bf6:	619a      	str	r2, [r3, #24]
 8000bf8:	4b0f      	ldr	r3, [pc, #60]	; (8000c38 <HAL_TIM_Base_MspInit+0x60>)
 8000bfa:	699a      	ldr	r2, [r3, #24]
 8000bfc:	2380      	movs	r3, #128	; 0x80
 8000bfe:	011b      	lsls	r3, r3, #4
 8000c00:	4013      	ands	r3, r2
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000c06:	e010      	b.n	8000c2a <HAL_TIM_Base_MspInit+0x52>
  else if(htim_base->Instance==TIM3)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a0b      	ldr	r2, [pc, #44]	; (8000c3c <HAL_TIM_Base_MspInit+0x64>)
 8000c0e:	4293      	cmp	r3, r2
 8000c10:	d10b      	bne.n	8000c2a <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c12:	4b09      	ldr	r3, [pc, #36]	; (8000c38 <HAL_TIM_Base_MspInit+0x60>)
 8000c14:	69da      	ldr	r2, [r3, #28]
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <HAL_TIM_Base_MspInit+0x60>)
 8000c18:	2102      	movs	r1, #2
 8000c1a:	430a      	orrs	r2, r1
 8000c1c:	61da      	str	r2, [r3, #28]
 8000c1e:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <HAL_TIM_Base_MspInit+0x60>)
 8000c20:	69db      	ldr	r3, [r3, #28]
 8000c22:	2202      	movs	r2, #2
 8000c24:	4013      	ands	r3, r2
 8000c26:	60bb      	str	r3, [r7, #8]
 8000c28:	68bb      	ldr	r3, [r7, #8]
}
 8000c2a:	46c0      	nop			; (mov r8, r8)
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	b004      	add	sp, #16
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	46c0      	nop			; (mov r8, r8)
 8000c34:	40012c00 	.word	0x40012c00
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40000400 	.word	0x40000400

08000c40 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	2380      	movs	r3, #128	; 0x80
 8000c4e:	05db      	lsls	r3, r3, #23
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d10b      	bne.n	8000c6c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000c54:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <HAL_TIM_PWM_MspInit+0x34>)
 8000c56:	69da      	ldr	r2, [r3, #28]
 8000c58:	4b06      	ldr	r3, [pc, #24]	; (8000c74 <HAL_TIM_PWM_MspInit+0x34>)
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	61da      	str	r2, [r3, #28]
 8000c60:	4b04      	ldr	r3, [pc, #16]	; (8000c74 <HAL_TIM_PWM_MspInit+0x34>)
 8000c62:	69db      	ldr	r3, [r3, #28]
 8000c64:	2201      	movs	r2, #1
 8000c66:	4013      	ands	r3, r2
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b004      	add	sp, #16
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	40021000 	.word	0x40021000

08000c78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000c78:	b590      	push	{r4, r7, lr}
 8000c7a:	b08b      	sub	sp, #44	; 0x2c
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	2414      	movs	r4, #20
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	0018      	movs	r0, r3
 8000c86:	2314      	movs	r3, #20
 8000c88:	001a      	movs	r2, r3
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	f002 fe48 	bl	8003920 <memset>
  if(htim->Instance==TIM1)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a41      	ldr	r2, [pc, #260]	; (8000d9c <HAL_TIM_MspPostInit+0x124>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d126      	bne.n	8000ce8 <HAL_TIM_MspPostInit+0x70>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	4b41      	ldr	r3, [pc, #260]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000c9c:	695a      	ldr	r2, [r3, #20]
 8000c9e:	4b40      	ldr	r3, [pc, #256]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000ca0:	2180      	movs	r1, #128	; 0x80
 8000ca2:	0289      	lsls	r1, r1, #10
 8000ca4:	430a      	orrs	r2, r1
 8000ca6:	615a      	str	r2, [r3, #20]
 8000ca8:	4b3d      	ldr	r3, [pc, #244]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000caa:	695a      	ldr	r2, [r3, #20]
 8000cac:	2380      	movs	r3, #128	; 0x80
 8000cae:	029b      	lsls	r3, r3, #10
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000cb6:	193b      	adds	r3, r7, r4
 8000cb8:	22f0      	movs	r2, #240	; 0xf0
 8000cba:	0112      	lsls	r2, r2, #4
 8000cbc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cbe:	0021      	movs	r1, r4
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2202      	movs	r2, #2
 8000cc4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000cd2:	187b      	adds	r3, r7, r1
 8000cd4:	2202      	movs	r2, #2
 8000cd6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd8:	187a      	adds	r2, r7, r1
 8000cda:	2390      	movs	r3, #144	; 0x90
 8000cdc:	05db      	lsls	r3, r3, #23
 8000cde:	0011      	movs	r1, r2
 8000ce0:	0018      	movs	r0, r3
 8000ce2:	f000 fbb7 	bl	8001454 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ce6:	e054      	b.n	8000d92 <HAL_TIM_MspPostInit+0x11a>
  else if(htim->Instance==TIM2)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	2380      	movs	r3, #128	; 0x80
 8000cee:	05db      	lsls	r3, r3, #23
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d125      	bne.n	8000d40 <HAL_TIM_MspPostInit+0xc8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf4:	4b2a      	ldr	r3, [pc, #168]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000cf6:	695a      	ldr	r2, [r3, #20]
 8000cf8:	4b29      	ldr	r3, [pc, #164]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000cfa:	2180      	movs	r1, #128	; 0x80
 8000cfc:	0289      	lsls	r1, r1, #10
 8000cfe:	430a      	orrs	r2, r1
 8000d00:	615a      	str	r2, [r3, #20]
 8000d02:	4b27      	ldr	r3, [pc, #156]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000d04:	695a      	ldr	r2, [r3, #20]
 8000d06:	2380      	movs	r3, #128	; 0x80
 8000d08:	029b      	lsls	r3, r3, #10
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000d10:	2114      	movs	r1, #20
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	220f      	movs	r2, #15
 8000d16:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	187b      	adds	r3, r7, r1
 8000d1a:	2202      	movs	r2, #2
 8000d1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	187b      	adds	r3, r7, r1
 8000d20:	2200      	movs	r2, #0
 8000d22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d24:	187b      	adds	r3, r7, r1
 8000d26:	2200      	movs	r2, #0
 8000d28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000d2a:	187b      	adds	r3, r7, r1
 8000d2c:	2202      	movs	r2, #2
 8000d2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	187a      	adds	r2, r7, r1
 8000d32:	2390      	movs	r3, #144	; 0x90
 8000d34:	05db      	lsls	r3, r3, #23
 8000d36:	0011      	movs	r1, r2
 8000d38:	0018      	movs	r0, r3
 8000d3a:	f000 fb8b 	bl	8001454 <HAL_GPIO_Init>
}
 8000d3e:	e028      	b.n	8000d92 <HAL_TIM_MspPostInit+0x11a>
  else if(htim->Instance==TIM3)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a17      	ldr	r2, [pc, #92]	; (8000da4 <HAL_TIM_MspPostInit+0x12c>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d123      	bne.n	8000d92 <HAL_TIM_MspPostInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d4a:	4b15      	ldr	r3, [pc, #84]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000d4c:	695a      	ldr	r2, [r3, #20]
 8000d4e:	4b14      	ldr	r3, [pc, #80]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000d50:	2180      	movs	r1, #128	; 0x80
 8000d52:	02c9      	lsls	r1, r1, #11
 8000d54:	430a      	orrs	r2, r1
 8000d56:	615a      	str	r2, [r3, #20]
 8000d58:	4b11      	ldr	r3, [pc, #68]	; (8000da0 <HAL_TIM_MspPostInit+0x128>)
 8000d5a:	695a      	ldr	r2, [r3, #20]
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	02db      	lsls	r3, r3, #11
 8000d60:	4013      	ands	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000d66:	2114      	movs	r1, #20
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	2233      	movs	r2, #51	; 0x33
 8000d6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d6e:	187b      	adds	r3, r7, r1
 8000d70:	2202      	movs	r2, #2
 8000d72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	187b      	adds	r3, r7, r1
 8000d76:	2200      	movs	r2, #0
 8000d78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7a:	187b      	adds	r3, r7, r1
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000d80:	187b      	adds	r3, r7, r1
 8000d82:	2201      	movs	r2, #1
 8000d84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d86:	187b      	adds	r3, r7, r1
 8000d88:	4a07      	ldr	r2, [pc, #28]	; (8000da8 <HAL_TIM_MspPostInit+0x130>)
 8000d8a:	0019      	movs	r1, r3
 8000d8c:	0010      	movs	r0, r2
 8000d8e:	f000 fb61 	bl	8001454 <HAL_GPIO_Init>
}
 8000d92:	46c0      	nop			; (mov r8, r8)
 8000d94:	46bd      	mov	sp, r7
 8000d96:	b00b      	add	sp, #44	; 0x2c
 8000d98:	bd90      	pop	{r4, r7, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	40012c00 	.word	0x40012c00
 8000da0:	40021000 	.word	0x40021000
 8000da4:	40000400 	.word	0x40000400
 8000da8:	48000400 	.word	0x48000400

08000dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000db0:	46c0      	nop			; (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dba:	e7fe      	b.n	8000dba <HardFault_Handler+0x4>

08000dbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000dc0:	46c0      	nop			; (mov r8, r8)
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dd4:	f000 f8a0 	bl	8000f18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dd8:	46c0      	nop			; (mov r8, r8)
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000de4:	4b03      	ldr	r3, [pc, #12]	; (8000df4 <SPI1_IRQHandler+0x14>)
 8000de6:	0018      	movs	r0, r3
 8000de8:	f001 fb0e 	bl	8002408 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000dec:	46c0      	nop			; (mov r8, r8)
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	20000054 	.word	0x20000054

08000df8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000dfc:	46c0      	nop			; (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e04:	4813      	ldr	r0, [pc, #76]	; (8000e54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000e06:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000e08:	4813      	ldr	r0, [pc, #76]	; (8000e58 <LoopForever+0x6>)
    LDR R1, [R0]
 8000e0a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000e0c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000e0e:	4a13      	ldr	r2, [pc, #76]	; (8000e5c <LoopForever+0xa>)
    CMP R1, R2
 8000e10:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000e12:	d105      	bne.n	8000e20 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000e14:	4812      	ldr	r0, [pc, #72]	; (8000e60 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000e16:	4913      	ldr	r1, [pc, #76]	; (8000e64 <LoopForever+0x12>)
    STR R1, [R0]
 8000e18:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000e1a:	4813      	ldr	r0, [pc, #76]	; (8000e68 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000e1c:	4913      	ldr	r1, [pc, #76]	; (8000e6c <LoopForever+0x1a>)
    STR R1, [R0]
 8000e1e:	6001      	str	r1, [r0, #0]

08000e20 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e20:	4813      	ldr	r0, [pc, #76]	; (8000e70 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000e22:	4914      	ldr	r1, [pc, #80]	; (8000e74 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000e24:	4a14      	ldr	r2, [pc, #80]	; (8000e78 <LoopForever+0x26>)
  movs r3, #0
 8000e26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e28:	e002      	b.n	8000e30 <LoopCopyDataInit>

08000e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2e:	3304      	adds	r3, #4

08000e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e34:	d3f9      	bcc.n	8000e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e36:	4a11      	ldr	r2, [pc, #68]	; (8000e7c <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000e38:	4c11      	ldr	r4, [pc, #68]	; (8000e80 <LoopForever+0x2e>)
  movs r3, #0
 8000e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e3c:	e001      	b.n	8000e42 <LoopFillZerobss>

08000e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e40:	3204      	adds	r2, #4

08000e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e44:	d3fb      	bcc.n	8000e3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000e46:	f7ff ffd7 	bl	8000df8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000e4a:	f002 fd71 	bl	8003930 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e4e:	f7ff f9e7 	bl	8000220 <main>

08000e52 <LoopForever>:

LoopForever:
    b LoopForever
 8000e52:	e7fe      	b.n	8000e52 <LoopForever>
  ldr   r0, =_estack
 8000e54:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000e58:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000e5c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000e60:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8000e64:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000e68:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000e6c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000e70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e74:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000e78:	080039dc 	.word	0x080039dc
  ldr r2, =_sbss
 8000e7c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000e80:	200001a4 	.word	0x200001a4

08000e84 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e84:	e7fe      	b.n	8000e84 <ADC1_IRQHandler>
	...

08000e88 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e8c:	4b07      	ldr	r3, [pc, #28]	; (8000eac <HAL_Init+0x24>)
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	4b06      	ldr	r3, [pc, #24]	; (8000eac <HAL_Init+0x24>)
 8000e92:	2110      	movs	r1, #16
 8000e94:	430a      	orrs	r2, r1
 8000e96:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000e98:	2003      	movs	r0, #3
 8000e9a:	f000 f809 	bl	8000eb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e9e:	f7ff fe05 	bl	8000aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ea2:	2300      	movs	r3, #0
}
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	46c0      	nop			; (mov r8, r8)
 8000eac:	40022000 	.word	0x40022000

08000eb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eb8:	4b14      	ldr	r3, [pc, #80]	; (8000f0c <HAL_InitTick+0x5c>)
 8000eba:	681c      	ldr	r4, [r3, #0]
 8000ebc:	4b14      	ldr	r3, [pc, #80]	; (8000f10 <HAL_InitTick+0x60>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	0019      	movs	r1, r3
 8000ec2:	23fa      	movs	r3, #250	; 0xfa
 8000ec4:	0098      	lsls	r0, r3, #2
 8000ec6:	f7ff f91f 	bl	8000108 <__udivsi3>
 8000eca:	0003      	movs	r3, r0
 8000ecc:	0019      	movs	r1, r3
 8000ece:	0020      	movs	r0, r4
 8000ed0:	f7ff f91a 	bl	8000108 <__udivsi3>
 8000ed4:	0003      	movs	r3, r0
 8000ed6:	0018      	movs	r0, r3
 8000ed8:	f000 f90b 	bl	80010f2 <HAL_SYSTICK_Config>
 8000edc:	1e03      	subs	r3, r0, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	e00f      	b.n	8000f04 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2b03      	cmp	r3, #3
 8000ee8:	d80b      	bhi.n	8000f02 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eea:	6879      	ldr	r1, [r7, #4]
 8000eec:	2301      	movs	r3, #1
 8000eee:	425b      	negs	r3, r3
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	0018      	movs	r0, r3
 8000ef4:	f000 f8d8 	bl	80010a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ef8:	4b06      	ldr	r3, [pc, #24]	; (8000f14 <HAL_InitTick+0x64>)
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000efe:	2300      	movs	r3, #0
 8000f00:	e000      	b.n	8000f04 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000f02:	2301      	movs	r3, #1
}
 8000f04:	0018      	movs	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	b003      	add	sp, #12
 8000f0a:	bd90      	pop	{r4, r7, pc}
 8000f0c:	20000010 	.word	0x20000010
 8000f10:	20000018 	.word	0x20000018
 8000f14:	20000014 	.word	0x20000014

08000f18 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f1c:	4b05      	ldr	r3, [pc, #20]	; (8000f34 <HAL_IncTick+0x1c>)
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	001a      	movs	r2, r3
 8000f22:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_IncTick+0x20>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	18d2      	adds	r2, r2, r3
 8000f28:	4b03      	ldr	r3, [pc, #12]	; (8000f38 <HAL_IncTick+0x20>)
 8000f2a:	601a      	str	r2, [r3, #0]
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	46c0      	nop			; (mov r8, r8)
 8000f34:	20000018 	.word	0x20000018
 8000f38:	200001a0 	.word	0x200001a0

08000f3c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f40:	4b02      	ldr	r3, [pc, #8]	; (8000f4c <HAL_GetTick+0x10>)
 8000f42:	681b      	ldr	r3, [r3, #0]
}
 8000f44:	0018      	movs	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	46c0      	nop			; (mov r8, r8)
 8000f4c:	200001a0 	.word	0x200001a0

08000f50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	0002      	movs	r2, r0
 8000f58:	1dfb      	adds	r3, r7, #7
 8000f5a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f5c:	1dfb      	adds	r3, r7, #7
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	2b7f      	cmp	r3, #127	; 0x7f
 8000f62:	d809      	bhi.n	8000f78 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f64:	1dfb      	adds	r3, r7, #7
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	001a      	movs	r2, r3
 8000f6a:	231f      	movs	r3, #31
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	4b04      	ldr	r3, [pc, #16]	; (8000f80 <__NVIC_EnableIRQ+0x30>)
 8000f70:	2101      	movs	r1, #1
 8000f72:	4091      	lsls	r1, r2
 8000f74:	000a      	movs	r2, r1
 8000f76:	601a      	str	r2, [r3, #0]
  }
}
 8000f78:	46c0      	nop			; (mov r8, r8)
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	b002      	add	sp, #8
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	e000e100 	.word	0xe000e100

08000f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	0002      	movs	r2, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	781b      	ldrb	r3, [r3, #0]
 8000f96:	2b7f      	cmp	r3, #127	; 0x7f
 8000f98:	d828      	bhi.n	8000fec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f9a:	4a2f      	ldr	r2, [pc, #188]	; (8001058 <__NVIC_SetPriority+0xd4>)
 8000f9c:	1dfb      	adds	r3, r7, #7
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	b25b      	sxtb	r3, r3
 8000fa2:	089b      	lsrs	r3, r3, #2
 8000fa4:	33c0      	adds	r3, #192	; 0xc0
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	589b      	ldr	r3, [r3, r2]
 8000faa:	1dfa      	adds	r2, r7, #7
 8000fac:	7812      	ldrb	r2, [r2, #0]
 8000fae:	0011      	movs	r1, r2
 8000fb0:	2203      	movs	r2, #3
 8000fb2:	400a      	ands	r2, r1
 8000fb4:	00d2      	lsls	r2, r2, #3
 8000fb6:	21ff      	movs	r1, #255	; 0xff
 8000fb8:	4091      	lsls	r1, r2
 8000fba:	000a      	movs	r2, r1
 8000fbc:	43d2      	mvns	r2, r2
 8000fbe:	401a      	ands	r2, r3
 8000fc0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	019b      	lsls	r3, r3, #6
 8000fc6:	22ff      	movs	r2, #255	; 0xff
 8000fc8:	401a      	ands	r2, r3
 8000fca:	1dfb      	adds	r3, r7, #7
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	0018      	movs	r0, r3
 8000fd0:	2303      	movs	r3, #3
 8000fd2:	4003      	ands	r3, r0
 8000fd4:	00db      	lsls	r3, r3, #3
 8000fd6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fd8:	481f      	ldr	r0, [pc, #124]	; (8001058 <__NVIC_SetPriority+0xd4>)
 8000fda:	1dfb      	adds	r3, r7, #7
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	b25b      	sxtb	r3, r3
 8000fe0:	089b      	lsrs	r3, r3, #2
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	33c0      	adds	r3, #192	; 0xc0
 8000fe6:	009b      	lsls	r3, r3, #2
 8000fe8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fea:	e031      	b.n	8001050 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fec:	4a1b      	ldr	r2, [pc, #108]	; (800105c <__NVIC_SetPriority+0xd8>)
 8000fee:	1dfb      	adds	r3, r7, #7
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	0019      	movs	r1, r3
 8000ff4:	230f      	movs	r3, #15
 8000ff6:	400b      	ands	r3, r1
 8000ff8:	3b08      	subs	r3, #8
 8000ffa:	089b      	lsrs	r3, r3, #2
 8000ffc:	3306      	adds	r3, #6
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	18d3      	adds	r3, r2, r3
 8001002:	3304      	adds	r3, #4
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	1dfa      	adds	r2, r7, #7
 8001008:	7812      	ldrb	r2, [r2, #0]
 800100a:	0011      	movs	r1, r2
 800100c:	2203      	movs	r2, #3
 800100e:	400a      	ands	r2, r1
 8001010:	00d2      	lsls	r2, r2, #3
 8001012:	21ff      	movs	r1, #255	; 0xff
 8001014:	4091      	lsls	r1, r2
 8001016:	000a      	movs	r2, r1
 8001018:	43d2      	mvns	r2, r2
 800101a:	401a      	ands	r2, r3
 800101c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	019b      	lsls	r3, r3, #6
 8001022:	22ff      	movs	r2, #255	; 0xff
 8001024:	401a      	ands	r2, r3
 8001026:	1dfb      	adds	r3, r7, #7
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	0018      	movs	r0, r3
 800102c:	2303      	movs	r3, #3
 800102e:	4003      	ands	r3, r0
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001034:	4809      	ldr	r0, [pc, #36]	; (800105c <__NVIC_SetPriority+0xd8>)
 8001036:	1dfb      	adds	r3, r7, #7
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	001c      	movs	r4, r3
 800103c:	230f      	movs	r3, #15
 800103e:	4023      	ands	r3, r4
 8001040:	3b08      	subs	r3, #8
 8001042:	089b      	lsrs	r3, r3, #2
 8001044:	430a      	orrs	r2, r1
 8001046:	3306      	adds	r3, #6
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	18c3      	adds	r3, r0, r3
 800104c:	3304      	adds	r3, #4
 800104e:	601a      	str	r2, [r3, #0]
}
 8001050:	46c0      	nop			; (mov r8, r8)
 8001052:	46bd      	mov	sp, r7
 8001054:	b003      	add	sp, #12
 8001056:	bd90      	pop	{r4, r7, pc}
 8001058:	e000e100 	.word	0xe000e100
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	1e5a      	subs	r2, r3, #1
 800106c:	2380      	movs	r3, #128	; 0x80
 800106e:	045b      	lsls	r3, r3, #17
 8001070:	429a      	cmp	r2, r3
 8001072:	d301      	bcc.n	8001078 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001074:	2301      	movs	r3, #1
 8001076:	e010      	b.n	800109a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001078:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <SysTick_Config+0x44>)
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	3a01      	subs	r2, #1
 800107e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001080:	2301      	movs	r3, #1
 8001082:	425b      	negs	r3, r3
 8001084:	2103      	movs	r1, #3
 8001086:	0018      	movs	r0, r3
 8001088:	f7ff ff7c 	bl	8000f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800108c:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <SysTick_Config+0x44>)
 800108e:	2200      	movs	r2, #0
 8001090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001092:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <SysTick_Config+0x44>)
 8001094:	2207      	movs	r2, #7
 8001096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001098:	2300      	movs	r3, #0
}
 800109a:	0018      	movs	r0, r3
 800109c:	46bd      	mov	sp, r7
 800109e:	b002      	add	sp, #8
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	e000e010 	.word	0xe000e010

080010a8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	210f      	movs	r1, #15
 80010b4:	187b      	adds	r3, r7, r1
 80010b6:	1c02      	adds	r2, r0, #0
 80010b8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	187b      	adds	r3, r7, r1
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	b25b      	sxtb	r3, r3
 80010c2:	0011      	movs	r1, r2
 80010c4:	0018      	movs	r0, r3
 80010c6:	f7ff ff5d 	bl	8000f84 <__NVIC_SetPriority>
}
 80010ca:	46c0      	nop			; (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b004      	add	sp, #16
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	0002      	movs	r2, r0
 80010da:	1dfb      	adds	r3, r7, #7
 80010dc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010de:	1dfb      	adds	r3, r7, #7
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	b25b      	sxtb	r3, r3
 80010e4:	0018      	movs	r0, r3
 80010e6:	f7ff ff33 	bl	8000f50 <__NVIC_EnableIRQ>
}
 80010ea:	46c0      	nop			; (mov r8, r8)
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b002      	add	sp, #8
 80010f0:	bd80      	pop	{r7, pc}

080010f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	b082      	sub	sp, #8
 80010f6:	af00      	add	r7, sp, #0
 80010f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	0018      	movs	r0, r3
 80010fe:	f7ff ffaf 	bl	8001060 <SysTick_Config>
 8001102:	0003      	movs	r3, r0
}
 8001104:	0018      	movs	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	b002      	add	sp, #8
 800110a:	bd80      	pop	{r7, pc}

0800110c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
 800111c:	e039      	b.n	8001192 <HAL_CRC_Init+0x86>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7d5b      	ldrb	r3, [r3, #21]
 8001122:	b2db      	uxtb	r3, r3
 8001124:	2b00      	cmp	r3, #0
 8001126:	d106      	bne.n	8001136 <HAL_CRC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2200      	movs	r2, #0
 800112c:	751a      	strb	r2, [r3, #20]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	0018      	movs	r0, r3
 8001132:	f7ff fcdf 	bl	8000af4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2202      	movs	r2, #2
 800113a:	755a      	strb	r2, [r3, #21]
#endif /* CRC_POL_POL */

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	791b      	ldrb	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d105      	bne.n	8001150 <HAL_CRC_Init+0x44>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2201      	movs	r2, #1
 800114a:	4252      	negs	r2, r2
 800114c:	611a      	str	r2, [r3, #16]
 800114e:	e004      	b.n	800115a <HAL_CRC_Init+0x4e>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	6892      	ldr	r2, [r2, #8]
 8001158:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	2260      	movs	r2, #96	; 0x60
 8001162:	4393      	bics	r3, r2
 8001164:	0019      	movs	r1, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	68da      	ldr	r2, [r3, #12]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	430a      	orrs	r2, r1
 8001170:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	2280      	movs	r2, #128	; 0x80
 800117a:	4393      	bics	r3, r2
 800117c:	0019      	movs	r1, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	691a      	ldr	r2, [r3, #16]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	430a      	orrs	r2, r1
 8001188:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2201      	movs	r2, #1
 800118e:	755a      	strb	r2, [r3, #21]

  /* Return function status */
  return HAL_OK;
 8001190:	2300      	movs	r3, #0
}
 8001192:	0018      	movs	r0, r3
 8001194:	46bd      	mov	sp, r7
 8001196:	b002      	add	sp, #8
 8001198:	bd80      	pop	{r7, pc}

0800119a <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	b086      	sub	sp, #24
 800119e:	af00      	add	r7, sp, #0
 80011a0:	60f8      	str	r0, [r7, #12]
 80011a2:	60b9      	str	r1, [r7, #8]
 80011a4:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80011a6:	2300      	movs	r3, #0
 80011a8:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	2202      	movs	r2, #2
 80011ae:	755a      	strb	r2, [r3, #21]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	689a      	ldr	r2, [r3, #8]
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2101      	movs	r1, #1
 80011bc:	430a      	orrs	r2, r1
 80011be:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	699b      	ldr	r3, [r3, #24]
 80011c4:	2b03      	cmp	r3, #3
 80011c6:	d005      	beq.n	80011d4 <HAL_CRC_Calculate+0x3a>
 80011c8:	d82d      	bhi.n	8001226 <HAL_CRC_Calculate+0x8c>
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d019      	beq.n	8001202 <HAL_CRC_Calculate+0x68>
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d020      	beq.n	8001214 <HAL_CRC_Calculate+0x7a>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 80011d2:	e028      	b.n	8001226 <HAL_CRC_Calculate+0x8c>
      for (index = 0U; index < BufferLength; index++)
 80011d4:	2300      	movs	r3, #0
 80011d6:	617b      	str	r3, [r7, #20]
 80011d8:	e00a      	b.n	80011f0 <HAL_CRC_Calculate+0x56>
        hcrc->Instance->DR = pBuffer[index];
 80011da:	697b      	ldr	r3, [r7, #20]
 80011dc:	009b      	lsls	r3, r3, #2
 80011de:	68ba      	ldr	r2, [r7, #8]
 80011e0:	18d2      	adds	r2, r2, r3
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	6812      	ldr	r2, [r2, #0]
 80011e8:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	3301      	adds	r3, #1
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d3f0      	bcc.n	80011da <HAL_CRC_Calculate+0x40>
      temp = hcrc->Instance->DR;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	613b      	str	r3, [r7, #16]
      break;
 8001200:	e012      	b.n	8001228 <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 8001202:	687a      	ldr	r2, [r7, #4]
 8001204:	68b9      	ldr	r1, [r7, #8]
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	0018      	movs	r0, r3
 800120a:	f000 f815 	bl	8001238 <CRC_Handle_8>
 800120e:	0003      	movs	r3, r0
 8001210:	613b      	str	r3, [r7, #16]
      break;
 8001212:	e009      	b.n	8001228 <HAL_CRC_Calculate+0x8e>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	68b9      	ldr	r1, [r7, #8]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	0018      	movs	r0, r3
 800121c:	f000 f89d 	bl	800135a <CRC_Handle_16>
 8001220:	0003      	movs	r3, r0
 8001222:	613b      	str	r3, [r7, #16]
      break;
 8001224:	e000      	b.n	8001228 <HAL_CRC_Calculate+0x8e>
      break;
 8001226:	46c0      	nop			; (mov r8, r8)
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	2201      	movs	r2, #1
 800122c:	755a      	strb	r2, [r3, #21]

  /* Return the CRC computed value */
  return temp;
 800122e:	693b      	ldr	r3, [r7, #16]
}
 8001230:	0018      	movs	r0, r3
 8001232:	46bd      	mov	sp, r7
 8001234:	b006      	add	sp, #24
 8001236:	bd80      	pop	{r7, pc}

08001238 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
 8001248:	e023      	b.n	8001292 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	68ba      	ldr	r2, [r7, #8]
 8001250:	18d3      	adds	r3, r2, r3
 8001252:	781b      	ldrb	r3, [r3, #0]
 8001254:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	3301      	adds	r3, #1
 800125c:	68b9      	ldr	r1, [r7, #8]
 800125e:	18cb      	adds	r3, r1, r3
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001264:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	3302      	adds	r3, #2
 800126c:	68b9      	ldr	r1, [r7, #8]
 800126e:	18cb      	adds	r3, r1, r3
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 8001274:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	3303      	adds	r3, #3
 800127c:	68b9      	ldr	r1, [r7, #8]
 800127e:	18cb      	adds	r3, r1, r3
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	0019      	movs	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 8001288:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800128a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	3301      	adds	r3, #1
 8001290:	61fb      	str	r3, [r7, #28]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	089b      	lsrs	r3, r3, #2
 8001296:	69fa      	ldr	r2, [r7, #28]
 8001298:	429a      	cmp	r2, r3
 800129a:	d3d6      	bcc.n	800124a <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	2203      	movs	r2, #3
 80012a0:	4013      	ands	r3, r2
 80012a2:	d053      	beq.n	800134c <CRC_Handle_8+0x114>
  {
    if ((BufferLength % 4U) == 1U)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2203      	movs	r2, #3
 80012a8:	4013      	ands	r3, r2
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d107      	bne.n	80012be <CRC_Handle_8+0x86>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 80012ae:	69fb      	ldr	r3, [r7, #28]
 80012b0:	009b      	lsls	r3, r3, #2
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	18d2      	adds	r2, r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	7812      	ldrb	r2, [r2, #0]
 80012bc:	701a      	strb	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 2U)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2203      	movs	r2, #3
 80012c2:	4013      	ands	r3, r2
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d119      	bne.n	80012fc <CRC_Handle_8+0xc4>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	18d3      	adds	r3, r2, r3
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	021b      	lsls	r3, r3, #8
 80012d4:	b21a      	sxth	r2, r3
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	3301      	adds	r3, #1
 80012dc:	68b9      	ldr	r1, [r7, #8]
 80012de:	18cb      	adds	r3, r1, r3
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	4313      	orrs	r3, r2
 80012e6:	b21a      	sxth	r2, r3
 80012e8:	211a      	movs	r1, #26
 80012ea:	187b      	adds	r3, r7, r1
 80012ec:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	617b      	str	r3, [r7, #20]
      *pReg = data;
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	187a      	adds	r2, r7, r1
 80012f8:	8812      	ldrh	r2, [r2, #0]
 80012fa:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2203      	movs	r2, #3
 8001300:	4013      	ands	r3, r2
 8001302:	2b03      	cmp	r3, #3
 8001304:	d122      	bne.n	800134c <CRC_Handle_8+0x114>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	18d3      	adds	r3, r2, r3
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	b21a      	sxth	r2, r3
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	3301      	adds	r3, #1
 800131a:	68b9      	ldr	r1, [r7, #8]
 800131c:	18cb      	adds	r3, r1, r3
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b21b      	sxth	r3, r3
 8001322:	4313      	orrs	r3, r2
 8001324:	b21a      	sxth	r2, r3
 8001326:	211a      	movs	r1, #26
 8001328:	187b      	adds	r3, r7, r1
 800132a:	801a      	strh	r2, [r3, #0]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	187a      	adds	r2, r7, r1
 8001336:	8812      	ldrh	r2, [r2, #0]
 8001338:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	009b      	lsls	r3, r3, #2
 800133e:	3302      	adds	r3, #2
 8001340:	68ba      	ldr	r2, [r7, #8]
 8001342:	18d2      	adds	r2, r2, r3
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	7812      	ldrb	r2, [r2, #0]
 800134a:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
}
 8001352:	0018      	movs	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	b008      	add	sp, #32
 8001358:	bd80      	pop	{r7, pc}

0800135a <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b086      	sub	sp, #24
 800135e:	af00      	add	r7, sp, #0
 8001360:	60f8      	str	r0, [r7, #12]
 8001362:	60b9      	str	r1, [r7, #8]
 8001364:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 8001366:	2300      	movs	r3, #0
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	e013      	b.n	8001394 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	68ba      	ldr	r2, [r7, #8]
 8001372:	18d3      	adds	r3, r2, r3
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	041a      	lsls	r2, r3, #16
 8001378:	697b      	ldr	r3, [r7, #20]
 800137a:	009b      	lsls	r3, r3, #2
 800137c:	3302      	adds	r3, #2
 800137e:	68b9      	ldr	r1, [r7, #8]
 8001380:	18cb      	adds	r3, r1, r3
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	0019      	movs	r1, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	430a      	orrs	r2, r1
 800138c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	3301      	adds	r3, #1
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	085b      	lsrs	r3, r3, #1
 8001398:	697a      	ldr	r2, [r7, #20]
 800139a:	429a      	cmp	r2, r3
 800139c:	d3e6      	bcc.n	800136c <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	4013      	ands	r3, r2
 80013a4:	d009      	beq.n	80013ba <CRC_Handle_16+0x60>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	68ba      	ldr	r2, [r7, #8]
 80013b2:	18d3      	adds	r3, r2, r3
 80013b4:	881a      	ldrh	r2, [r3, #0]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	681b      	ldr	r3, [r3, #0]
}
 80013c0:	0018      	movs	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	b006      	add	sp, #24
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013d0:	210f      	movs	r1, #15
 80013d2:	187b      	adds	r3, r7, r1
 80013d4:	2200      	movs	r2, #0
 80013d6:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2221      	movs	r2, #33	; 0x21
 80013dc:	5c9b      	ldrb	r3, [r3, r2]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d006      	beq.n	80013f2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2204      	movs	r2, #4
 80013e8:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 80013ea:	187b      	adds	r3, r7, r1
 80013ec:	2201      	movs	r2, #1
 80013ee:	701a      	strb	r2, [r3, #0]
 80013f0:	e028      	b.n	8001444 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	681a      	ldr	r2, [r3, #0]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	210e      	movs	r1, #14
 80013fe:	438a      	bics	r2, r1
 8001400:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2101      	movs	r1, #1
 800140e:	438a      	bics	r2, r1
 8001410:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800141a:	2101      	movs	r1, #1
 800141c:	4091      	lsls	r1, r2
 800141e:	000a      	movs	r2, r1
 8001420:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2221      	movs	r2, #33	; 0x21
 8001426:	2101      	movs	r1, #1
 8001428:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2220      	movs	r2, #32
 800142e:	2100      	movs	r1, #0
 8001430:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001436:	2b00      	cmp	r3, #0
 8001438:	d004      	beq.n	8001444 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	0010      	movs	r0, r2
 8001442:	4798      	blx	r3
    }
  }
  return status;
 8001444:	230f      	movs	r3, #15
 8001446:	18fb      	adds	r3, r7, r3
 8001448:	781b      	ldrb	r3, [r3, #0]
}
 800144a:	0018      	movs	r0, r3
 800144c:	46bd      	mov	sp, r7
 800144e:	b004      	add	sp, #16
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800145e:	2300      	movs	r3, #0
 8001460:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001462:	e149      	b.n	80016f8 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2101      	movs	r1, #1
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	4091      	lsls	r1, r2
 800146e:	000a      	movs	r2, r1
 8001470:	4013      	ands	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d100      	bne.n	800147c <HAL_GPIO_Init+0x28>
 800147a:	e13a      	b.n	80016f2 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	2203      	movs	r2, #3
 8001482:	4013      	ands	r3, r2
 8001484:	2b01      	cmp	r3, #1
 8001486:	d005      	beq.n	8001494 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	2203      	movs	r2, #3
 800148e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001490:	2b02      	cmp	r3, #2
 8001492:	d130      	bne.n	80014f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	2203      	movs	r2, #3
 80014a0:	409a      	lsls	r2, r3
 80014a2:	0013      	movs	r3, r2
 80014a4:	43da      	mvns	r2, r3
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	4013      	ands	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	68da      	ldr	r2, [r3, #12]
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	409a      	lsls	r2, r3
 80014b6:	0013      	movs	r3, r2
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014ca:	2201      	movs	r2, #1
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	409a      	lsls	r2, r3
 80014d0:	0013      	movs	r3, r2
 80014d2:	43da      	mvns	r2, r3
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	4013      	ands	r3, r2
 80014d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	091b      	lsrs	r3, r3, #4
 80014e0:	2201      	movs	r2, #1
 80014e2:	401a      	ands	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	409a      	lsls	r2, r3
 80014e8:	0013      	movs	r3, r2
 80014ea:	693a      	ldr	r2, [r7, #16]
 80014ec:	4313      	orrs	r3, r2
 80014ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	693a      	ldr	r2, [r7, #16]
 80014f4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	2203      	movs	r2, #3
 80014fc:	4013      	ands	r3, r2
 80014fe:	2b03      	cmp	r3, #3
 8001500:	d017      	beq.n	8001532 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	68db      	ldr	r3, [r3, #12]
 8001506:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	2203      	movs	r2, #3
 800150e:	409a      	lsls	r2, r3
 8001510:	0013      	movs	r3, r2
 8001512:	43da      	mvns	r2, r3
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	689a      	ldr	r2, [r3, #8]
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	409a      	lsls	r2, r3
 8001524:	0013      	movs	r3, r2
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	693a      	ldr	r2, [r7, #16]
 8001530:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	2203      	movs	r2, #3
 8001538:	4013      	ands	r3, r2
 800153a:	2b02      	cmp	r3, #2
 800153c:	d123      	bne.n	8001586 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	08da      	lsrs	r2, r3, #3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3208      	adds	r2, #8
 8001546:	0092      	lsls	r2, r2, #2
 8001548:	58d3      	ldr	r3, [r2, r3]
 800154a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800154c:	697b      	ldr	r3, [r7, #20]
 800154e:	2207      	movs	r2, #7
 8001550:	4013      	ands	r3, r2
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	220f      	movs	r2, #15
 8001556:	409a      	lsls	r2, r3
 8001558:	0013      	movs	r3, r2
 800155a:	43da      	mvns	r2, r3
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	4013      	ands	r3, r2
 8001560:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	691a      	ldr	r2, [r3, #16]
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	2107      	movs	r1, #7
 800156a:	400b      	ands	r3, r1
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	409a      	lsls	r2, r3
 8001570:	0013      	movs	r3, r2
 8001572:	693a      	ldr	r2, [r7, #16]
 8001574:	4313      	orrs	r3, r2
 8001576:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	08da      	lsrs	r2, r3, #3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3208      	adds	r2, #8
 8001580:	0092      	lsls	r2, r2, #2
 8001582:	6939      	ldr	r1, [r7, #16]
 8001584:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	2203      	movs	r2, #3
 8001592:	409a      	lsls	r2, r3
 8001594:	0013      	movs	r3, r2
 8001596:	43da      	mvns	r2, r3
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	4013      	ands	r3, r2
 800159c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2203      	movs	r2, #3
 80015a4:	401a      	ands	r2, r3
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	409a      	lsls	r2, r3
 80015ac:	0013      	movs	r3, r2
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	4313      	orrs	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	23c0      	movs	r3, #192	; 0xc0
 80015c0:	029b      	lsls	r3, r3, #10
 80015c2:	4013      	ands	r3, r2
 80015c4:	d100      	bne.n	80015c8 <HAL_GPIO_Init+0x174>
 80015c6:	e094      	b.n	80016f2 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c8:	4b51      	ldr	r3, [pc, #324]	; (8001710 <HAL_GPIO_Init+0x2bc>)
 80015ca:	699a      	ldr	r2, [r3, #24]
 80015cc:	4b50      	ldr	r3, [pc, #320]	; (8001710 <HAL_GPIO_Init+0x2bc>)
 80015ce:	2101      	movs	r1, #1
 80015d0:	430a      	orrs	r2, r1
 80015d2:	619a      	str	r2, [r3, #24]
 80015d4:	4b4e      	ldr	r3, [pc, #312]	; (8001710 <HAL_GPIO_Init+0x2bc>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	2201      	movs	r2, #1
 80015da:	4013      	ands	r3, r2
 80015dc:	60bb      	str	r3, [r7, #8]
 80015de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80015e0:	4a4c      	ldr	r2, [pc, #304]	; (8001714 <HAL_GPIO_Init+0x2c0>)
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	089b      	lsrs	r3, r3, #2
 80015e6:	3302      	adds	r3, #2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	589b      	ldr	r3, [r3, r2]
 80015ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2203      	movs	r2, #3
 80015f2:	4013      	ands	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	220f      	movs	r2, #15
 80015f8:	409a      	lsls	r2, r3
 80015fa:	0013      	movs	r3, r2
 80015fc:	43da      	mvns	r2, r3
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	4013      	ands	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	2390      	movs	r3, #144	; 0x90
 8001608:	05db      	lsls	r3, r3, #23
 800160a:	429a      	cmp	r2, r3
 800160c:	d00d      	beq.n	800162a <HAL_GPIO_Init+0x1d6>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	4a41      	ldr	r2, [pc, #260]	; (8001718 <HAL_GPIO_Init+0x2c4>)
 8001612:	4293      	cmp	r3, r2
 8001614:	d007      	beq.n	8001626 <HAL_GPIO_Init+0x1d2>
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a40      	ldr	r2, [pc, #256]	; (800171c <HAL_GPIO_Init+0x2c8>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d101      	bne.n	8001622 <HAL_GPIO_Init+0x1ce>
 800161e:	2302      	movs	r3, #2
 8001620:	e004      	b.n	800162c <HAL_GPIO_Init+0x1d8>
 8001622:	2305      	movs	r3, #5
 8001624:	e002      	b.n	800162c <HAL_GPIO_Init+0x1d8>
 8001626:	2301      	movs	r3, #1
 8001628:	e000      	b.n	800162c <HAL_GPIO_Init+0x1d8>
 800162a:	2300      	movs	r3, #0
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	2103      	movs	r1, #3
 8001630:	400a      	ands	r2, r1
 8001632:	0092      	lsls	r2, r2, #2
 8001634:	4093      	lsls	r3, r2
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	4313      	orrs	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800163c:	4935      	ldr	r1, [pc, #212]	; (8001714 <HAL_GPIO_Init+0x2c0>)
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	089b      	lsrs	r3, r3, #2
 8001642:	3302      	adds	r3, #2
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	693a      	ldr	r2, [r7, #16]
 8001648:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800164a:	4b35      	ldr	r3, [pc, #212]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	43da      	mvns	r2, r3
 8001654:	693b      	ldr	r3, [r7, #16]
 8001656:	4013      	ands	r3, r2
 8001658:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	2380      	movs	r3, #128	; 0x80
 8001660:	035b      	lsls	r3, r3, #13
 8001662:	4013      	ands	r3, r2
 8001664:	d003      	beq.n	800166e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8001666:	693a      	ldr	r2, [r7, #16]
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	4313      	orrs	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800166e:	4b2c      	ldr	r3, [pc, #176]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001674:	4b2a      	ldr	r3, [pc, #168]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	43da      	mvns	r2, r3
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	4013      	ands	r3, r2
 8001682:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	2380      	movs	r3, #128	; 0x80
 800168a:	039b      	lsls	r3, r3, #14
 800168c:	4013      	ands	r3, r2
 800168e:	d003      	beq.n	8001698 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	4313      	orrs	r3, r2
 8001696:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001698:	4b21      	ldr	r3, [pc, #132]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800169e:	4b20      	ldr	r3, [pc, #128]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	43da      	mvns	r2, r3
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	4013      	ands	r3, r2
 80016ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685a      	ldr	r2, [r3, #4]
 80016b2:	2380      	movs	r3, #128	; 0x80
 80016b4:	029b      	lsls	r3, r3, #10
 80016b6:	4013      	ands	r3, r2
 80016b8:	d003      	beq.n	80016c2 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80016ba:	693a      	ldr	r2, [r7, #16]
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4313      	orrs	r3, r2
 80016c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80016c2:	4b17      	ldr	r3, [pc, #92]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80016c8:	4b15      	ldr	r3, [pc, #84]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	43da      	mvns	r2, r3
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	4013      	ands	r3, r2
 80016d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	2380      	movs	r3, #128	; 0x80
 80016de:	025b      	lsls	r3, r3, #9
 80016e0:	4013      	ands	r3, r2
 80016e2:	d003      	beq.n	80016ec <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <HAL_GPIO_Init+0x2cc>)
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	3301      	adds	r3, #1
 80016f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	40da      	lsrs	r2, r3
 8001700:	1e13      	subs	r3, r2, #0
 8001702:	d000      	beq.n	8001706 <HAL_GPIO_Init+0x2b2>
 8001704:	e6ae      	b.n	8001464 <HAL_GPIO_Init+0x10>
  } 
}
 8001706:	46c0      	nop			; (mov r8, r8)
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	46bd      	mov	sp, r7
 800170c:	b006      	add	sp, #24
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40021000 	.word	0x40021000
 8001714:	40010000 	.word	0x40010000
 8001718:	48000400 	.word	0x48000400
 800171c:	48000800 	.word	0x48000800
 8001720:	40010400 	.word	0x40010400

08001724 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	0008      	movs	r0, r1
 800172e:	0011      	movs	r1, r2
 8001730:	1cbb      	adds	r3, r7, #2
 8001732:	1c02      	adds	r2, r0, #0
 8001734:	801a      	strh	r2, [r3, #0]
 8001736:	1c7b      	adds	r3, r7, #1
 8001738:	1c0a      	adds	r2, r1, #0
 800173a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800173c:	1c7b      	adds	r3, r7, #1
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d004      	beq.n	800174e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001744:	1cbb      	adds	r3, r7, #2
 8001746:	881a      	ldrh	r2, [r3, #0]
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800174c:	e003      	b.n	8001756 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800174e:	1cbb      	adds	r3, r7, #2
 8001750:	881a      	ldrh	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	46bd      	mov	sp, r7
 800175a:	b002      	add	sp, #8
 800175c:	bd80      	pop	{r7, pc}
	...

08001760 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b088      	sub	sp, #32
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d102      	bne.n	8001774 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	f000 fb76 	bl	8001e60 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2201      	movs	r2, #1
 800177a:	4013      	ands	r3, r2
 800177c:	d100      	bne.n	8001780 <HAL_RCC_OscConfig+0x20>
 800177e:	e08e      	b.n	800189e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001780:	4bc5      	ldr	r3, [pc, #788]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	220c      	movs	r2, #12
 8001786:	4013      	ands	r3, r2
 8001788:	2b04      	cmp	r3, #4
 800178a:	d00e      	beq.n	80017aa <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800178c:	4bc2      	ldr	r3, [pc, #776]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	220c      	movs	r2, #12
 8001792:	4013      	ands	r3, r2
 8001794:	2b08      	cmp	r3, #8
 8001796:	d117      	bne.n	80017c8 <HAL_RCC_OscConfig+0x68>
 8001798:	4bbf      	ldr	r3, [pc, #764]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	23c0      	movs	r3, #192	; 0xc0
 800179e:	025b      	lsls	r3, r3, #9
 80017a0:	401a      	ands	r2, r3
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	025b      	lsls	r3, r3, #9
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d10e      	bne.n	80017c8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017aa:	4bbb      	ldr	r3, [pc, #748]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	2380      	movs	r3, #128	; 0x80
 80017b0:	029b      	lsls	r3, r3, #10
 80017b2:	4013      	ands	r3, r2
 80017b4:	d100      	bne.n	80017b8 <HAL_RCC_OscConfig+0x58>
 80017b6:	e071      	b.n	800189c <HAL_RCC_OscConfig+0x13c>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d000      	beq.n	80017c2 <HAL_RCC_OscConfig+0x62>
 80017c0:	e06c      	b.n	800189c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	f000 fb4c 	bl	8001e60 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d107      	bne.n	80017e0 <HAL_RCC_OscConfig+0x80>
 80017d0:	4bb1      	ldr	r3, [pc, #708]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4bb0      	ldr	r3, [pc, #704]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80017d6:	2180      	movs	r1, #128	; 0x80
 80017d8:	0249      	lsls	r1, r1, #9
 80017da:	430a      	orrs	r2, r1
 80017dc:	601a      	str	r2, [r3, #0]
 80017de:	e02f      	b.n	8001840 <HAL_RCC_OscConfig+0xe0>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10c      	bne.n	8001802 <HAL_RCC_OscConfig+0xa2>
 80017e8:	4bab      	ldr	r3, [pc, #684]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	4baa      	ldr	r3, [pc, #680]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80017ee:	49ab      	ldr	r1, [pc, #684]	; (8001a9c <HAL_RCC_OscConfig+0x33c>)
 80017f0:	400a      	ands	r2, r1
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	4ba8      	ldr	r3, [pc, #672]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	4ba7      	ldr	r3, [pc, #668]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80017fa:	49a9      	ldr	r1, [pc, #676]	; (8001aa0 <HAL_RCC_OscConfig+0x340>)
 80017fc:	400a      	ands	r2, r1
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	e01e      	b.n	8001840 <HAL_RCC_OscConfig+0xe0>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b05      	cmp	r3, #5
 8001808:	d10e      	bne.n	8001828 <HAL_RCC_OscConfig+0xc8>
 800180a:	4ba3      	ldr	r3, [pc, #652]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	4ba2      	ldr	r3, [pc, #648]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001810:	2180      	movs	r1, #128	; 0x80
 8001812:	02c9      	lsls	r1, r1, #11
 8001814:	430a      	orrs	r2, r1
 8001816:	601a      	str	r2, [r3, #0]
 8001818:	4b9f      	ldr	r3, [pc, #636]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b9e      	ldr	r3, [pc, #632]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800181e:	2180      	movs	r1, #128	; 0x80
 8001820:	0249      	lsls	r1, r1, #9
 8001822:	430a      	orrs	r2, r1
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	e00b      	b.n	8001840 <HAL_RCC_OscConfig+0xe0>
 8001828:	4b9b      	ldr	r3, [pc, #620]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	4b9a      	ldr	r3, [pc, #616]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800182e:	499b      	ldr	r1, [pc, #620]	; (8001a9c <HAL_RCC_OscConfig+0x33c>)
 8001830:	400a      	ands	r2, r1
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	4b98      	ldr	r3, [pc, #608]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4b97      	ldr	r3, [pc, #604]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800183a:	4999      	ldr	r1, [pc, #612]	; (8001aa0 <HAL_RCC_OscConfig+0x340>)
 800183c:	400a      	ands	r2, r1
 800183e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d014      	beq.n	8001872 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001848:	f7ff fb78 	bl	8000f3c <HAL_GetTick>
 800184c:	0003      	movs	r3, r0
 800184e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001850:	e008      	b.n	8001864 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001852:	f7ff fb73 	bl	8000f3c <HAL_GetTick>
 8001856:	0002      	movs	r2, r0
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	1ad3      	subs	r3, r2, r3
 800185c:	2b64      	cmp	r3, #100	; 0x64
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e2fd      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001864:	4b8c      	ldr	r3, [pc, #560]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	2380      	movs	r3, #128	; 0x80
 800186a:	029b      	lsls	r3, r3, #10
 800186c:	4013      	ands	r3, r2
 800186e:	d0f0      	beq.n	8001852 <HAL_RCC_OscConfig+0xf2>
 8001870:	e015      	b.n	800189e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001872:	f7ff fb63 	bl	8000f3c <HAL_GetTick>
 8001876:	0003      	movs	r3, r0
 8001878:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187a:	e008      	b.n	800188e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800187c:	f7ff fb5e 	bl	8000f3c <HAL_GetTick>
 8001880:	0002      	movs	r2, r0
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b64      	cmp	r3, #100	; 0x64
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e2e8      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800188e:	4b82      	ldr	r3, [pc, #520]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	029b      	lsls	r3, r3, #10
 8001896:	4013      	ands	r3, r2
 8001898:	d1f0      	bne.n	800187c <HAL_RCC_OscConfig+0x11c>
 800189a:	e000      	b.n	800189e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800189c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2202      	movs	r2, #2
 80018a4:	4013      	ands	r3, r2
 80018a6:	d100      	bne.n	80018aa <HAL_RCC_OscConfig+0x14a>
 80018a8:	e06c      	b.n	8001984 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80018aa:	4b7b      	ldr	r3, [pc, #492]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	220c      	movs	r2, #12
 80018b0:	4013      	ands	r3, r2
 80018b2:	d00e      	beq.n	80018d2 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80018b4:	4b78      	ldr	r3, [pc, #480]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	220c      	movs	r2, #12
 80018ba:	4013      	ands	r3, r2
 80018bc:	2b08      	cmp	r3, #8
 80018be:	d11f      	bne.n	8001900 <HAL_RCC_OscConfig+0x1a0>
 80018c0:	4b75      	ldr	r3, [pc, #468]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80018c2:	685a      	ldr	r2, [r3, #4]
 80018c4:	23c0      	movs	r3, #192	; 0xc0
 80018c6:	025b      	lsls	r3, r3, #9
 80018c8:	401a      	ands	r2, r3
 80018ca:	2380      	movs	r3, #128	; 0x80
 80018cc:	021b      	lsls	r3, r3, #8
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d116      	bne.n	8001900 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018d2:	4b71      	ldr	r3, [pc, #452]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2202      	movs	r2, #2
 80018d8:	4013      	ands	r3, r2
 80018da:	d005      	beq.n	80018e8 <HAL_RCC_OscConfig+0x188>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 80018e4:	2301      	movs	r3, #1
 80018e6:	e2bb      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e8:	4b6b      	ldr	r3, [pc, #428]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	22f8      	movs	r2, #248	; 0xf8
 80018ee:	4393      	bics	r3, r2
 80018f0:	0019      	movs	r1, r3
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	00da      	lsls	r2, r3, #3
 80018f8:	4b67      	ldr	r3, [pc, #412]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80018fa:	430a      	orrs	r2, r1
 80018fc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018fe:	e041      	b.n	8001984 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d024      	beq.n	8001952 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001908:	4b63      	ldr	r3, [pc, #396]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	4b62      	ldr	r3, [pc, #392]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800190e:	2101      	movs	r1, #1
 8001910:	430a      	orrs	r2, r1
 8001912:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001914:	f7ff fb12 	bl	8000f3c <HAL_GetTick>
 8001918:	0003      	movs	r3, r0
 800191a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800191e:	f7ff fb0d 	bl	8000f3c <HAL_GetTick>
 8001922:	0002      	movs	r2, r0
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b02      	cmp	r3, #2
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e297      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001930:	4b59      	ldr	r3, [pc, #356]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2202      	movs	r2, #2
 8001936:	4013      	ands	r3, r2
 8001938:	d0f1      	beq.n	800191e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193a:	4b57      	ldr	r3, [pc, #348]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	22f8      	movs	r2, #248	; 0xf8
 8001940:	4393      	bics	r3, r2
 8001942:	0019      	movs	r1, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	691b      	ldr	r3, [r3, #16]
 8001948:	00da      	lsls	r2, r3, #3
 800194a:	4b53      	ldr	r3, [pc, #332]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800194c:	430a      	orrs	r2, r1
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	e018      	b.n	8001984 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001952:	4b51      	ldr	r3, [pc, #324]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	4b50      	ldr	r3, [pc, #320]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001958:	2101      	movs	r1, #1
 800195a:	438a      	bics	r2, r1
 800195c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195e:	f7ff faed 	bl	8000f3c <HAL_GetTick>
 8001962:	0003      	movs	r3, r0
 8001964:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001968:	f7ff fae8 	bl	8000f3c <HAL_GetTick>
 800196c:	0002      	movs	r2, r0
 800196e:	69bb      	ldr	r3, [r7, #24]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e272      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800197a:	4b47      	ldr	r3, [pc, #284]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2202      	movs	r2, #2
 8001980:	4013      	ands	r3, r2
 8001982:	d1f1      	bne.n	8001968 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2208      	movs	r2, #8
 800198a:	4013      	ands	r3, r2
 800198c:	d036      	beq.n	80019fc <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69db      	ldr	r3, [r3, #28]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d019      	beq.n	80019ca <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001996:	4b40      	ldr	r3, [pc, #256]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001998:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800199a:	4b3f      	ldr	r3, [pc, #252]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 800199c:	2101      	movs	r1, #1
 800199e:	430a      	orrs	r2, r1
 80019a0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019a2:	f7ff facb 	bl	8000f3c <HAL_GetTick>
 80019a6:	0003      	movs	r3, r0
 80019a8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019ac:	f7ff fac6 	bl	8000f3c <HAL_GetTick>
 80019b0:	0002      	movs	r2, r0
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e250      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019be:	4b36      	ldr	r3, [pc, #216]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80019c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c2:	2202      	movs	r2, #2
 80019c4:	4013      	ands	r3, r2
 80019c6:	d0f1      	beq.n	80019ac <HAL_RCC_OscConfig+0x24c>
 80019c8:	e018      	b.n	80019fc <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019ca:	4b33      	ldr	r3, [pc, #204]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80019cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019ce:	4b32      	ldr	r3, [pc, #200]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80019d0:	2101      	movs	r1, #1
 80019d2:	438a      	bics	r2, r1
 80019d4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019d6:	f7ff fab1 	bl	8000f3c <HAL_GetTick>
 80019da:	0003      	movs	r3, r0
 80019dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019e0:	f7ff faac 	bl	8000f3c <HAL_GetTick>
 80019e4:	0002      	movs	r2, r0
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e236      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f2:	4b29      	ldr	r3, [pc, #164]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 80019f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f6:	2202      	movs	r2, #2
 80019f8:	4013      	ands	r3, r2
 80019fa:	d1f1      	bne.n	80019e0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2204      	movs	r2, #4
 8001a02:	4013      	ands	r3, r2
 8001a04:	d100      	bne.n	8001a08 <HAL_RCC_OscConfig+0x2a8>
 8001a06:	e0b5      	b.n	8001b74 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a08:	201f      	movs	r0, #31
 8001a0a:	183b      	adds	r3, r7, r0
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a10:	4b21      	ldr	r3, [pc, #132]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001a12:	69da      	ldr	r2, [r3, #28]
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	055b      	lsls	r3, r3, #21
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d110      	bne.n	8001a3e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001a1e:	69da      	ldr	r2, [r3, #28]
 8001a20:	4b1d      	ldr	r3, [pc, #116]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001a22:	2180      	movs	r1, #128	; 0x80
 8001a24:	0549      	lsls	r1, r1, #21
 8001a26:	430a      	orrs	r2, r1
 8001a28:	61da      	str	r2, [r3, #28]
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001a2c:	69da      	ldr	r2, [r3, #28]
 8001a2e:	2380      	movs	r3, #128	; 0x80
 8001a30:	055b      	lsls	r3, r3, #21
 8001a32:	4013      	ands	r3, r2
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a38:	183b      	adds	r3, r7, r0
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a3e:	4b19      	ldr	r3, [pc, #100]	; (8001aa4 <HAL_RCC_OscConfig+0x344>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	2380      	movs	r3, #128	; 0x80
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	4013      	ands	r3, r2
 8001a48:	d11a      	bne.n	8001a80 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a4a:	4b16      	ldr	r3, [pc, #88]	; (8001aa4 <HAL_RCC_OscConfig+0x344>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_RCC_OscConfig+0x344>)
 8001a50:	2180      	movs	r1, #128	; 0x80
 8001a52:	0049      	lsls	r1, r1, #1
 8001a54:	430a      	orrs	r2, r1
 8001a56:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a58:	f7ff fa70 	bl	8000f3c <HAL_GetTick>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a60:	e008      	b.n	8001a74 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a62:	f7ff fa6b 	bl	8000f3c <HAL_GetTick>
 8001a66:	0002      	movs	r2, r0
 8001a68:	69bb      	ldr	r3, [r7, #24]
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	2b64      	cmp	r3, #100	; 0x64
 8001a6e:	d901      	bls.n	8001a74 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8001a70:	2303      	movs	r3, #3
 8001a72:	e1f5      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a74:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <HAL_RCC_OscConfig+0x344>)
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	2380      	movs	r3, #128	; 0x80
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d0f0      	beq.n	8001a62 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d10f      	bne.n	8001aa8 <HAL_RCC_OscConfig+0x348>
 8001a88:	4b03      	ldr	r3, [pc, #12]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001a8a:	6a1a      	ldr	r2, [r3, #32]
 8001a8c:	4b02      	ldr	r3, [pc, #8]	; (8001a98 <HAL_RCC_OscConfig+0x338>)
 8001a8e:	2101      	movs	r1, #1
 8001a90:	430a      	orrs	r2, r1
 8001a92:	621a      	str	r2, [r3, #32]
 8001a94:	e036      	b.n	8001b04 <HAL_RCC_OscConfig+0x3a4>
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	40021000 	.word	0x40021000
 8001a9c:	fffeffff 	.word	0xfffeffff
 8001aa0:	fffbffff 	.word	0xfffbffff
 8001aa4:	40007000 	.word	0x40007000
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10c      	bne.n	8001aca <HAL_RCC_OscConfig+0x36a>
 8001ab0:	4bca      	ldr	r3, [pc, #808]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ab2:	6a1a      	ldr	r2, [r3, #32]
 8001ab4:	4bc9      	ldr	r3, [pc, #804]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	438a      	bics	r2, r1
 8001aba:	621a      	str	r2, [r3, #32]
 8001abc:	4bc7      	ldr	r3, [pc, #796]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001abe:	6a1a      	ldr	r2, [r3, #32]
 8001ac0:	4bc6      	ldr	r3, [pc, #792]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ac2:	2104      	movs	r1, #4
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	621a      	str	r2, [r3, #32]
 8001ac8:	e01c      	b.n	8001b04 <HAL_RCC_OscConfig+0x3a4>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	2b05      	cmp	r3, #5
 8001ad0:	d10c      	bne.n	8001aec <HAL_RCC_OscConfig+0x38c>
 8001ad2:	4bc2      	ldr	r3, [pc, #776]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ad4:	6a1a      	ldr	r2, [r3, #32]
 8001ad6:	4bc1      	ldr	r3, [pc, #772]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ad8:	2104      	movs	r1, #4
 8001ada:	430a      	orrs	r2, r1
 8001adc:	621a      	str	r2, [r3, #32]
 8001ade:	4bbf      	ldr	r3, [pc, #764]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ae0:	6a1a      	ldr	r2, [r3, #32]
 8001ae2:	4bbe      	ldr	r3, [pc, #760]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	430a      	orrs	r2, r1
 8001ae8:	621a      	str	r2, [r3, #32]
 8001aea:	e00b      	b.n	8001b04 <HAL_RCC_OscConfig+0x3a4>
 8001aec:	4bbb      	ldr	r3, [pc, #748]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001aee:	6a1a      	ldr	r2, [r3, #32]
 8001af0:	4bba      	ldr	r3, [pc, #744]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001af2:	2101      	movs	r1, #1
 8001af4:	438a      	bics	r2, r1
 8001af6:	621a      	str	r2, [r3, #32]
 8001af8:	4bb8      	ldr	r3, [pc, #736]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001afa:	6a1a      	ldr	r2, [r3, #32]
 8001afc:	4bb7      	ldr	r3, [pc, #732]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001afe:	2104      	movs	r1, #4
 8001b00:	438a      	bics	r2, r1
 8001b02:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d014      	beq.n	8001b36 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b0c:	f7ff fa16 	bl	8000f3c <HAL_GetTick>
 8001b10:	0003      	movs	r3, r0
 8001b12:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b14:	e009      	b.n	8001b2a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b16:	f7ff fa11 	bl	8000f3c <HAL_GetTick>
 8001b1a:	0002      	movs	r2, r0
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	4aaf      	ldr	r2, [pc, #700]	; (8001de0 <HAL_RCC_OscConfig+0x680>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e19a      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2a:	4bac      	ldr	r3, [pc, #688]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b2c:	6a1b      	ldr	r3, [r3, #32]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	4013      	ands	r3, r2
 8001b32:	d0f0      	beq.n	8001b16 <HAL_RCC_OscConfig+0x3b6>
 8001b34:	e013      	b.n	8001b5e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b36:	f7ff fa01 	bl	8000f3c <HAL_GetTick>
 8001b3a:	0003      	movs	r3, r0
 8001b3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3e:	e009      	b.n	8001b54 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b40:	f7ff f9fc 	bl	8000f3c <HAL_GetTick>
 8001b44:	0002      	movs	r2, r0
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	4aa5      	ldr	r2, [pc, #660]	; (8001de0 <HAL_RCC_OscConfig+0x680>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e185      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b54:	4ba1      	ldr	r3, [pc, #644]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	2202      	movs	r2, #2
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d1f0      	bne.n	8001b40 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b5e:	231f      	movs	r3, #31
 8001b60:	18fb      	adds	r3, r7, r3
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d105      	bne.n	8001b74 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b68:	4b9c      	ldr	r3, [pc, #624]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b6a:	69da      	ldr	r2, [r3, #28]
 8001b6c:	4b9b      	ldr	r3, [pc, #620]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b6e:	499d      	ldr	r1, [pc, #628]	; (8001de4 <HAL_RCC_OscConfig+0x684>)
 8001b70:	400a      	ands	r2, r1
 8001b72:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2210      	movs	r2, #16
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d063      	beq.n	8001c46 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d12a      	bne.n	8001bdc <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001b86:	4b95      	ldr	r3, [pc, #596]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b8a:	4b94      	ldr	r3, [pc, #592]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b8c:	2104      	movs	r1, #4
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001b92:	4b92      	ldr	r3, [pc, #584]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001b96:	4b91      	ldr	r3, [pc, #580]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001b98:	2101      	movs	r1, #1
 8001b9a:	430a      	orrs	r2, r1
 8001b9c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b9e:	f7ff f9cd 	bl	8000f3c <HAL_GetTick>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ba8:	f7ff f9c8 	bl	8000f3c <HAL_GetTick>
 8001bac:	0002      	movs	r2, r0
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e152      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bba:	4b88      	ldr	r3, [pc, #544]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d0f1      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bc4:	4b85      	ldr	r3, [pc, #532]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bc8:	22f8      	movs	r2, #248	; 0xf8
 8001bca:	4393      	bics	r3, r2
 8001bcc:	0019      	movs	r1, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	00da      	lsls	r2, r3, #3
 8001bd4:	4b81      	ldr	r3, [pc, #516]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	635a      	str	r2, [r3, #52]	; 0x34
 8001bda:	e034      	b.n	8001c46 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	3305      	adds	r3, #5
 8001be2:	d111      	bne.n	8001c08 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001be4:	4b7d      	ldr	r3, [pc, #500]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001be6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001be8:	4b7c      	ldr	r3, [pc, #496]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001bea:	2104      	movs	r1, #4
 8001bec:	438a      	bics	r2, r1
 8001bee:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bf0:	4b7a      	ldr	r3, [pc, #488]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001bf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bf4:	22f8      	movs	r2, #248	; 0xf8
 8001bf6:	4393      	bics	r3, r2
 8001bf8:	0019      	movs	r1, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	699b      	ldr	r3, [r3, #24]
 8001bfe:	00da      	lsls	r2, r3, #3
 8001c00:	4b76      	ldr	r3, [pc, #472]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c02:	430a      	orrs	r2, r1
 8001c04:	635a      	str	r2, [r3, #52]	; 0x34
 8001c06:	e01e      	b.n	8001c46 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001c08:	4b74      	ldr	r3, [pc, #464]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c0c:	4b73      	ldr	r3, [pc, #460]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c0e:	2104      	movs	r1, #4
 8001c10:	430a      	orrs	r2, r1
 8001c12:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001c14:	4b71      	ldr	r3, [pc, #452]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c18:	4b70      	ldr	r3, [pc, #448]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	438a      	bics	r2, r1
 8001c1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c20:	f7ff f98c 	bl	8000f3c <HAL_GetTick>
 8001c24:	0003      	movs	r3, r0
 8001c26:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c28:	e008      	b.n	8001c3c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001c2a:	f7ff f987 	bl	8000f3c <HAL_GetTick>
 8001c2e:	0002      	movs	r2, r0
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	1ad3      	subs	r3, r2, r3
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d901      	bls.n	8001c3c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	e111      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001c3c:	4b67      	ldr	r3, [pc, #412]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c40:	2202      	movs	r2, #2
 8001c42:	4013      	ands	r3, r2
 8001c44:	d1f1      	bne.n	8001c2a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2220      	movs	r2, #32
 8001c4c:	4013      	ands	r3, r2
 8001c4e:	d05c      	beq.n	8001d0a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001c50:	4b62      	ldr	r3, [pc, #392]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	220c      	movs	r2, #12
 8001c56:	4013      	ands	r3, r2
 8001c58:	2b0c      	cmp	r3, #12
 8001c5a:	d00e      	beq.n	8001c7a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001c5c:	4b5f      	ldr	r3, [pc, #380]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	220c      	movs	r2, #12
 8001c62:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001c64:	2b08      	cmp	r3, #8
 8001c66:	d114      	bne.n	8001c92 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001c68:	4b5c      	ldr	r3, [pc, #368]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	23c0      	movs	r3, #192	; 0xc0
 8001c6e:	025b      	lsls	r3, r3, #9
 8001c70:	401a      	ands	r2, r3
 8001c72:	23c0      	movs	r3, #192	; 0xc0
 8001c74:	025b      	lsls	r3, r3, #9
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d10b      	bne.n	8001c92 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001c7a:	4b58      	ldr	r3, [pc, #352]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c7e:	2380      	movs	r3, #128	; 0x80
 8001c80:	029b      	lsls	r3, r3, #10
 8001c82:	4013      	ands	r3, r2
 8001c84:	d040      	beq.n	8001d08 <HAL_RCC_OscConfig+0x5a8>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a1b      	ldr	r3, [r3, #32]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d03c      	beq.n	8001d08 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e0e6      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6a1b      	ldr	r3, [r3, #32]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d01b      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001c9a:	4b50      	ldr	r3, [pc, #320]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001c9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c9e:	4b4f      	ldr	r3, [pc, #316]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001ca0:	2180      	movs	r1, #128	; 0x80
 8001ca2:	0249      	lsls	r1, r1, #9
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca8:	f7ff f948 	bl	8000f3c <HAL_GetTick>
 8001cac:	0003      	movs	r3, r0
 8001cae:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001cb2:	f7ff f943 	bl	8000f3c <HAL_GetTick>
 8001cb6:	0002      	movs	r2, r0
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e0cd      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001cc4:	4b45      	ldr	r3, [pc, #276]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001cc6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cc8:	2380      	movs	r3, #128	; 0x80
 8001cca:	029b      	lsls	r3, r3, #10
 8001ccc:	4013      	ands	r3, r2
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x552>
 8001cd0:	e01b      	b.n	8001d0a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001cd2:	4b42      	ldr	r3, [pc, #264]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001cd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cd6:	4b41      	ldr	r3, [pc, #260]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001cd8:	4943      	ldr	r1, [pc, #268]	; (8001de8 <HAL_RCC_OscConfig+0x688>)
 8001cda:	400a      	ands	r2, r1
 8001cdc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cde:	f7ff f92d 	bl	8000f3c <HAL_GetTick>
 8001ce2:	0003      	movs	r3, r0
 8001ce4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001ce6:	e008      	b.n	8001cfa <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ce8:	f7ff f928 	bl	8000f3c <HAL_GetTick>
 8001cec:	0002      	movs	r2, r0
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	2b02      	cmp	r3, #2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e0b2      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001cfa:	4b38      	ldr	r3, [pc, #224]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001cfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001cfe:	2380      	movs	r3, #128	; 0x80
 8001d00:	029b      	lsls	r3, r3, #10
 8001d02:	4013      	ands	r3, r2
 8001d04:	d1f0      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x588>
 8001d06:	e000      	b.n	8001d0a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001d08:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d100      	bne.n	8001d14 <HAL_RCC_OscConfig+0x5b4>
 8001d12:	e0a4      	b.n	8001e5e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d14:	4b31      	ldr	r3, [pc, #196]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	220c      	movs	r2, #12
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	2b08      	cmp	r3, #8
 8001d1e:	d100      	bne.n	8001d22 <HAL_RCC_OscConfig+0x5c2>
 8001d20:	e078      	b.n	8001e14 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d14c      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d2a:	4b2c      	ldr	r3, [pc, #176]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	4b2b      	ldr	r3, [pc, #172]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d30:	492e      	ldr	r1, [pc, #184]	; (8001dec <HAL_RCC_OscConfig+0x68c>)
 8001d32:	400a      	ands	r2, r1
 8001d34:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d36:	f7ff f901 	bl	8000f3c <HAL_GetTick>
 8001d3a:	0003      	movs	r3, r0
 8001d3c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d40:	f7ff f8fc 	bl	8000f3c <HAL_GetTick>
 8001d44:	0002      	movs	r2, r0
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e086      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d52:	4b22      	ldr	r3, [pc, #136]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d54:	681a      	ldr	r2, [r3, #0]
 8001d56:	2380      	movs	r3, #128	; 0x80
 8001d58:	049b      	lsls	r3, r3, #18
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d5e:	4b1f      	ldr	r3, [pc, #124]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d62:	220f      	movs	r2, #15
 8001d64:	4393      	bics	r3, r2
 8001d66:	0019      	movs	r1, r3
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d6c:	4b1b      	ldr	r3, [pc, #108]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	62da      	str	r2, [r3, #44]	; 0x2c
 8001d72:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	4a1e      	ldr	r2, [pc, #120]	; (8001df0 <HAL_RCC_OscConfig+0x690>)
 8001d78:	4013      	ands	r3, r2
 8001d7a:	0019      	movs	r1, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d84:	431a      	orrs	r2, r3
 8001d86:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d8c:	4b13      	ldr	r3, [pc, #76]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001d92:	2180      	movs	r1, #128	; 0x80
 8001d94:	0449      	lsls	r1, r1, #17
 8001d96:	430a      	orrs	r2, r1
 8001d98:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d9a:	f7ff f8cf 	bl	8000f3c <HAL_GetTick>
 8001d9e:	0003      	movs	r3, r0
 8001da0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001da2:	e008      	b.n	8001db6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da4:	f7ff f8ca 	bl	8000f3c <HAL_GetTick>
 8001da8:	0002      	movs	r2, r0
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	1ad3      	subs	r3, r2, r3
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d901      	bls.n	8001db6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8001db2:	2303      	movs	r3, #3
 8001db4:	e054      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	049b      	lsls	r3, r3, #18
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d0f0      	beq.n	8001da4 <HAL_RCC_OscConfig+0x644>
 8001dc2:	e04c      	b.n	8001e5e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dc4:	4b05      	ldr	r3, [pc, #20]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001dc6:	681a      	ldr	r2, [r3, #0]
 8001dc8:	4b04      	ldr	r3, [pc, #16]	; (8001ddc <HAL_RCC_OscConfig+0x67c>)
 8001dca:	4908      	ldr	r1, [pc, #32]	; (8001dec <HAL_RCC_OscConfig+0x68c>)
 8001dcc:	400a      	ands	r2, r1
 8001dce:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd0:	f7ff f8b4 	bl	8000f3c <HAL_GetTick>
 8001dd4:	0003      	movs	r3, r0
 8001dd6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dd8:	e015      	b.n	8001e06 <HAL_RCC_OscConfig+0x6a6>
 8001dda:	46c0      	nop			; (mov r8, r8)
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	00001388 	.word	0x00001388
 8001de4:	efffffff 	.word	0xefffffff
 8001de8:	fffeffff 	.word	0xfffeffff
 8001dec:	feffffff 	.word	0xfeffffff
 8001df0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df4:	f7ff f8a2 	bl	8000f3c <HAL_GetTick>
 8001df8:	0002      	movs	r2, r0
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	1ad3      	subs	r3, r2, r3
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d901      	bls.n	8001e06 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001e02:	2303      	movs	r3, #3
 8001e04:	e02c      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e06:	4b18      	ldr	r3, [pc, #96]	; (8001e68 <HAL_RCC_OscConfig+0x708>)
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	2380      	movs	r3, #128	; 0x80
 8001e0c:	049b      	lsls	r3, r3, #18
 8001e0e:	4013      	ands	r3, r2
 8001e10:	d1f0      	bne.n	8001df4 <HAL_RCC_OscConfig+0x694>
 8001e12:	e024      	b.n	8001e5e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d101      	bne.n	8001e20 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e01f      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001e20:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <HAL_RCC_OscConfig+0x708>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001e26:	4b10      	ldr	r3, [pc, #64]	; (8001e68 <HAL_RCC_OscConfig+0x708>)
 8001e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2c:	697a      	ldr	r2, [r7, #20]
 8001e2e:	23c0      	movs	r3, #192	; 0xc0
 8001e30:	025b      	lsls	r3, r3, #9
 8001e32:	401a      	ands	r2, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d10e      	bne.n	8001e5a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	220f      	movs	r2, #15
 8001e40:	401a      	ands	r2, r3
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d107      	bne.n	8001e5a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	23f0      	movs	r3, #240	; 0xf0
 8001e4e:	039b      	lsls	r3, r3, #14
 8001e50:	401a      	ands	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001e56:	429a      	cmp	r2, r3
 8001e58:	d001      	beq.n	8001e5e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	0018      	movs	r0, r3
 8001e62:	46bd      	mov	sp, r7
 8001e64:	b008      	add	sp, #32
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40021000 	.word	0x40021000

08001e6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d101      	bne.n	8001e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e0bf      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e80:	4b61      	ldr	r3, [pc, #388]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2201      	movs	r2, #1
 8001e86:	4013      	ands	r3, r2
 8001e88:	683a      	ldr	r2, [r7, #0]
 8001e8a:	429a      	cmp	r2, r3
 8001e8c:	d911      	bls.n	8001eb2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e8e:	4b5e      	ldr	r3, [pc, #376]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2201      	movs	r2, #1
 8001e94:	4393      	bics	r3, r2
 8001e96:	0019      	movs	r1, r3
 8001e98:	4b5b      	ldr	r3, [pc, #364]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001e9a:	683a      	ldr	r2, [r7, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea0:	4b59      	ldr	r3, [pc, #356]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	683a      	ldr	r2, [r7, #0]
 8001eaa:	429a      	cmp	r2, r3
 8001eac:	d001      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e0a6      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d015      	beq.n	8001ee8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	d006      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ec6:	4b51      	ldr	r3, [pc, #324]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001ec8:	685a      	ldr	r2, [r3, #4]
 8001eca:	4b50      	ldr	r3, [pc, #320]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001ecc:	21e0      	movs	r1, #224	; 0xe0
 8001ece:	00c9      	lsls	r1, r1, #3
 8001ed0:	430a      	orrs	r2, r1
 8001ed2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ed4:	4b4d      	ldr	r3, [pc, #308]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	22f0      	movs	r2, #240	; 0xf0
 8001eda:	4393      	bics	r3, r2
 8001edc:	0019      	movs	r1, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	4b4a      	ldr	r3, [pc, #296]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	2201      	movs	r2, #1
 8001eee:	4013      	ands	r3, r2
 8001ef0:	d04c      	beq.n	8001f8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b01      	cmp	r3, #1
 8001ef8:	d107      	bne.n	8001f0a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efa:	4b44      	ldr	r3, [pc, #272]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	2380      	movs	r3, #128	; 0x80
 8001f00:	029b      	lsls	r3, r3, #10
 8001f02:	4013      	ands	r3, r2
 8001f04:	d120      	bne.n	8001f48 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e07a      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b02      	cmp	r3, #2
 8001f10:	d107      	bne.n	8001f22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f12:	4b3e      	ldr	r3, [pc, #248]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	2380      	movs	r3, #128	; 0x80
 8001f18:	049b      	lsls	r3, r3, #18
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d114      	bne.n	8001f48 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e06e      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	2b03      	cmp	r3, #3
 8001f28:	d107      	bne.n	8001f3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001f2a:	4b38      	ldr	r3, [pc, #224]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001f2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f2e:	2380      	movs	r3, #128	; 0x80
 8001f30:	029b      	lsls	r3, r3, #10
 8001f32:	4013      	ands	r3, r2
 8001f34:	d108      	bne.n	8001f48 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	e062      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3a:	4b34      	ldr	r3, [pc, #208]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2202      	movs	r2, #2
 8001f40:	4013      	ands	r3, r2
 8001f42:	d101      	bne.n	8001f48 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e05b      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f48:	4b30      	ldr	r3, [pc, #192]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2203      	movs	r2, #3
 8001f4e:	4393      	bics	r3, r2
 8001f50:	0019      	movs	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685a      	ldr	r2, [r3, #4]
 8001f56:	4b2d      	ldr	r3, [pc, #180]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f5c:	f7fe ffee 	bl	8000f3c <HAL_GetTick>
 8001f60:	0003      	movs	r3, r0
 8001f62:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f64:	e009      	b.n	8001f7a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f66:	f7fe ffe9 	bl	8000f3c <HAL_GetTick>
 8001f6a:	0002      	movs	r2, r0
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	4a27      	ldr	r2, [pc, #156]	; (8002010 <HAL_RCC_ClockConfig+0x1a4>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d901      	bls.n	8001f7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e042      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f7a:	4b24      	ldr	r3, [pc, #144]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	220c      	movs	r2, #12
 8001f80:	401a      	ands	r2, r3
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d1ec      	bne.n	8001f66 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f8c:	4b1e      	ldr	r3, [pc, #120]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2201      	movs	r2, #1
 8001f92:	4013      	ands	r3, r2
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d211      	bcs.n	8001fbe <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f9a:	4b1b      	ldr	r3, [pc, #108]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	4393      	bics	r3, r2
 8001fa2:	0019      	movs	r1, r3
 8001fa4:	4b18      	ldr	r3, [pc, #96]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	430a      	orrs	r2, r1
 8001faa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fac:	4b16      	ldr	r3, [pc, #88]	; (8002008 <HAL_RCC_ClockConfig+0x19c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	683a      	ldr	r2, [r7, #0]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d001      	beq.n	8001fbe <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e020      	b.n	8002000 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2204      	movs	r2, #4
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	d009      	beq.n	8001fdc <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001fc8:	4b10      	ldr	r3, [pc, #64]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	4a11      	ldr	r2, [pc, #68]	; (8002014 <HAL_RCC_ClockConfig+0x1a8>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	0019      	movs	r1, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	68da      	ldr	r2, [r3, #12]
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001fdc:	f000 f820 	bl	8002020 <HAL_RCC_GetSysClockFreq>
 8001fe0:	0001      	movs	r1, r0
 8001fe2:	4b0a      	ldr	r3, [pc, #40]	; (800200c <HAL_RCC_ClockConfig+0x1a0>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	091b      	lsrs	r3, r3, #4
 8001fe8:	220f      	movs	r2, #15
 8001fea:	4013      	ands	r3, r2
 8001fec:	4a0a      	ldr	r2, [pc, #40]	; (8002018 <HAL_RCC_ClockConfig+0x1ac>)
 8001fee:	5cd3      	ldrb	r3, [r2, r3]
 8001ff0:	000a      	movs	r2, r1
 8001ff2:	40da      	lsrs	r2, r3
 8001ff4:	4b09      	ldr	r3, [pc, #36]	; (800201c <HAL_RCC_ClockConfig+0x1b0>)
 8001ff6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ff8:	2003      	movs	r0, #3
 8001ffa:	f7fe ff59 	bl	8000eb0 <HAL_InitTick>
  
  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	0018      	movs	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	b004      	add	sp, #16
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40022000 	.word	0x40022000
 800200c:	40021000 	.word	0x40021000
 8002010:	00001388 	.word	0x00001388
 8002014:	fffff8ff 	.word	0xfffff8ff
 8002018:	080039a4 	.word	0x080039a4
 800201c:	20000010 	.word	0x20000010

08002020 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002026:	2300      	movs	r3, #0
 8002028:	60fb      	str	r3, [r7, #12]
 800202a:	2300      	movs	r3, #0
 800202c:	60bb      	str	r3, [r7, #8]
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002036:	2300      	movs	r3, #0
 8002038:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800203a:	4b2d      	ldr	r3, [pc, #180]	; (80020f0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	220c      	movs	r2, #12
 8002044:	4013      	ands	r3, r2
 8002046:	2b0c      	cmp	r3, #12
 8002048:	d046      	beq.n	80020d8 <HAL_RCC_GetSysClockFreq+0xb8>
 800204a:	d848      	bhi.n	80020de <HAL_RCC_GetSysClockFreq+0xbe>
 800204c:	2b04      	cmp	r3, #4
 800204e:	d002      	beq.n	8002056 <HAL_RCC_GetSysClockFreq+0x36>
 8002050:	2b08      	cmp	r3, #8
 8002052:	d003      	beq.n	800205c <HAL_RCC_GetSysClockFreq+0x3c>
 8002054:	e043      	b.n	80020de <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002056:	4b27      	ldr	r3, [pc, #156]	; (80020f4 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002058:	613b      	str	r3, [r7, #16]
      break;
 800205a:	e043      	b.n	80020e4 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	0c9b      	lsrs	r3, r3, #18
 8002060:	220f      	movs	r2, #15
 8002062:	4013      	ands	r3, r2
 8002064:	4a24      	ldr	r2, [pc, #144]	; (80020f8 <HAL_RCC_GetSysClockFreq+0xd8>)
 8002066:	5cd3      	ldrb	r3, [r2, r3]
 8002068:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800206a:	4b21      	ldr	r3, [pc, #132]	; (80020f0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800206c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206e:	220f      	movs	r2, #15
 8002070:	4013      	ands	r3, r2
 8002072:	4a22      	ldr	r2, [pc, #136]	; (80020fc <HAL_RCC_GetSysClockFreq+0xdc>)
 8002074:	5cd3      	ldrb	r3, [r2, r3]
 8002076:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002078:	68fa      	ldr	r2, [r7, #12]
 800207a:	23c0      	movs	r3, #192	; 0xc0
 800207c:	025b      	lsls	r3, r3, #9
 800207e:	401a      	ands	r2, r3
 8002080:	2380      	movs	r3, #128	; 0x80
 8002082:	025b      	lsls	r3, r3, #9
 8002084:	429a      	cmp	r2, r3
 8002086:	d109      	bne.n	800209c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002088:	68b9      	ldr	r1, [r7, #8]
 800208a:	481a      	ldr	r0, [pc, #104]	; (80020f4 <HAL_RCC_GetSysClockFreq+0xd4>)
 800208c:	f7fe f83c 	bl	8000108 <__udivsi3>
 8002090:	0003      	movs	r3, r0
 8002092:	001a      	movs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	4353      	muls	r3, r2
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	e01a      	b.n	80020d2 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	23c0      	movs	r3, #192	; 0xc0
 80020a0:	025b      	lsls	r3, r3, #9
 80020a2:	401a      	ands	r2, r3
 80020a4:	23c0      	movs	r3, #192	; 0xc0
 80020a6:	025b      	lsls	r3, r3, #9
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d109      	bne.n	80020c0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020ac:	68b9      	ldr	r1, [r7, #8]
 80020ae:	4814      	ldr	r0, [pc, #80]	; (8002100 <HAL_RCC_GetSysClockFreq+0xe0>)
 80020b0:	f7fe f82a 	bl	8000108 <__udivsi3>
 80020b4:	0003      	movs	r3, r0
 80020b6:	001a      	movs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4353      	muls	r3, r2
 80020bc:	617b      	str	r3, [r7, #20]
 80020be:	e008      	b.n	80020d2 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	480c      	ldr	r0, [pc, #48]	; (80020f4 <HAL_RCC_GetSysClockFreq+0xd4>)
 80020c4:	f7fe f820 	bl	8000108 <__udivsi3>
 80020c8:	0003      	movs	r3, r0
 80020ca:	001a      	movs	r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4353      	muls	r3, r2
 80020d0:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	613b      	str	r3, [r7, #16]
      break;
 80020d6:	e005      	b.n	80020e4 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <HAL_RCC_GetSysClockFreq+0xe0>)
 80020da:	613b      	str	r3, [r7, #16]
      break;
 80020dc:	e002      	b.n	80020e4 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020de:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <HAL_RCC_GetSysClockFreq+0xd4>)
 80020e0:	613b      	str	r3, [r7, #16]
      break;
 80020e2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80020e4:	693b      	ldr	r3, [r7, #16]
}
 80020e6:	0018      	movs	r0, r3
 80020e8:	46bd      	mov	sp, r7
 80020ea:	b006      	add	sp, #24
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	46c0      	nop			; (mov r8, r8)
 80020f0:	40021000 	.word	0x40021000
 80020f4:	007a1200 	.word	0x007a1200
 80020f8:	080039b4 	.word	0x080039b4
 80020fc:	080039c4 	.word	0x080039c4
 8002100:	02dc6c00 	.word	0x02dc6c00

08002104 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2b00      	cmp	r3, #0
 8002110:	d101      	bne.n	8002116 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
 8002114:	e0a8      	b.n	8002268 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211a:	2b00      	cmp	r3, #0
 800211c:	d109      	bne.n	8002132 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	2382      	movs	r3, #130	; 0x82
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	429a      	cmp	r2, r3
 8002128:	d009      	beq.n	800213e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	61da      	str	r2, [r3, #28]
 8002130:	e005      	b.n	800213e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2200      	movs	r2, #0
 8002136:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2200      	movs	r2, #0
 8002142:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	225d      	movs	r2, #93	; 0x5d
 8002148:	5c9b      	ldrb	r3, [r3, r2]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d107      	bne.n	8002160 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	225c      	movs	r2, #92	; 0x5c
 8002154:	2100      	movs	r1, #0
 8002156:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	0018      	movs	r0, r3
 800215c:	f7fe fce8 	bl	8000b30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	225d      	movs	r2, #93	; 0x5d
 8002164:	2102      	movs	r1, #2
 8002166:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2140      	movs	r1, #64	; 0x40
 8002174:	438a      	bics	r2, r1
 8002176:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68da      	ldr	r2, [r3, #12]
 800217c:	23e0      	movs	r3, #224	; 0xe0
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	429a      	cmp	r2, r3
 8002182:	d902      	bls.n	800218a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002184:	2300      	movs	r3, #0
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	e002      	b.n	8002190 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	015b      	lsls	r3, r3, #5
 800218e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68da      	ldr	r2, [r3, #12]
 8002194:	23f0      	movs	r3, #240	; 0xf0
 8002196:	011b      	lsls	r3, r3, #4
 8002198:	429a      	cmp	r2, r3
 800219a:	d008      	beq.n	80021ae <HAL_SPI_Init+0xaa>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	23e0      	movs	r3, #224	; 0xe0
 80021a2:	00db      	lsls	r3, r3, #3
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d002      	beq.n	80021ae <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685a      	ldr	r2, [r3, #4]
 80021b2:	2382      	movs	r3, #130	; 0x82
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	401a      	ands	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6899      	ldr	r1, [r3, #8]
 80021bc:	2384      	movs	r3, #132	; 0x84
 80021be:	021b      	lsls	r3, r3, #8
 80021c0:	400b      	ands	r3, r1
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	2102      	movs	r1, #2
 80021ca:	400b      	ands	r3, r1
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	2101      	movs	r1, #1
 80021d4:	400b      	ands	r3, r1
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6999      	ldr	r1, [r3, #24]
 80021dc:	2380      	movs	r3, #128	; 0x80
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	400b      	ands	r3, r1
 80021e2:	431a      	orrs	r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69db      	ldr	r3, [r3, #28]
 80021e8:	2138      	movs	r1, #56	; 0x38
 80021ea:	400b      	ands	r3, r1
 80021ec:	431a      	orrs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	2180      	movs	r1, #128	; 0x80
 80021f4:	400b      	ands	r3, r1
 80021f6:	431a      	orrs	r2, r3
 80021f8:	0011      	movs	r1, r2
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	019b      	lsls	r3, r3, #6
 8002202:	401a      	ands	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	430a      	orrs	r2, r1
 800220a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	699b      	ldr	r3, [r3, #24]
 8002210:	0c1b      	lsrs	r3, r3, #16
 8002212:	2204      	movs	r2, #4
 8002214:	401a      	ands	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800221a:	2110      	movs	r1, #16
 800221c:	400b      	ands	r3, r1
 800221e:	431a      	orrs	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002224:	2108      	movs	r1, #8
 8002226:	400b      	ands	r3, r1
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	68d9      	ldr	r1, [r3, #12]
 800222e:	23f0      	movs	r3, #240	; 0xf0
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	400b      	ands	r3, r1
 8002234:	431a      	orrs	r2, r3
 8002236:	0011      	movs	r1, r2
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	2380      	movs	r3, #128	; 0x80
 800223c:	015b      	lsls	r3, r3, #5
 800223e:	401a      	ands	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	430a      	orrs	r2, r1
 8002246:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	69da      	ldr	r2, [r3, #28]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4907      	ldr	r1, [pc, #28]	; (8002270 <HAL_SPI_Init+0x16c>)
 8002254:	400a      	ands	r2, r1
 8002256:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	225d      	movs	r2, #93	; 0x5d
 8002262:	2101      	movs	r1, #1
 8002264:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	0018      	movs	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	b004      	add	sp, #16
 800226e:	bd80      	pop	{r7, pc}
 8002270:	fffff7ff 	.word	0xfffff7ff

08002274 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
 8002280:	001a      	movs	r2, r3
 8002282:	1cbb      	adds	r3, r7, #2
 8002284:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002286:	2317      	movs	r3, #23
 8002288:	18fb      	adds	r3, r7, r3
 800228a:	2200      	movs	r2, #0
 800228c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	225c      	movs	r2, #92	; 0x5c
 8002292:	5c9b      	ldrb	r3, [r3, r2]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d101      	bne.n	800229c <HAL_SPI_TransmitReceive_IT+0x28>
 8002298:	2302      	movs	r3, #2
 800229a:	e0a6      	b.n	80023ea <HAL_SPI_TransmitReceive_IT+0x176>
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	225c      	movs	r2, #92	; 0x5c
 80022a0:	2101      	movs	r1, #1
 80022a2:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80022a4:	2016      	movs	r0, #22
 80022a6:	183b      	adds	r3, r7, r0
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	215d      	movs	r1, #93	; 0x5d
 80022ac:	5c52      	ldrb	r2, [r2, r1]
 80022ae:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80022b6:	0001      	movs	r1, r0
 80022b8:	187b      	adds	r3, r7, r1
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d011      	beq.n	80022e4 <HAL_SPI_TransmitReceive_IT+0x70>
 80022c0:	693a      	ldr	r2, [r7, #16]
 80022c2:	2382      	movs	r3, #130	; 0x82
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	429a      	cmp	r2, r3
 80022c8:	d107      	bne.n	80022da <HAL_SPI_TransmitReceive_IT+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d103      	bne.n	80022da <HAL_SPI_TransmitReceive_IT+0x66>
 80022d2:	187b      	adds	r3, r7, r1
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	2b04      	cmp	r3, #4
 80022d8:	d004      	beq.n	80022e4 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_BUSY;
 80022da:	2317      	movs	r3, #23
 80022dc:	18fb      	adds	r3, r7, r3
 80022de:	2202      	movs	r2, #2
 80022e0:	701a      	strb	r2, [r3, #0]
    goto error;
 80022e2:	e07b      	b.n	80023dc <HAL_SPI_TransmitReceive_IT+0x168>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d006      	beq.n	80022f8 <HAL_SPI_TransmitReceive_IT+0x84>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_SPI_TransmitReceive_IT+0x84>
 80022f0:	1cbb      	adds	r3, r7, #2
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d104      	bne.n	8002302 <HAL_SPI_TransmitReceive_IT+0x8e>
  {
    errorcode = HAL_ERROR;
 80022f8:	2317      	movs	r3, #23
 80022fa:	18fb      	adds	r3, r7, r3
 80022fc:	2201      	movs	r2, #1
 80022fe:	701a      	strb	r2, [r3, #0]
    goto error;
 8002300:	e06c      	b.n	80023dc <HAL_SPI_TransmitReceive_IT+0x168>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	225d      	movs	r2, #93	; 0x5d
 8002306:	5c9b      	ldrb	r3, [r3, r2]
 8002308:	b2db      	uxtb	r3, r3
 800230a:	2b04      	cmp	r3, #4
 800230c:	d003      	beq.n	8002316 <HAL_SPI_TransmitReceive_IT+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	225d      	movs	r2, #93	; 0x5d
 8002312:	2105      	movs	r1, #5
 8002314:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	1cba      	adds	r2, r7, #2
 8002326:	8812      	ldrh	r2, [r2, #0]
 8002328:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	1cba      	adds	r2, r7, #2
 800232e:	8812      	ldrh	r2, [r2, #0]
 8002330:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	1cba      	adds	r2, r7, #2
 800233c:	2144      	movs	r1, #68	; 0x44
 800233e:	8812      	ldrh	r2, [r2, #0]
 8002340:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	1cba      	adds	r2, r7, #2
 8002346:	2146      	movs	r1, #70	; 0x46
 8002348:	8812      	ldrh	r2, [r2, #0]
 800234a:	525a      	strh	r2, [r3, r1]

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	68da      	ldr	r2, [r3, #12]
 8002350:	23e0      	movs	r3, #224	; 0xe0
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	429a      	cmp	r2, r3
 8002356:	d906      	bls.n	8002366 <HAL_SPI_TransmitReceive_IT+0xf2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4a26      	ldr	r2, [pc, #152]	; (80023f4 <HAL_SPI_TransmitReceive_IT+0x180>)
 800235c:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	4a25      	ldr	r2, [pc, #148]	; (80023f8 <HAL_SPI_TransmitReceive_IT+0x184>)
 8002362:	651a      	str	r2, [r3, #80]	; 0x50
 8002364:	e005      	b.n	8002372 <HAL_SPI_TransmitReceive_IT+0xfe>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	4a24      	ldr	r2, [pc, #144]	; (80023fc <HAL_SPI_TransmitReceive_IT+0x188>)
 800236a:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4a24      	ldr	r2, [pc, #144]	; (8002400 <HAL_SPI_TransmitReceive_IT+0x18c>)
 8002370:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	68da      	ldr	r2, [r3, #12]
 8002376:	23e0      	movs	r3, #224	; 0xe0
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	429a      	cmp	r2, r3
 800237c:	d803      	bhi.n	8002386 <HAL_SPI_TransmitReceive_IT+0x112>
 800237e:	1cbb      	adds	r3, r7, #2
 8002380:	881b      	ldrh	r3, [r3, #0]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d908      	bls.n	8002398 <HAL_SPI_TransmitReceive_IT+0x124>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	491c      	ldr	r1, [pc, #112]	; (8002404 <HAL_SPI_TransmitReceive_IT+0x190>)
 8002392:	400a      	ands	r2, r1
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	e008      	b.n	80023aa <HAL_SPI_TransmitReceive_IT+0x136>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	685a      	ldr	r2, [r3, #4]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	2180      	movs	r1, #128	; 0x80
 80023a4:	0149      	lsls	r1, r1, #5
 80023a6:	430a      	orrs	r2, r1
 80023a8:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	685a      	ldr	r2, [r3, #4]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	21e0      	movs	r1, #224	; 0xe0
 80023b6:	430a      	orrs	r2, r1
 80023b8:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2240      	movs	r2, #64	; 0x40
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b40      	cmp	r3, #64	; 0x40
 80023c6:	d008      	beq.n	80023da <HAL_SPI_TransmitReceive_IT+0x166>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	2140      	movs	r1, #64	; 0x40
 80023d4:	430a      	orrs	r2, r1
 80023d6:	601a      	str	r2, [r3, #0]
 80023d8:	e000      	b.n	80023dc <HAL_SPI_TransmitReceive_IT+0x168>
  }

error :
 80023da:	46c0      	nop			; (mov r8, r8)
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	225c      	movs	r2, #92	; 0x5c
 80023e0:	2100      	movs	r1, #0
 80023e2:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80023e4:	2317      	movs	r3, #23
 80023e6:	18fb      	adds	r3, r7, r3
 80023e8:	781b      	ldrb	r3, [r3, #0]
}
 80023ea:	0018      	movs	r0, r3
 80023ec:	46bd      	mov	sp, r7
 80023ee:	b006      	add	sp, #24
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	46c0      	nop			; (mov r8, r8)
 80023f4:	0800277f 	.word	0x0800277f
 80023f8:	080027e7 	.word	0x080027e7
 80023fc:	08002629 	.word	0x08002629
 8002400:	080026eb 	.word	0x080026eb
 8002404:	ffffefff 	.word	0xffffefff

08002408 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002420:	69bb      	ldr	r3, [r7, #24]
 8002422:	2240      	movs	r2, #64	; 0x40
 8002424:	4013      	ands	r3, r2
 8002426:	d10d      	bne.n	8002444 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002428:	69bb      	ldr	r3, [r7, #24]
 800242a:	2201      	movs	r2, #1
 800242c:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800242e:	d009      	beq.n	8002444 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	2240      	movs	r2, #64	; 0x40
 8002434:	4013      	ands	r3, r2
 8002436:	d005      	beq.n	8002444 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	0010      	movs	r0, r2
 8002440:	4798      	blx	r3
    return;
 8002442:	e0c5      	b.n	80025d0 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	2202      	movs	r2, #2
 8002448:	4013      	ands	r3, r2
 800244a:	d009      	beq.n	8002460 <HAL_SPI_IRQHandler+0x58>
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	2280      	movs	r2, #128	; 0x80
 8002450:	4013      	ands	r3, r2
 8002452:	d005      	beq.n	8002460 <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	0010      	movs	r0, r2
 800245c:	4798      	blx	r3
    return;
 800245e:	e0b7      	b.n	80025d0 <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	2220      	movs	r2, #32
 8002464:	4013      	ands	r3, r2
 8002466:	d109      	bne.n	800247c <HAL_SPI_IRQHandler+0x74>
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	2240      	movs	r2, #64	; 0x40
 800246c:	4013      	ands	r3, r2
 800246e:	d105      	bne.n	800247c <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	2380      	movs	r3, #128	; 0x80
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	4013      	ands	r3, r2
 8002478:	d100      	bne.n	800247c <HAL_SPI_IRQHandler+0x74>
 800247a:	e0a9      	b.n	80025d0 <HAL_SPI_IRQHandler+0x1c8>
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	2220      	movs	r2, #32
 8002480:	4013      	ands	r3, r2
 8002482:	d100      	bne.n	8002486 <HAL_SPI_IRQHandler+0x7e>
 8002484:	e0a4      	b.n	80025d0 <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	2240      	movs	r2, #64	; 0x40
 800248a:	4013      	ands	r3, r2
 800248c:	d023      	beq.n	80024d6 <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	225d      	movs	r2, #93	; 0x5d
 8002492:	5c9b      	ldrb	r3, [r3, r2]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	2b03      	cmp	r3, #3
 8002498:	d011      	beq.n	80024be <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800249e:	2204      	movs	r2, #4
 80024a0:	431a      	orrs	r2, r3
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024a6:	2300      	movs	r3, #0
 80024a8:	617b      	str	r3, [r7, #20]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	617b      	str	r3, [r7, #20]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	617b      	str	r3, [r7, #20]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	e00b      	b.n	80024d6 <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80024be:	2300      	movs	r3, #0
 80024c0:	613b      	str	r3, [r7, #16]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	68db      	ldr	r3, [r3, #12]
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689b      	ldr	r3, [r3, #8]
 80024d0:	613b      	str	r3, [r7, #16]
 80024d2:	693b      	ldr	r3, [r7, #16]
        return;
 80024d4:	e07c      	b.n	80025d0 <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	2220      	movs	r2, #32
 80024da:	4013      	ands	r3, r2
 80024dc:	d014      	beq.n	8002508 <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024e2:	2201      	movs	r2, #1
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80024ea:	2300      	movs	r3, #0
 80024ec:	60fb      	str	r3, [r7, #12]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2140      	movs	r1, #64	; 0x40
 8002502:	438a      	bics	r2, r1
 8002504:	601a      	str	r2, [r3, #0]
 8002506:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	2380      	movs	r3, #128	; 0x80
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	4013      	ands	r3, r2
 8002510:	d00c      	beq.n	800252c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002516:	2208      	movs	r2, #8
 8002518:	431a      	orrs	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800251e:	2300      	movs	r3, #0
 8002520:	60bb      	str	r3, [r7, #8]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002530:	2b00      	cmp	r3, #0
 8002532:	d04c      	beq.n	80025ce <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	685a      	ldr	r2, [r3, #4]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	21e0      	movs	r1, #224	; 0xe0
 8002540:	438a      	bics	r2, r1
 8002542:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	225d      	movs	r2, #93	; 0x5d
 8002548:	2101      	movs	r1, #1
 800254a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	2202      	movs	r2, #2
 8002550:	4013      	ands	r3, r2
 8002552:	d103      	bne.n	800255c <HAL_SPI_IRQHandler+0x154>
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2201      	movs	r2, #1
 8002558:	4013      	ands	r3, r2
 800255a:	d032      	beq.n	80025c2 <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	685a      	ldr	r2, [r3, #4]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2103      	movs	r1, #3
 8002568:	438a      	bics	r2, r1
 800256a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002570:	2b00      	cmp	r3, #0
 8002572:	d010      	beq.n	8002596 <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002578:	4a17      	ldr	r2, [pc, #92]	; (80025d8 <HAL_SPI_IRQHandler+0x1d0>)
 800257a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002580:	0018      	movs	r0, r3
 8002582:	f7fe ff21 	bl	80013c8 <HAL_DMA_Abort_IT>
 8002586:	1e03      	subs	r3, r0, #0
 8002588:	d005      	beq.n	8002596 <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800258e:	2240      	movs	r2, #64	; 0x40
 8002590:	431a      	orrs	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800259a:	2b00      	cmp	r3, #0
 800259c:	d016      	beq.n	80025cc <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a2:	4a0d      	ldr	r2, [pc, #52]	; (80025d8 <HAL_SPI_IRQHandler+0x1d0>)
 80025a4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025aa:	0018      	movs	r0, r3
 80025ac:	f7fe ff0c 	bl	80013c8 <HAL_DMA_Abort_IT>
 80025b0:	1e03      	subs	r3, r0, #0
 80025b2:	d00b      	beq.n	80025cc <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025b8:	2240      	movs	r2, #64	; 0x40
 80025ba:	431a      	orrs	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 80025c0:	e004      	b.n	80025cc <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	0018      	movs	r0, r3
 80025c6:	f000 f811 	bl	80025ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80025ca:	e000      	b.n	80025ce <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 80025cc:	46c0      	nop			; (mov r8, r8)
    return;
 80025ce:	46c0      	nop			; (mov r8, r8)
  }
}
 80025d0:	46bd      	mov	sp, r7
 80025d2:	b008      	add	sp, #32
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	080025fd 	.word	0x080025fd

080025dc <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80025e4:	46c0      	nop			; (mov r8, r8)
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b002      	add	sp, #8
 80025ea:	bd80      	pop	{r7, pc}

080025ec <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80025f4:	46c0      	nop			; (mov r8, r8)
 80025f6:	46bd      	mov	sp, r7
 80025f8:	b002      	add	sp, #8
 80025fa:	bd80      	pop	{r7, pc}

080025fc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2246      	movs	r2, #70	; 0x46
 800260e:	2100      	movs	r1, #0
 8002610:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	0018      	movs	r0, r3
 800261c:	f7ff ffe6 	bl	80025ec <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002620:	46c0      	nop			; (mov r8, r8)
 8002622:	46bd      	mov	sp, r7
 8002624:	b004      	add	sp, #16
 8002626:	bd80      	pop	{r7, pc}

08002628 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2246      	movs	r2, #70	; 0x46
 8002634:	5a9b      	ldrh	r3, [r3, r2]
 8002636:	b29b      	uxth	r3, r3
 8002638:	2b01      	cmp	r3, #1
 800263a:	d924      	bls.n	8002686 <SPI_2linesRxISR_8BIT+0x5e>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	b292      	uxth	r2, r2
 8002648:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	1c9a      	adds	r2, r3, #2
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2246      	movs	r2, #70	; 0x46
 8002658:	5a9b      	ldrh	r3, [r3, r2]
 800265a:	b29b      	uxth	r3, r3
 800265c:	3b02      	subs	r3, #2
 800265e:	b299      	uxth	r1, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2246      	movs	r2, #70	; 0x46
 8002664:	5299      	strh	r1, [r3, r2]
    if (hspi->RxXferCount == 1U)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2246      	movs	r2, #70	; 0x46
 800266a:	5a9b      	ldrh	r3, [r3, r2]
 800266c:	b29b      	uxth	r3, r3
 800266e:	2b01      	cmp	r3, #1
 8002670:	d120      	bne.n	80026b4 <SPI_2linesRxISR_8BIT+0x8c>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	685a      	ldr	r2, [r3, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2180      	movs	r1, #128	; 0x80
 800267e:	0149      	lsls	r1, r1, #5
 8002680:	430a      	orrs	r2, r1
 8002682:	605a      	str	r2, [r3, #4]
 8002684:	e016      	b.n	80026b4 <SPI_2linesRxISR_8BIT+0x8c>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	330c      	adds	r3, #12
 800268c:	001a      	movs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	7812      	ldrb	r2, [r2, #0]
 8002694:	b2d2      	uxtb	r2, r2
 8002696:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269c:	1c5a      	adds	r2, r3, #1
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2246      	movs	r2, #70	; 0x46
 80026a6:	5a9b      	ldrh	r3, [r3, r2]
 80026a8:	b29b      	uxth	r3, r3
 80026aa:	3b01      	subs	r3, #1
 80026ac:	b299      	uxth	r1, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2246      	movs	r2, #70	; 0x46
 80026b2:	5299      	strh	r1, [r3, r2]
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2246      	movs	r2, #70	; 0x46
 80026b8:	5a9b      	ldrh	r3, [r3, r2]
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d110      	bne.n	80026e2 <SPI_2linesRxISR_8BIT+0xba>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2160      	movs	r1, #96	; 0x60
 80026cc:	438a      	bics	r2, r1
 80026ce:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026d4:	b29b      	uxth	r3, r3
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d103      	bne.n	80026e2 <SPI_2linesRxISR_8BIT+0xba>
    {
      SPI_CloseRxTx_ISR(hspi);
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	0018      	movs	r0, r3
 80026de:	f000 fa29 	bl	8002b34 <SPI_CloseRxTx_ISR>
    }
  }
}
 80026e2:	46c0      	nop			; (mov r8, r8)
 80026e4:	46bd      	mov	sp, r7
 80026e6:	b002      	add	sp, #8
 80026e8:	bd80      	pop	{r7, pc}

080026ea <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80026ea:	b580      	push	{r7, lr}
 80026ec:	b082      	sub	sp, #8
 80026ee:	af00      	add	r7, sp, #0
 80026f0:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d912      	bls.n	8002722 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002700:	881a      	ldrh	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800270c:	1c9a      	adds	r2, r3, #2
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002716:	b29b      	uxth	r3, r3
 8002718:	3b02      	subs	r3, #2
 800271a:	b29a      	uxth	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002720:	e012      	b.n	8002748 <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	330c      	adds	r3, #12
 800272c:	7812      	ldrb	r2, [r2, #0]
 800272e:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002734:	1c5a      	adds	r2, r3, #1
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800273e:	b29b      	uxth	r3, r3
 8002740:	3b01      	subs	r3, #1
 8002742:	b29a      	uxth	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800274c:	b29b      	uxth	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	d111      	bne.n	8002776 <SPI_2linesTxISR_8BIT+0x8c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	2180      	movs	r1, #128	; 0x80
 800275e:	438a      	bics	r2, r1
 8002760:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2246      	movs	r2, #70	; 0x46
 8002766:	5a9b      	ldrh	r3, [r3, r2]
 8002768:	b29b      	uxth	r3, r3
 800276a:	2b00      	cmp	r3, #0
 800276c:	d103      	bne.n	8002776 <SPI_2linesTxISR_8BIT+0x8c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	0018      	movs	r0, r3
 8002772:	f000 f9df 	bl	8002b34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002776:	46c0      	nop			; (mov r8, r8)
 8002778:	46bd      	mov	sp, r7
 800277a:	b002      	add	sp, #8
 800277c:	bd80      	pop	{r7, pc}

0800277e <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002790:	b292      	uxth	r2, r2
 8002792:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002798:	1c9a      	adds	r2, r3, #2
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2246      	movs	r2, #70	; 0x46
 80027a2:	5a9b      	ldrh	r3, [r3, r2]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	3b01      	subs	r3, #1
 80027a8:	b299      	uxth	r1, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2246      	movs	r2, #70	; 0x46
 80027ae:	5299      	strh	r1, [r3, r2]

  if (hspi->RxXferCount == 0U)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2246      	movs	r2, #70	; 0x46
 80027b4:	5a9b      	ldrh	r3, [r3, r2]
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d110      	bne.n	80027de <SPI_2linesRxISR_16BIT+0x60>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2140      	movs	r1, #64	; 0x40
 80027c8:	438a      	bics	r2, r1
 80027ca:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d103      	bne.n	80027de <SPI_2linesRxISR_16BIT+0x60>
    {
      SPI_CloseRxTx_ISR(hspi);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	0018      	movs	r0, r3
 80027da:	f000 f9ab 	bl	8002b34 <SPI_CloseRxTx_ISR>
    }
  }
}
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	46bd      	mov	sp, r7
 80027e2:	b002      	add	sp, #8
 80027e4:	bd80      	pop	{r7, pc}

080027e6 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80027e6:	b580      	push	{r7, lr}
 80027e8:	b082      	sub	sp, #8
 80027ea:	af00      	add	r7, sp, #0
 80027ec:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027f2:	881a      	ldrh	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027fe:	1c9a      	adds	r2, r3, #2
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b01      	subs	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002816:	b29b      	uxth	r3, r3
 8002818:	2b00      	cmp	r3, #0
 800281a:	d111      	bne.n	8002840 <SPI_2linesTxISR_16BIT+0x5a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	685a      	ldr	r2, [r3, #4]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2180      	movs	r1, #128	; 0x80
 8002828:	438a      	bics	r2, r1
 800282a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2246      	movs	r2, #70	; 0x46
 8002830:	5a9b      	ldrh	r3, [r3, r2]
 8002832:	b29b      	uxth	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d103      	bne.n	8002840 <SPI_2linesTxISR_16BIT+0x5a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	0018      	movs	r0, r3
 800283c:	f000 f97a 	bl	8002b34 <SPI_CloseRxTx_ISR>
    }
  }
}
 8002840:	46c0      	nop			; (mov r8, r8)
 8002842:	46bd      	mov	sp, r7
 8002844:	b002      	add	sp, #8
 8002846:	bd80      	pop	{r7, pc}

08002848 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b088      	sub	sp, #32
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	603b      	str	r3, [r7, #0]
 8002854:	1dfb      	adds	r3, r7, #7
 8002856:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002858:	f7fe fb70 	bl	8000f3c <HAL_GetTick>
 800285c:	0002      	movs	r2, r0
 800285e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002860:	1a9b      	subs	r3, r3, r2
 8002862:	683a      	ldr	r2, [r7, #0]
 8002864:	18d3      	adds	r3, r2, r3
 8002866:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002868:	f7fe fb68 	bl	8000f3c <HAL_GetTick>
 800286c:	0003      	movs	r3, r0
 800286e:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002870:	4b3a      	ldr	r3, [pc, #232]	; (800295c <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	015b      	lsls	r3, r3, #5
 8002876:	0d1b      	lsrs	r3, r3, #20
 8002878:	69fa      	ldr	r2, [r7, #28]
 800287a:	4353      	muls	r3, r2
 800287c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800287e:	e058      	b.n	8002932 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	3301      	adds	r3, #1
 8002884:	d055      	beq.n	8002932 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002886:	f7fe fb59 	bl	8000f3c <HAL_GetTick>
 800288a:	0002      	movs	r2, r0
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	1ad3      	subs	r3, r2, r3
 8002890:	69fa      	ldr	r2, [r7, #28]
 8002892:	429a      	cmp	r2, r3
 8002894:	d902      	bls.n	800289c <SPI_WaitFlagStateUntilTimeout+0x54>
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d142      	bne.n	8002922 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	21e0      	movs	r1, #224	; 0xe0
 80028a8:	438a      	bics	r2, r1
 80028aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	685a      	ldr	r2, [r3, #4]
 80028b0:	2382      	movs	r3, #130	; 0x82
 80028b2:	005b      	lsls	r3, r3, #1
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d113      	bne.n	80028e0 <SPI_WaitFlagStateUntilTimeout+0x98>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	2380      	movs	r3, #128	; 0x80
 80028be:	021b      	lsls	r3, r3, #8
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d005      	beq.n	80028d0 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	2380      	movs	r3, #128	; 0x80
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d107      	bne.n	80028e0 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2140      	movs	r1, #64	; 0x40
 80028dc:	438a      	bics	r2, r1
 80028de:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028e4:	2380      	movs	r3, #128	; 0x80
 80028e6:	019b      	lsls	r3, r3, #6
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d110      	bne.n	800290e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	491a      	ldr	r1, [pc, #104]	; (8002960 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80028f8:	400a      	ands	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2180      	movs	r1, #128	; 0x80
 8002908:	0189      	lsls	r1, r1, #6
 800290a:	430a      	orrs	r2, r1
 800290c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	225d      	movs	r2, #93	; 0x5d
 8002912:	2101      	movs	r1, #1
 8002914:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	225c      	movs	r2, #92	; 0x5c
 800291a:	2100      	movs	r1, #0
 800291c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e017      	b.n	8002952 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d101      	bne.n	800292c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002928:	2300      	movs	r3, #0
 800292a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	3b01      	subs	r3, #1
 8002930:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	68ba      	ldr	r2, [r7, #8]
 800293a:	4013      	ands	r3, r2
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	425a      	negs	r2, r3
 8002942:	4153      	adcs	r3, r2
 8002944:	b2db      	uxtb	r3, r3
 8002946:	001a      	movs	r2, r3
 8002948:	1dfb      	adds	r3, r7, #7
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	429a      	cmp	r2, r3
 800294e:	d197      	bne.n	8002880 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	0018      	movs	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	b008      	add	sp, #32
 8002958:	bd80      	pop	{r7, pc}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	20000010 	.word	0x20000010
 8002960:	ffffdfff 	.word	0xffffdfff

08002964 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b08a      	sub	sp, #40	; 0x28
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
 8002970:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002972:	2317      	movs	r3, #23
 8002974:	18fb      	adds	r3, r7, r3
 8002976:	2200      	movs	r2, #0
 8002978:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800297a:	f7fe fadf 	bl	8000f3c <HAL_GetTick>
 800297e:	0002      	movs	r2, r0
 8002980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002982:	1a9b      	subs	r3, r3, r2
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	18d3      	adds	r3, r2, r3
 8002988:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800298a:	f7fe fad7 	bl	8000f3c <HAL_GetTick>
 800298e:	0003      	movs	r3, r0
 8002990:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	330c      	adds	r3, #12
 8002998:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800299a:	4b41      	ldr	r3, [pc, #260]	; (8002aa0 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	0013      	movs	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	189b      	adds	r3, r3, r2
 80029a4:	00da      	lsls	r2, r3, #3
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	0d1b      	lsrs	r3, r3, #20
 80029aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029ac:	4353      	muls	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80029b0:	e068      	b.n	8002a84 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80029b2:	68ba      	ldr	r2, [r7, #8]
 80029b4:	23c0      	movs	r3, #192	; 0xc0
 80029b6:	00db      	lsls	r3, r3, #3
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d10a      	bne.n	80029d2 <SPI_WaitFifoStateUntilTimeout+0x6e>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d107      	bne.n	80029d2 <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	781b      	ldrb	r3, [r3, #0]
 80029c6:	b2da      	uxtb	r2, r3
 80029c8:	2117      	movs	r1, #23
 80029ca:	187b      	adds	r3, r7, r1
 80029cc:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80029ce:	187b      	adds	r3, r7, r1
 80029d0:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	3301      	adds	r3, #1
 80029d6:	d055      	beq.n	8002a84 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029d8:	f7fe fab0 	bl	8000f3c <HAL_GetTick>
 80029dc:	0002      	movs	r2, r0
 80029de:	6a3b      	ldr	r3, [r7, #32]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d902      	bls.n	80029ee <SPI_WaitFifoStateUntilTimeout+0x8a>
 80029e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d142      	bne.n	8002a74 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	685a      	ldr	r2, [r3, #4]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	21e0      	movs	r1, #224	; 0xe0
 80029fa:	438a      	bics	r2, r1
 80029fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	2382      	movs	r3, #130	; 0x82
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d113      	bne.n	8002a32 <SPI_WaitFifoStateUntilTimeout+0xce>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	689a      	ldr	r2, [r3, #8]
 8002a0e:	2380      	movs	r3, #128	; 0x80
 8002a10:	021b      	lsls	r3, r3, #8
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d005      	beq.n	8002a22 <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	689a      	ldr	r2, [r3, #8]
 8002a1a:	2380      	movs	r3, #128	; 0x80
 8002a1c:	00db      	lsls	r3, r3, #3
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d107      	bne.n	8002a32 <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2140      	movs	r1, #64	; 0x40
 8002a2e:	438a      	bics	r2, r1
 8002a30:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a36:	2380      	movs	r3, #128	; 0x80
 8002a38:	019b      	lsls	r3, r3, #6
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d110      	bne.n	8002a60 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4916      	ldr	r1, [pc, #88]	; (8002aa4 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002a4a:	400a      	ands	r2, r1
 8002a4c:	601a      	str	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2180      	movs	r1, #128	; 0x80
 8002a5a:	0189      	lsls	r1, r1, #6
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	225d      	movs	r2, #93	; 0x5d
 8002a64:	2101      	movs	r1, #1
 8002a66:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	225c      	movs	r2, #92	; 0x5c
 8002a6c:	2100      	movs	r1, #0
 8002a6e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	e010      	b.n	8002a96 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	3b01      	subs	r3, #1
 8002a82:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	429a      	cmp	r2, r3
 8002a92:	d18e      	bne.n	80029b2 <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	0018      	movs	r0, r3
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	b00a      	add	sp, #40	; 0x28
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	46c0      	nop			; (mov r8, r8)
 8002aa0:	20000010 	.word	0x20000010
 8002aa4:	ffffdfff 	.word	0xffffdfff

08002aa8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b086      	sub	sp, #24
 8002aac:	af02      	add	r7, sp, #8
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002ab4:	68ba      	ldr	r2, [r7, #8]
 8002ab6:	23c0      	movs	r3, #192	; 0xc0
 8002ab8:	0159      	lsls	r1, r3, #5
 8002aba:	68f8      	ldr	r0, [r7, #12]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	9300      	str	r3, [sp, #0]
 8002ac0:	0013      	movs	r3, r2
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f7ff ff4e 	bl	8002964 <SPI_WaitFifoStateUntilTimeout>
 8002ac8:	1e03      	subs	r3, r0, #0
 8002aca:	d007      	beq.n	8002adc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	431a      	orrs	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e027      	b.n	8002b2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002adc:	68ba      	ldr	r2, [r7, #8]
 8002ade:	68f8      	ldr	r0, [r7, #12]
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	0013      	movs	r3, r2
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2180      	movs	r1, #128	; 0x80
 8002aea:	f7ff fead 	bl	8002848 <SPI_WaitFlagStateUntilTimeout>
 8002aee:	1e03      	subs	r3, r0, #0
 8002af0:	d007      	beq.n	8002b02 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002af6:	2220      	movs	r2, #32
 8002af8:	431a      	orrs	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e014      	b.n	8002b2c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002b02:	68ba      	ldr	r2, [r7, #8]
 8002b04:	23c0      	movs	r3, #192	; 0xc0
 8002b06:	00d9      	lsls	r1, r3, #3
 8002b08:	68f8      	ldr	r0, [r7, #12]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	9300      	str	r3, [sp, #0]
 8002b0e:	0013      	movs	r3, r2
 8002b10:	2200      	movs	r2, #0
 8002b12:	f7ff ff27 	bl	8002964 <SPI_WaitFifoStateUntilTimeout>
 8002b16:	1e03      	subs	r3, r0, #0
 8002b18:	d007      	beq.n	8002b2a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b1e:	2220      	movs	r2, #32
 8002b20:	431a      	orrs	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e000      	b.n	8002b2c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
}
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	b004      	add	sp, #16
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b3c:	f7fe f9fe 	bl	8000f3c <HAL_GetTick>
 8002b40:	0003      	movs	r3, r0
 8002b42:	60fb      	str	r3, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	685a      	ldr	r2, [r3, #4]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2120      	movs	r1, #32
 8002b50:	438a      	bics	r2, r1
 8002b52:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2164      	movs	r1, #100	; 0x64
 8002b5a:	0018      	movs	r0, r3
 8002b5c:	f7ff ffa4 	bl	8002aa8 <SPI_EndRxTxTransaction>
 8002b60:	1e03      	subs	r3, r0, #0
 8002b62:	d005      	beq.n	8002b70 <SPI_CloseRxTx_ISR+0x3c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b68:	2220      	movs	r2, #32
 8002b6a:	431a      	orrs	r2, r3
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d117      	bne.n	8002ba8 <SPI_CloseRxTx_ISR+0x74>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	225d      	movs	r2, #93	; 0x5d
 8002b7c:	5c9b      	ldrb	r3, [r3, r2]
 8002b7e:	b2db      	uxtb	r3, r3
 8002b80:	2b04      	cmp	r3, #4
 8002b82:	d108      	bne.n	8002b96 <SPI_CloseRxTx_ISR+0x62>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	225d      	movs	r2, #93	; 0x5d
 8002b88:	2101      	movs	r1, #1
 8002b8a:	5499      	strb	r1, [r3, r2]
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	0018      	movs	r0, r3
 8002b90:	f7ff fd24 	bl	80025dc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8002b94:	e010      	b.n	8002bb8 <SPI_CloseRxTx_ISR+0x84>
        hspi->State = HAL_SPI_STATE_READY;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	225d      	movs	r2, #93	; 0x5d
 8002b9a:	2101      	movs	r1, #1
 8002b9c:	5499      	strb	r1, [r3, r2]
        HAL_SPI_TxRxCpltCallback(hspi);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	0018      	movs	r0, r3
 8002ba2:	f7fd fe9f 	bl	80008e4 <HAL_SPI_TxRxCpltCallback>
}
 8002ba6:	e007      	b.n	8002bb8 <SPI_CloseRxTx_ISR+0x84>
      hspi->State = HAL_SPI_STATE_READY;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	225d      	movs	r2, #93	; 0x5d
 8002bac:	2101      	movs	r1, #1
 8002bae:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f7ff fd1a 	bl	80025ec <HAL_SPI_ErrorCallback>
}
 8002bb8:	46c0      	nop			; (mov r8, r8)
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	b004      	add	sp, #16
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e042      	b.n	8002c58 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	223d      	movs	r2, #61	; 0x3d
 8002bd6:	5c9b      	ldrb	r3, [r3, r2]
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d107      	bne.n	8002bee <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	223c      	movs	r2, #60	; 0x3c
 8002be2:	2100      	movs	r1, #0
 8002be4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	0018      	movs	r0, r3
 8002bea:	f7fd fff5 	bl	8000bd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	223d      	movs	r2, #61	; 0x3d
 8002bf2:	2102      	movs	r1, #2
 8002bf4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	0019      	movs	r1, r3
 8002c00:	0010      	movs	r0, r2
 8002c02:	f000 fac3 	bl	800318c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2246      	movs	r2, #70	; 0x46
 8002c0a:	2101      	movs	r1, #1
 8002c0c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	223e      	movs	r2, #62	; 0x3e
 8002c12:	2101      	movs	r1, #1
 8002c14:	5499      	strb	r1, [r3, r2]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	223f      	movs	r2, #63	; 0x3f
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	5499      	strb	r1, [r3, r2]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2240      	movs	r2, #64	; 0x40
 8002c22:	2101      	movs	r1, #1
 8002c24:	5499      	strb	r1, [r3, r2]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2241      	movs	r2, #65	; 0x41
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2242      	movs	r2, #66	; 0x42
 8002c32:	2101      	movs	r1, #1
 8002c34:	5499      	strb	r1, [r3, r2]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2243      	movs	r2, #67	; 0x43
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	5499      	strb	r1, [r3, r2]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2244      	movs	r2, #68	; 0x44
 8002c42:	2101      	movs	r1, #1
 8002c44:	5499      	strb	r1, [r3, r2]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2245      	movs	r2, #69	; 0x45
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	223d      	movs	r2, #61	; 0x3d
 8002c52:	2101      	movs	r1, #1
 8002c54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c56:	2300      	movs	r3, #0
}
 8002c58:	0018      	movs	r0, r3
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	b002      	add	sp, #8
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e042      	b.n	8002cf8 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	223d      	movs	r2, #61	; 0x3d
 8002c76:	5c9b      	ldrb	r3, [r3, r2]
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d107      	bne.n	8002c8e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	223c      	movs	r2, #60	; 0x3c
 8002c82:	2100      	movs	r1, #0
 8002c84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	0018      	movs	r0, r3
 8002c8a:	f7fd ffd9 	bl	8000c40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	223d      	movs	r2, #61	; 0x3d
 8002c92:	2102      	movs	r1, #2
 8002c94:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	0019      	movs	r1, r3
 8002ca0:	0010      	movs	r0, r2
 8002ca2:	f000 fa73 	bl	800318c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2246      	movs	r2, #70	; 0x46
 8002caa:	2101      	movs	r1, #1
 8002cac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	223e      	movs	r2, #62	; 0x3e
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	5499      	strb	r1, [r3, r2]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	223f      	movs	r2, #63	; 0x3f
 8002cba:	2101      	movs	r1, #1
 8002cbc:	5499      	strb	r1, [r3, r2]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2240      	movs	r2, #64	; 0x40
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	5499      	strb	r1, [r3, r2]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2241      	movs	r2, #65	; 0x41
 8002cca:	2101      	movs	r1, #1
 8002ccc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2242      	movs	r2, #66	; 0x42
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	5499      	strb	r1, [r3, r2]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2243      	movs	r2, #67	; 0x43
 8002cda:	2101      	movs	r1, #1
 8002cdc:	5499      	strb	r1, [r3, r2]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2244      	movs	r2, #68	; 0x44
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	5499      	strb	r1, [r3, r2]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2245      	movs	r2, #69	; 0x45
 8002cea:	2101      	movs	r1, #1
 8002cec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	223d      	movs	r2, #61	; 0x3d
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	0018      	movs	r0, r3
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	b002      	add	sp, #8
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d108      	bne.n	8002d22 <HAL_TIM_PWM_Start+0x22>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	223e      	movs	r2, #62	; 0x3e
 8002d14:	5c9b      	ldrb	r3, [r3, r2]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	1e5a      	subs	r2, r3, #1
 8002d1c:	4193      	sbcs	r3, r2
 8002d1e:	b2db      	uxtb	r3, r3
 8002d20:	e01f      	b.n	8002d62 <HAL_TIM_PWM_Start+0x62>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2b04      	cmp	r3, #4
 8002d26:	d108      	bne.n	8002d3a <HAL_TIM_PWM_Start+0x3a>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	223f      	movs	r2, #63	; 0x3f
 8002d2c:	5c9b      	ldrb	r3, [r3, r2]
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	3b01      	subs	r3, #1
 8002d32:	1e5a      	subs	r2, r3, #1
 8002d34:	4193      	sbcs	r3, r2
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	e013      	b.n	8002d62 <HAL_TIM_PWM_Start+0x62>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	2b08      	cmp	r3, #8
 8002d3e:	d108      	bne.n	8002d52 <HAL_TIM_PWM_Start+0x52>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2240      	movs	r2, #64	; 0x40
 8002d44:	5c9b      	ldrb	r3, [r3, r2]
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	1e5a      	subs	r2, r3, #1
 8002d4c:	4193      	sbcs	r3, r2
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	e007      	b.n	8002d62 <HAL_TIM_PWM_Start+0x62>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2241      	movs	r2, #65	; 0x41
 8002d56:	5c9b      	ldrb	r3, [r3, r2]
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	1e5a      	subs	r2, r3, #1
 8002d5e:	4193      	sbcs	r3, r2
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e06a      	b.n	8002e40 <HAL_TIM_PWM_Start+0x140>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d104      	bne.n	8002d7a <HAL_TIM_PWM_Start+0x7a>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	223e      	movs	r2, #62	; 0x3e
 8002d74:	2102      	movs	r1, #2
 8002d76:	5499      	strb	r1, [r3, r2]
 8002d78:	e013      	b.n	8002da2 <HAL_TIM_PWM_Start+0xa2>
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d104      	bne.n	8002d8a <HAL_TIM_PWM_Start+0x8a>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	223f      	movs	r2, #63	; 0x3f
 8002d84:	2102      	movs	r1, #2
 8002d86:	5499      	strb	r1, [r3, r2]
 8002d88:	e00b      	b.n	8002da2 <HAL_TIM_PWM_Start+0xa2>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	2b08      	cmp	r3, #8
 8002d8e:	d104      	bne.n	8002d9a <HAL_TIM_PWM_Start+0x9a>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2240      	movs	r2, #64	; 0x40
 8002d94:	2102      	movs	r1, #2
 8002d96:	5499      	strb	r1, [r3, r2]
 8002d98:	e003      	b.n	8002da2 <HAL_TIM_PWM_Start+0xa2>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2241      	movs	r2, #65	; 0x41
 8002d9e:	2102      	movs	r1, #2
 8002da0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6839      	ldr	r1, [r7, #0]
 8002da8:	2201      	movs	r2, #1
 8002daa:	0018      	movs	r0, r3
 8002dac:	f000 fcde 	bl	800376c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a24      	ldr	r2, [pc, #144]	; (8002e48 <HAL_TIM_PWM_Start+0x148>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d009      	beq.n	8002dce <HAL_TIM_PWM_Start+0xce>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a23      	ldr	r2, [pc, #140]	; (8002e4c <HAL_TIM_PWM_Start+0x14c>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d004      	beq.n	8002dce <HAL_TIM_PWM_Start+0xce>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a21      	ldr	r2, [pc, #132]	; (8002e50 <HAL_TIM_PWM_Start+0x150>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d101      	bne.n	8002dd2 <HAL_TIM_PWM_Start+0xd2>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e000      	b.n	8002dd4 <HAL_TIM_PWM_Start+0xd4>
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d008      	beq.n	8002dea <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2180      	movs	r1, #128	; 0x80
 8002de4:	0209      	lsls	r1, r1, #8
 8002de6:	430a      	orrs	r2, r1
 8002de8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4a16      	ldr	r2, [pc, #88]	; (8002e48 <HAL_TIM_PWM_Start+0x148>)
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d00a      	beq.n	8002e0a <HAL_TIM_PWM_Start+0x10a>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	05db      	lsls	r3, r3, #23
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d004      	beq.n	8002e0a <HAL_TIM_PWM_Start+0x10a>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a13      	ldr	r2, [pc, #76]	; (8002e54 <HAL_TIM_PWM_Start+0x154>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d111      	bne.n	8002e2e <HAL_TIM_PWM_Start+0x12e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	2207      	movs	r2, #7
 8002e12:	4013      	ands	r3, r2
 8002e14:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2b06      	cmp	r3, #6
 8002e1a:	d010      	beq.n	8002e3e <HAL_TIM_PWM_Start+0x13e>
    {
      __HAL_TIM_ENABLE(htim);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2101      	movs	r1, #1
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e2c:	e007      	b.n	8002e3e <HAL_TIM_PWM_Start+0x13e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	2101      	movs	r1, #1
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	0018      	movs	r0, r3
 8002e42:	46bd      	mov	sp, r7
 8002e44:	b004      	add	sp, #16
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	40012c00 	.word	0x40012c00
 8002e4c:	40014400 	.word	0x40014400
 8002e50:	40014800 	.word	0x40014800
 8002e54:	40000400 	.word	0x40000400

08002e58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b086      	sub	sp, #24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e64:	2317      	movs	r3, #23
 8002e66:	18fb      	adds	r3, r7, r3
 8002e68:	2200      	movs	r2, #0
 8002e6a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	223c      	movs	r2, #60	; 0x3c
 8002e70:	5c9b      	ldrb	r3, [r3, r2]
 8002e72:	2b01      	cmp	r3, #1
 8002e74:	d101      	bne.n	8002e7a <HAL_TIM_PWM_ConfigChannel+0x22>
 8002e76:	2302      	movs	r3, #2
 8002e78:	e0ad      	b.n	8002fd6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	223c      	movs	r2, #60	; 0x3c
 8002e7e:	2101      	movs	r1, #1
 8002e80:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b0c      	cmp	r3, #12
 8002e86:	d100      	bne.n	8002e8a <HAL_TIM_PWM_ConfigChannel+0x32>
 8002e88:	e076      	b.n	8002f78 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b0c      	cmp	r3, #12
 8002e8e:	d900      	bls.n	8002e92 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002e90:	e095      	b.n	8002fbe <HAL_TIM_PWM_ConfigChannel+0x166>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d04e      	beq.n	8002f36 <HAL_TIM_PWM_ConfigChannel+0xde>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2b08      	cmp	r3, #8
 8002e9c:	d900      	bls.n	8002ea0 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002e9e:	e08e      	b.n	8002fbe <HAL_TIM_PWM_ConfigChannel+0x166>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_TIM_PWM_ConfigChannel+0x56>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d021      	beq.n	8002ef0 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002eac:	e087      	b.n	8002fbe <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68ba      	ldr	r2, [r7, #8]
 8002eb4:	0011      	movs	r1, r2
 8002eb6:	0018      	movs	r0, r3
 8002eb8:	f000 f9de 	bl	8003278 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	699a      	ldr	r2, [r3, #24]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2108      	movs	r1, #8
 8002ec8:	430a      	orrs	r2, r1
 8002eca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	699a      	ldr	r2, [r3, #24]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2104      	movs	r1, #4
 8002ed8:	438a      	bics	r2, r1
 8002eda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6999      	ldr	r1, [r3, #24]
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	691a      	ldr	r2, [r3, #16]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	619a      	str	r2, [r3, #24]
      break;
 8002eee:	e06b      	b.n	8002fc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	0011      	movs	r1, r2
 8002ef8:	0018      	movs	r0, r3
 8002efa:	f000 fa3b 	bl	8003374 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	699a      	ldr	r2, [r3, #24]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2180      	movs	r1, #128	; 0x80
 8002f0a:	0109      	lsls	r1, r1, #4
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	699a      	ldr	r2, [r3, #24]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4931      	ldr	r1, [pc, #196]	; (8002fe0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002f1c:	400a      	ands	r2, r1
 8002f1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6999      	ldr	r1, [r3, #24]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	691b      	ldr	r3, [r3, #16]
 8002f2a:	021a      	lsls	r2, r3, #8
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	619a      	str	r2, [r3, #24]
      break;
 8002f34:	e048      	b.n	8002fc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	68ba      	ldr	r2, [r7, #8]
 8002f3c:	0011      	movs	r1, r2
 8002f3e:	0018      	movs	r0, r3
 8002f40:	f000 fa96 	bl	8003470 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	69da      	ldr	r2, [r3, #28]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2108      	movs	r1, #8
 8002f50:	430a      	orrs	r2, r1
 8002f52:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	69da      	ldr	r2, [r3, #28]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2104      	movs	r1, #4
 8002f60:	438a      	bics	r2, r1
 8002f62:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	69d9      	ldr	r1, [r3, #28]
 8002f6a:	68bb      	ldr	r3, [r7, #8]
 8002f6c:	691a      	ldr	r2, [r3, #16]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	430a      	orrs	r2, r1
 8002f74:	61da      	str	r2, [r3, #28]
      break;
 8002f76:	e027      	b.n	8002fc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68ba      	ldr	r2, [r7, #8]
 8002f7e:	0011      	movs	r1, r2
 8002f80:	0018      	movs	r0, r3
 8002f82:	f000 faf5 	bl	8003570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	69da      	ldr	r2, [r3, #28]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2180      	movs	r1, #128	; 0x80
 8002f92:	0109      	lsls	r1, r1, #4
 8002f94:	430a      	orrs	r2, r1
 8002f96:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	69da      	ldr	r2, [r3, #28]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	490f      	ldr	r1, [pc, #60]	; (8002fe0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002fa4:	400a      	ands	r2, r1
 8002fa6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	69d9      	ldr	r1, [r3, #28]
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	691b      	ldr	r3, [r3, #16]
 8002fb2:	021a      	lsls	r2, r3, #8
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	430a      	orrs	r2, r1
 8002fba:	61da      	str	r2, [r3, #28]
      break;
 8002fbc:	e004      	b.n	8002fc8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002fbe:	2317      	movs	r3, #23
 8002fc0:	18fb      	adds	r3, r7, r3
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	701a      	strb	r2, [r3, #0]
      break;
 8002fc6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	223c      	movs	r2, #60	; 0x3c
 8002fcc:	2100      	movs	r1, #0
 8002fce:	5499      	strb	r1, [r3, r2]

  return status;
 8002fd0:	2317      	movs	r3, #23
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	781b      	ldrb	r3, [r3, #0]
}
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	b006      	add	sp, #24
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	46c0      	nop			; (mov r8, r8)
 8002fe0:	fffffbff 	.word	0xfffffbff

08002fe4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fee:	230f      	movs	r3, #15
 8002ff0:	18fb      	adds	r3, r7, r3
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	223c      	movs	r2, #60	; 0x3c
 8002ffa:	5c9b      	ldrb	r3, [r3, r2]
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d101      	bne.n	8003004 <HAL_TIM_ConfigClockSource+0x20>
 8003000:	2302      	movs	r3, #2
 8003002:	e0bc      	b.n	800317e <HAL_TIM_ConfigClockSource+0x19a>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	223c      	movs	r2, #60	; 0x3c
 8003008:	2101      	movs	r1, #1
 800300a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	223d      	movs	r2, #61	; 0x3d
 8003010:	2102      	movs	r1, #2
 8003012:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	2277      	movs	r2, #119	; 0x77
 8003020:	4393      	bics	r3, r2
 8003022:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	4a58      	ldr	r2, [pc, #352]	; (8003188 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003028:	4013      	ands	r3, r2
 800302a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	68ba      	ldr	r2, [r7, #8]
 8003032:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2280      	movs	r2, #128	; 0x80
 800303a:	0192      	lsls	r2, r2, #6
 800303c:	4293      	cmp	r3, r2
 800303e:	d040      	beq.n	80030c2 <HAL_TIM_ConfigClockSource+0xde>
 8003040:	2280      	movs	r2, #128	; 0x80
 8003042:	0192      	lsls	r2, r2, #6
 8003044:	4293      	cmp	r3, r2
 8003046:	d900      	bls.n	800304a <HAL_TIM_ConfigClockSource+0x66>
 8003048:	e088      	b.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 800304a:	2280      	movs	r2, #128	; 0x80
 800304c:	0152      	lsls	r2, r2, #5
 800304e:	4293      	cmp	r3, r2
 8003050:	d100      	bne.n	8003054 <HAL_TIM_ConfigClockSource+0x70>
 8003052:	e088      	b.n	8003166 <HAL_TIM_ConfigClockSource+0x182>
 8003054:	2280      	movs	r2, #128	; 0x80
 8003056:	0152      	lsls	r2, r2, #5
 8003058:	4293      	cmp	r3, r2
 800305a:	d900      	bls.n	800305e <HAL_TIM_ConfigClockSource+0x7a>
 800305c:	e07e      	b.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 800305e:	2b70      	cmp	r3, #112	; 0x70
 8003060:	d018      	beq.n	8003094 <HAL_TIM_ConfigClockSource+0xb0>
 8003062:	d900      	bls.n	8003066 <HAL_TIM_ConfigClockSource+0x82>
 8003064:	e07a      	b.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 8003066:	2b60      	cmp	r3, #96	; 0x60
 8003068:	d04f      	beq.n	800310a <HAL_TIM_ConfigClockSource+0x126>
 800306a:	d900      	bls.n	800306e <HAL_TIM_ConfigClockSource+0x8a>
 800306c:	e076      	b.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 800306e:	2b50      	cmp	r3, #80	; 0x50
 8003070:	d03b      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x106>
 8003072:	d900      	bls.n	8003076 <HAL_TIM_ConfigClockSource+0x92>
 8003074:	e072      	b.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 8003076:	2b40      	cmp	r3, #64	; 0x40
 8003078:	d057      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x146>
 800307a:	d900      	bls.n	800307e <HAL_TIM_ConfigClockSource+0x9a>
 800307c:	e06e      	b.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 800307e:	2b30      	cmp	r3, #48	; 0x30
 8003080:	d063      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x166>
 8003082:	d86b      	bhi.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 8003084:	2b20      	cmp	r3, #32
 8003086:	d060      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x166>
 8003088:	d868      	bhi.n	800315c <HAL_TIM_ConfigClockSource+0x178>
 800308a:	2b00      	cmp	r3, #0
 800308c:	d05d      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x166>
 800308e:	2b10      	cmp	r3, #16
 8003090:	d05b      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x166>
 8003092:	e063      	b.n	800315c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030a4:	f000 fb42 	bl	800372c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2277      	movs	r2, #119	; 0x77
 80030b4:	4313      	orrs	r3, r2
 80030b6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68ba      	ldr	r2, [r7, #8]
 80030be:	609a      	str	r2, [r3, #8]
      break;
 80030c0:	e052      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030d2:	f000 fb2b 	bl	800372c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2180      	movs	r1, #128	; 0x80
 80030e2:	01c9      	lsls	r1, r1, #7
 80030e4:	430a      	orrs	r2, r1
 80030e6:	609a      	str	r2, [r3, #8]
      break;
 80030e8:	e03e      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030f6:	001a      	movs	r2, r3
 80030f8:	f000 fa9e 	bl	8003638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2150      	movs	r1, #80	; 0x50
 8003102:	0018      	movs	r0, r3
 8003104:	f000 faf8 	bl	80036f8 <TIM_ITRx_SetConfig>
      break;
 8003108:	e02e      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003116:	001a      	movs	r2, r3
 8003118:	f000 fabc 	bl	8003694 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2160      	movs	r1, #96	; 0x60
 8003122:	0018      	movs	r0, r3
 8003124:	f000 fae8 	bl	80036f8 <TIM_ITRx_SetConfig>
      break;
 8003128:	e01e      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003136:	001a      	movs	r2, r3
 8003138:	f000 fa7e 	bl	8003638 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2140      	movs	r1, #64	; 0x40
 8003142:	0018      	movs	r0, r3
 8003144:	f000 fad8 	bl	80036f8 <TIM_ITRx_SetConfig>
      break;
 8003148:	e00e      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	0019      	movs	r1, r3
 8003154:	0010      	movs	r0, r2
 8003156:	f000 facf 	bl	80036f8 <TIM_ITRx_SetConfig>
      break;
 800315a:	e005      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800315c:	230f      	movs	r3, #15
 800315e:	18fb      	adds	r3, r7, r3
 8003160:	2201      	movs	r2, #1
 8003162:	701a      	strb	r2, [r3, #0]
      break;
 8003164:	e000      	b.n	8003168 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003166:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	223d      	movs	r2, #61	; 0x3d
 800316c:	2101      	movs	r1, #1
 800316e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	223c      	movs	r2, #60	; 0x3c
 8003174:	2100      	movs	r1, #0
 8003176:	5499      	strb	r1, [r3, r2]

  return status;
 8003178:	230f      	movs	r3, #15
 800317a:	18fb      	adds	r3, r7, r3
 800317c:	781b      	ldrb	r3, [r3, #0]
}
 800317e:	0018      	movs	r0, r3
 8003180:	46bd      	mov	sp, r7
 8003182:	b004      	add	sp, #16
 8003184:	bd80      	pop	{r7, pc}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	ffff00ff 	.word	0xffff00ff

0800318c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a30      	ldr	r2, [pc, #192]	; (8003260 <TIM_Base_SetConfig+0xd4>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d008      	beq.n	80031b6 <TIM_Base_SetConfig+0x2a>
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	2380      	movs	r3, #128	; 0x80
 80031a8:	05db      	lsls	r3, r3, #23
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d003      	beq.n	80031b6 <TIM_Base_SetConfig+0x2a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a2c      	ldr	r2, [pc, #176]	; (8003264 <TIM_Base_SetConfig+0xd8>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d108      	bne.n	80031c8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2270      	movs	r2, #112	; 0x70
 80031ba:	4393      	bics	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	4313      	orrs	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a25      	ldr	r2, [pc, #148]	; (8003260 <TIM_Base_SetConfig+0xd4>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d014      	beq.n	80031fa <TIM_Base_SetConfig+0x6e>
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	2380      	movs	r3, #128	; 0x80
 80031d4:	05db      	lsls	r3, r3, #23
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d00f      	beq.n	80031fa <TIM_Base_SetConfig+0x6e>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a21      	ldr	r2, [pc, #132]	; (8003264 <TIM_Base_SetConfig+0xd8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00b      	beq.n	80031fa <TIM_Base_SetConfig+0x6e>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a20      	ldr	r2, [pc, #128]	; (8003268 <TIM_Base_SetConfig+0xdc>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d007      	beq.n	80031fa <TIM_Base_SetConfig+0x6e>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a1f      	ldr	r2, [pc, #124]	; (800326c <TIM_Base_SetConfig+0xe0>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d003      	beq.n	80031fa <TIM_Base_SetConfig+0x6e>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a1e      	ldr	r2, [pc, #120]	; (8003270 <TIM_Base_SetConfig+0xe4>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d108      	bne.n	800320c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	4a1d      	ldr	r2, [pc, #116]	; (8003274 <TIM_Base_SetConfig+0xe8>)
 80031fe:	4013      	ands	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4313      	orrs	r3, r2
 800320a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2280      	movs	r2, #128	; 0x80
 8003210:	4393      	bics	r3, r2
 8003212:	001a      	movs	r2, r3
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	695b      	ldr	r3, [r3, #20]
 8003218:	4313      	orrs	r3, r2
 800321a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a0a      	ldr	r2, [pc, #40]	; (8003260 <TIM_Base_SetConfig+0xd4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d007      	beq.n	800324a <TIM_Base_SetConfig+0xbe>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a0b      	ldr	r2, [pc, #44]	; (800326c <TIM_Base_SetConfig+0xe0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d003      	beq.n	800324a <TIM_Base_SetConfig+0xbe>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a0a      	ldr	r2, [pc, #40]	; (8003270 <TIM_Base_SetConfig+0xe4>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d103      	bne.n	8003252 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	691a      	ldr	r2, [r3, #16]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	615a      	str	r2, [r3, #20]
}
 8003258:	46c0      	nop			; (mov r8, r8)
 800325a:	46bd      	mov	sp, r7
 800325c:	b004      	add	sp, #16
 800325e:	bd80      	pop	{r7, pc}
 8003260:	40012c00 	.word	0x40012c00
 8003264:	40000400 	.word	0x40000400
 8003268:	40002000 	.word	0x40002000
 800326c:	40014400 	.word	0x40014400
 8003270:	40014800 	.word	0x40014800
 8003274:	fffffcff 	.word	0xfffffcff

08003278 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a1b      	ldr	r3, [r3, #32]
 8003286:	2201      	movs	r2, #1
 8003288:	4393      	bics	r3, r2
 800328a:	001a      	movs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2270      	movs	r2, #112	; 0x70
 80032a6:	4393      	bics	r3, r2
 80032a8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2203      	movs	r2, #3
 80032ae:	4393      	bics	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	2202      	movs	r2, #2
 80032c0:	4393      	bics	r3, r2
 80032c2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a23      	ldr	r2, [pc, #140]	; (8003360 <TIM_OC1_SetConfig+0xe8>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d007      	beq.n	80032e6 <TIM_OC1_SetConfig+0x6e>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a22      	ldr	r2, [pc, #136]	; (8003364 <TIM_OC1_SetConfig+0xec>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d003      	beq.n	80032e6 <TIM_OC1_SetConfig+0x6e>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a21      	ldr	r2, [pc, #132]	; (8003368 <TIM_OC1_SetConfig+0xf0>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d10c      	bne.n	8003300 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	2208      	movs	r2, #8
 80032ea:	4393      	bics	r3, r2
 80032ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	2204      	movs	r2, #4
 80032fc:	4393      	bics	r3, r2
 80032fe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a17      	ldr	r2, [pc, #92]	; (8003360 <TIM_OC1_SetConfig+0xe8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d007      	beq.n	8003318 <TIM_OC1_SetConfig+0xa0>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a16      	ldr	r2, [pc, #88]	; (8003364 <TIM_OC1_SetConfig+0xec>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d003      	beq.n	8003318 <TIM_OC1_SetConfig+0xa0>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a15      	ldr	r2, [pc, #84]	; (8003368 <TIM_OC1_SetConfig+0xf0>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d111      	bne.n	800333c <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	4a14      	ldr	r2, [pc, #80]	; (800336c <TIM_OC1_SetConfig+0xf4>)
 800331c:	4013      	ands	r3, r2
 800331e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	4a13      	ldr	r2, [pc, #76]	; (8003370 <TIM_OC1_SetConfig+0xf8>)
 8003324:	4013      	ands	r3, r2
 8003326:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	4313      	orrs	r3, r2
 8003330:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	699b      	ldr	r3, [r3, #24]
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	4313      	orrs	r3, r2
 800333a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	693a      	ldr	r2, [r7, #16]
 8003340:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685a      	ldr	r2, [r3, #4]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	697a      	ldr	r2, [r7, #20]
 8003354:	621a      	str	r2, [r3, #32]
}
 8003356:	46c0      	nop			; (mov r8, r8)
 8003358:	46bd      	mov	sp, r7
 800335a:	b006      	add	sp, #24
 800335c:	bd80      	pop	{r7, pc}
 800335e:	46c0      	nop			; (mov r8, r8)
 8003360:	40012c00 	.word	0x40012c00
 8003364:	40014400 	.word	0x40014400
 8003368:	40014800 	.word	0x40014800
 800336c:	fffffeff 	.word	0xfffffeff
 8003370:	fffffdff 	.word	0xfffffdff

08003374 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	2210      	movs	r2, #16
 8003384:	4393      	bics	r3, r2
 8003386:	001a      	movs	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4a2c      	ldr	r2, [pc, #176]	; (8003454 <TIM_OC2_SetConfig+0xe0>)
 80033a2:	4013      	ands	r3, r2
 80033a4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	4a2b      	ldr	r2, [pc, #172]	; (8003458 <TIM_OC2_SetConfig+0xe4>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	021b      	lsls	r3, r3, #8
 80033b4:	68fa      	ldr	r2, [r7, #12]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	2220      	movs	r2, #32
 80033be:	4393      	bics	r3, r2
 80033c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	011b      	lsls	r3, r3, #4
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	4a22      	ldr	r2, [pc, #136]	; (800345c <TIM_OC2_SetConfig+0xe8>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d10d      	bne.n	80033f2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	2280      	movs	r2, #128	; 0x80
 80033da:	4393      	bics	r3, r2
 80033dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	011b      	lsls	r3, r3, #4
 80033e4:	697a      	ldr	r2, [r7, #20]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	2240      	movs	r2, #64	; 0x40
 80033ee:	4393      	bics	r3, r2
 80033f0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a19      	ldr	r2, [pc, #100]	; (800345c <TIM_OC2_SetConfig+0xe8>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d007      	beq.n	800340a <TIM_OC2_SetConfig+0x96>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a18      	ldr	r2, [pc, #96]	; (8003460 <TIM_OC2_SetConfig+0xec>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d003      	beq.n	800340a <TIM_OC2_SetConfig+0x96>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a17      	ldr	r2, [pc, #92]	; (8003464 <TIM_OC2_SetConfig+0xf0>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d113      	bne.n	8003432 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	4a16      	ldr	r2, [pc, #88]	; (8003468 <TIM_OC2_SetConfig+0xf4>)
 800340e:	4013      	ands	r3, r2
 8003410:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003412:	693b      	ldr	r3, [r7, #16]
 8003414:	4a15      	ldr	r2, [pc, #84]	; (800346c <TIM_OC2_SetConfig+0xf8>)
 8003416:	4013      	ands	r3, r2
 8003418:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	695b      	ldr	r3, [r3, #20]
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	693a      	ldr	r2, [r7, #16]
 8003422:	4313      	orrs	r3, r2
 8003424:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4313      	orrs	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	693a      	ldr	r2, [r7, #16]
 8003436:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	697a      	ldr	r2, [r7, #20]
 800344a:	621a      	str	r2, [r3, #32]
}
 800344c:	46c0      	nop			; (mov r8, r8)
 800344e:	46bd      	mov	sp, r7
 8003450:	b006      	add	sp, #24
 8003452:	bd80      	pop	{r7, pc}
 8003454:	ffff8fff 	.word	0xffff8fff
 8003458:	fffffcff 	.word	0xfffffcff
 800345c:	40012c00 	.word	0x40012c00
 8003460:	40014400 	.word	0x40014400
 8003464:	40014800 	.word	0x40014800
 8003468:	fffffbff 	.word	0xfffffbff
 800346c:	fffff7ff 	.word	0xfffff7ff

08003470 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	4a33      	ldr	r2, [pc, #204]	; (800354c <TIM_OC3_SetConfig+0xdc>)
 8003480:	401a      	ands	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6a1b      	ldr	r3, [r3, #32]
 800348a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2270      	movs	r2, #112	; 0x70
 800349c:	4393      	bics	r3, r2
 800349e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2203      	movs	r2, #3
 80034a4:	4393      	bics	r3, r2
 80034a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	68fa      	ldr	r2, [r7, #12]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034b2:	697b      	ldr	r3, [r7, #20]
 80034b4:	4a26      	ldr	r2, [pc, #152]	; (8003550 <TIM_OC3_SetConfig+0xe0>)
 80034b6:	4013      	ands	r3, r2
 80034b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	021b      	lsls	r3, r3, #8
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a22      	ldr	r2, [pc, #136]	; (8003554 <TIM_OC3_SetConfig+0xe4>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d10d      	bne.n	80034ea <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	4a21      	ldr	r2, [pc, #132]	; (8003558 <TIM_OC3_SetConfig+0xe8>)
 80034d2:	4013      	ands	r3, r2
 80034d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	021b      	lsls	r3, r3, #8
 80034dc:	697a      	ldr	r2, [r7, #20]
 80034de:	4313      	orrs	r3, r2
 80034e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034e2:	697b      	ldr	r3, [r7, #20]
 80034e4:	4a1d      	ldr	r2, [pc, #116]	; (800355c <TIM_OC3_SetConfig+0xec>)
 80034e6:	4013      	ands	r3, r2
 80034e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a19      	ldr	r2, [pc, #100]	; (8003554 <TIM_OC3_SetConfig+0xe4>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d007      	beq.n	8003502 <TIM_OC3_SetConfig+0x92>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a1a      	ldr	r2, [pc, #104]	; (8003560 <TIM_OC3_SetConfig+0xf0>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d003      	beq.n	8003502 <TIM_OC3_SetConfig+0x92>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a19      	ldr	r2, [pc, #100]	; (8003564 <TIM_OC3_SetConfig+0xf4>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d113      	bne.n	800352a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4a18      	ldr	r2, [pc, #96]	; (8003568 <TIM_OC3_SetConfig+0xf8>)
 8003506:	4013      	ands	r3, r2
 8003508:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	4a17      	ldr	r2, [pc, #92]	; (800356c <TIM_OC3_SetConfig+0xfc>)
 800350e:	4013      	ands	r3, r2
 8003510:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	011b      	lsls	r3, r3, #4
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	4313      	orrs	r3, r2
 800351c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	011b      	lsls	r3, r3, #4
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	4313      	orrs	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	693a      	ldr	r2, [r7, #16]
 800352e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	697a      	ldr	r2, [r7, #20]
 8003542:	621a      	str	r2, [r3, #32]
}
 8003544:	46c0      	nop			; (mov r8, r8)
 8003546:	46bd      	mov	sp, r7
 8003548:	b006      	add	sp, #24
 800354a:	bd80      	pop	{r7, pc}
 800354c:	fffffeff 	.word	0xfffffeff
 8003550:	fffffdff 	.word	0xfffffdff
 8003554:	40012c00 	.word	0x40012c00
 8003558:	fffff7ff 	.word	0xfffff7ff
 800355c:	fffffbff 	.word	0xfffffbff
 8003560:	40014400 	.word	0x40014400
 8003564:	40014800 	.word	0x40014800
 8003568:	ffffefff 	.word	0xffffefff
 800356c:	ffffdfff 	.word	0xffffdfff

08003570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b086      	sub	sp, #24
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	4a26      	ldr	r2, [pc, #152]	; (8003618 <TIM_OC4_SetConfig+0xa8>)
 8003580:	401a      	ands	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	4a20      	ldr	r2, [pc, #128]	; (800361c <TIM_OC4_SetConfig+0xac>)
 800359c:	4013      	ands	r3, r2
 800359e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4a1f      	ldr	r2, [pc, #124]	; (8003620 <TIM_OC4_SetConfig+0xb0>)
 80035a4:	4013      	ands	r3, r2
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4a1b      	ldr	r2, [pc, #108]	; (8003624 <TIM_OC4_SetConfig+0xb4>)
 80035b8:	4013      	ands	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	031b      	lsls	r3, r3, #12
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a17      	ldr	r2, [pc, #92]	; (8003628 <TIM_OC4_SetConfig+0xb8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d007      	beq.n	80035e0 <TIM_OC4_SetConfig+0x70>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	4a16      	ldr	r2, [pc, #88]	; (800362c <TIM_OC4_SetConfig+0xbc>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d003      	beq.n	80035e0 <TIM_OC4_SetConfig+0x70>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	4a15      	ldr	r2, [pc, #84]	; (8003630 <TIM_OC4_SetConfig+0xc0>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d109      	bne.n	80035f4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	4a14      	ldr	r2, [pc, #80]	; (8003634 <TIM_OC4_SetConfig+0xc4>)
 80035e4:	4013      	ands	r3, r2
 80035e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	019b      	lsls	r3, r3, #6
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68fa      	ldr	r2, [r7, #12]
 80035fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	693a      	ldr	r2, [r7, #16]
 800360c:	621a      	str	r2, [r3, #32]
}
 800360e:	46c0      	nop			; (mov r8, r8)
 8003610:	46bd      	mov	sp, r7
 8003612:	b006      	add	sp, #24
 8003614:	bd80      	pop	{r7, pc}
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	ffffefff 	.word	0xffffefff
 800361c:	ffff8fff 	.word	0xffff8fff
 8003620:	fffffcff 	.word	0xfffffcff
 8003624:	ffffdfff 	.word	0xffffdfff
 8003628:	40012c00 	.word	0x40012c00
 800362c:	40014400 	.word	0x40014400
 8003630:	40014800 	.word	0x40014800
 8003634:	ffffbfff 	.word	0xffffbfff

08003638 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	60b9      	str	r1, [r7, #8]
 8003642:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	2201      	movs	r2, #1
 8003650:	4393      	bics	r3, r2
 8003652:	001a      	movs	r2, r3
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	699b      	ldr	r3, [r3, #24]
 800365c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	22f0      	movs	r2, #240	; 0xf0
 8003662:	4393      	bics	r3, r2
 8003664:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	4313      	orrs	r3, r2
 800366e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	220a      	movs	r2, #10
 8003674:	4393      	bics	r3, r2
 8003676:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	68bb      	ldr	r3, [r7, #8]
 800367c:	4313      	orrs	r3, r2
 800367e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	697a      	ldr	r2, [r7, #20]
 800368a:	621a      	str	r2, [r3, #32]
}
 800368c:	46c0      	nop			; (mov r8, r8)
 800368e:	46bd      	mov	sp, r7
 8003690:	b006      	add	sp, #24
 8003692:	bd80      	pop	{r7, pc}

08003694 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b086      	sub	sp, #24
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	2210      	movs	r2, #16
 80036a6:	4393      	bics	r3, r2
 80036a8:	001a      	movs	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	4a0d      	ldr	r2, [pc, #52]	; (80036f4 <TIM_TI2_ConfigInputStage+0x60>)
 80036be:	4013      	ands	r3, r2
 80036c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	031b      	lsls	r3, r3, #12
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	22a0      	movs	r2, #160	; 0xa0
 80036d0:	4393      	bics	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	693a      	ldr	r2, [r7, #16]
 80036da:	4313      	orrs	r3, r2
 80036dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	621a      	str	r2, [r3, #32]
}
 80036ea:	46c0      	nop			; (mov r8, r8)
 80036ec:	46bd      	mov	sp, r7
 80036ee:	b006      	add	sp, #24
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	46c0      	nop			; (mov r8, r8)
 80036f4:	ffff0fff 	.word	0xffff0fff

080036f8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2270      	movs	r2, #112	; 0x70
 800370c:	4393      	bics	r3, r2
 800370e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003710:	683a      	ldr	r2, [r7, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	4313      	orrs	r3, r2
 8003716:	2207      	movs	r2, #7
 8003718:	4313      	orrs	r3, r2
 800371a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	609a      	str	r2, [r3, #8]
}
 8003722:	46c0      	nop			; (mov r8, r8)
 8003724:	46bd      	mov	sp, r7
 8003726:	b004      	add	sp, #16
 8003728:	bd80      	pop	{r7, pc}
	...

0800372c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
 8003738:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	4a09      	ldr	r2, [pc, #36]	; (8003768 <TIM_ETR_SetConfig+0x3c>)
 8003744:	4013      	ands	r3, r2
 8003746:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	021a      	lsls	r2, r3, #8
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	431a      	orrs	r2, r3
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	4313      	orrs	r3, r2
 8003754:	697a      	ldr	r2, [r7, #20]
 8003756:	4313      	orrs	r3, r2
 8003758:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	697a      	ldr	r2, [r7, #20]
 800375e:	609a      	str	r2, [r3, #8]
}
 8003760:	46c0      	nop			; (mov r8, r8)
 8003762:	46bd      	mov	sp, r7
 8003764:	b006      	add	sp, #24
 8003766:	bd80      	pop	{r7, pc}
 8003768:	ffff00ff 	.word	0xffff00ff

0800376c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	221f      	movs	r2, #31
 800377c:	4013      	ands	r3, r2
 800377e:	2201      	movs	r2, #1
 8003780:	409a      	lsls	r2, r3
 8003782:	0013      	movs	r3, r2
 8003784:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6a1b      	ldr	r3, [r3, #32]
 800378a:	697a      	ldr	r2, [r7, #20]
 800378c:	43d2      	mvns	r2, r2
 800378e:	401a      	ands	r2, r3
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6a1a      	ldr	r2, [r3, #32]
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	211f      	movs	r1, #31
 800379c:	400b      	ands	r3, r1
 800379e:	6879      	ldr	r1, [r7, #4]
 80037a0:	4099      	lsls	r1, r3
 80037a2:	000b      	movs	r3, r1
 80037a4:	431a      	orrs	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	621a      	str	r2, [r3, #32]
}
 80037aa:	46c0      	nop			; (mov r8, r8)
 80037ac:	46bd      	mov	sp, r7
 80037ae:	b006      	add	sp, #24
 80037b0:	bd80      	pop	{r7, pc}
	...

080037b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	223c      	movs	r2, #60	; 0x3c
 80037c2:	5c9b      	ldrb	r3, [r3, r2]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d101      	bne.n	80037cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037c8:	2302      	movs	r3, #2
 80037ca:	e042      	b.n	8003852 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	223c      	movs	r2, #60	; 0x3c
 80037d0:	2101      	movs	r1, #1
 80037d2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	223d      	movs	r2, #61	; 0x3d
 80037d8:	2102      	movs	r1, #2
 80037da:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2270      	movs	r2, #112	; 0x70
 80037f0:	4393      	bics	r3, r2
 80037f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	68fa      	ldr	r2, [r7, #12]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68fa      	ldr	r2, [r7, #12]
 8003804:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a14      	ldr	r2, [pc, #80]	; (800385c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d00a      	beq.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	2380      	movs	r3, #128	; 0x80
 8003816:	05db      	lsls	r3, r3, #23
 8003818:	429a      	cmp	r2, r3
 800381a:	d004      	beq.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0f      	ldr	r2, [pc, #60]	; (8003860 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d10c      	bne.n	8003840 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2280      	movs	r2, #128	; 0x80
 800382a:	4393      	bics	r3, r2
 800382c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	4313      	orrs	r3, r2
 8003836:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	223d      	movs	r2, #61	; 0x3d
 8003844:	2101      	movs	r1, #1
 8003846:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	223c      	movs	r2, #60	; 0x3c
 800384c:	2100      	movs	r1, #0
 800384e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	0018      	movs	r0, r3
 8003854:	46bd      	mov	sp, r7
 8003856:	b004      	add	sp, #16
 8003858:	bd80      	pop	{r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	40012c00 	.word	0x40012c00
 8003860:	40000400 	.word	0x40000400

08003864 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b084      	sub	sp, #16
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800386e:	2300      	movs	r3, #0
 8003870:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	223c      	movs	r2, #60	; 0x3c
 8003876:	5c9b      	ldrb	r3, [r3, r2]
 8003878:	2b01      	cmp	r3, #1
 800387a:	d101      	bne.n	8003880 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800387c:	2302      	movs	r3, #2
 800387e:	e03e      	b.n	80038fe <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	223c      	movs	r2, #60	; 0x3c
 8003884:	2101      	movs	r1, #1
 8003886:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	22ff      	movs	r2, #255	; 0xff
 800388c:	4393      	bics	r3, r2
 800388e:	001a      	movs	r2, r3
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	4313      	orrs	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	4a1b      	ldr	r2, [pc, #108]	; (8003908 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 800389c:	401a      	ands	r2, r3
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4a18      	ldr	r2, [pc, #96]	; (800390c <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80038aa:	401a      	ands	r2, r3
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	4a16      	ldr	r2, [pc, #88]	; (8003910 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80038b8:	401a      	ands	r2, r3
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4313      	orrs	r3, r2
 80038c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	4a13      	ldr	r2, [pc, #76]	; (8003914 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80038c6:	401a      	ands	r2, r3
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	4a11      	ldr	r2, [pc, #68]	; (8003918 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80038d4:	401a      	ands	r2, r3
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	695b      	ldr	r3, [r3, #20]
 80038da:	4313      	orrs	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	4a0e      	ldr	r2, [pc, #56]	; (800391c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80038e2:	401a      	ands	r2, r3
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	69db      	ldr	r3, [r3, #28]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	223c      	movs	r2, #60	; 0x3c
 80038f8:	2100      	movs	r1, #0
 80038fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	0018      	movs	r0, r3
 8003900:	46bd      	mov	sp, r7
 8003902:	b004      	add	sp, #16
 8003904:	bd80      	pop	{r7, pc}
 8003906:	46c0      	nop			; (mov r8, r8)
 8003908:	fffffcff 	.word	0xfffffcff
 800390c:	fffffbff 	.word	0xfffffbff
 8003910:	fffff7ff 	.word	0xfffff7ff
 8003914:	ffffefff 	.word	0xffffefff
 8003918:	ffffdfff 	.word	0xffffdfff
 800391c:	ffffbfff 	.word	0xffffbfff

08003920 <memset>:
 8003920:	0003      	movs	r3, r0
 8003922:	1882      	adds	r2, r0, r2
 8003924:	4293      	cmp	r3, r2
 8003926:	d100      	bne.n	800392a <memset+0xa>
 8003928:	4770      	bx	lr
 800392a:	7019      	strb	r1, [r3, #0]
 800392c:	3301      	adds	r3, #1
 800392e:	e7f9      	b.n	8003924 <memset+0x4>

08003930 <__libc_init_array>:
 8003930:	b570      	push	{r4, r5, r6, lr}
 8003932:	2600      	movs	r6, #0
 8003934:	4c0c      	ldr	r4, [pc, #48]	; (8003968 <__libc_init_array+0x38>)
 8003936:	4d0d      	ldr	r5, [pc, #52]	; (800396c <__libc_init_array+0x3c>)
 8003938:	1b64      	subs	r4, r4, r5
 800393a:	10a4      	asrs	r4, r4, #2
 800393c:	42a6      	cmp	r6, r4
 800393e:	d109      	bne.n	8003954 <__libc_init_array+0x24>
 8003940:	2600      	movs	r6, #0
 8003942:	f000 f823 	bl	800398c <_init>
 8003946:	4c0a      	ldr	r4, [pc, #40]	; (8003970 <__libc_init_array+0x40>)
 8003948:	4d0a      	ldr	r5, [pc, #40]	; (8003974 <__libc_init_array+0x44>)
 800394a:	1b64      	subs	r4, r4, r5
 800394c:	10a4      	asrs	r4, r4, #2
 800394e:	42a6      	cmp	r6, r4
 8003950:	d105      	bne.n	800395e <__libc_init_array+0x2e>
 8003952:	bd70      	pop	{r4, r5, r6, pc}
 8003954:	00b3      	lsls	r3, r6, #2
 8003956:	58eb      	ldr	r3, [r5, r3]
 8003958:	4798      	blx	r3
 800395a:	3601      	adds	r6, #1
 800395c:	e7ee      	b.n	800393c <__libc_init_array+0xc>
 800395e:	00b3      	lsls	r3, r6, #2
 8003960:	58eb      	ldr	r3, [r5, r3]
 8003962:	4798      	blx	r3
 8003964:	3601      	adds	r6, #1
 8003966:	e7f2      	b.n	800394e <__libc_init_array+0x1e>
 8003968:	080039d4 	.word	0x080039d4
 800396c:	080039d4 	.word	0x080039d4
 8003970:	080039d8 	.word	0x080039d8
 8003974:	080039d4 	.word	0x080039d4

08003978 <memcpy>:
 8003978:	2300      	movs	r3, #0
 800397a:	b510      	push	{r4, lr}
 800397c:	429a      	cmp	r2, r3
 800397e:	d100      	bne.n	8003982 <memcpy+0xa>
 8003980:	bd10      	pop	{r4, pc}
 8003982:	5ccc      	ldrb	r4, [r1, r3]
 8003984:	54c4      	strb	r4, [r0, r3]
 8003986:	3301      	adds	r3, #1
 8003988:	e7f8      	b.n	800397c <memcpy+0x4>
	...

0800398c <_init>:
 800398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003992:	bc08      	pop	{r3}
 8003994:	469e      	mov	lr, r3
 8003996:	4770      	bx	lr

08003998 <_fini>:
 8003998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800399a:	46c0      	nop			; (mov r8, r8)
 800399c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800399e:	bc08      	pop	{r3}
 80039a0:	469e      	mov	lr, r3
 80039a2:	4770      	bx	lr
