
---------- Begin Simulation Statistics ----------
simSeconds                               18446744.073710                       # Number of seconds simulated (Second)
simTicks                                 18446744073709551616                       # Number of ticks simulated (Tick)
finalTick                                18446744073709551616                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     18.23                       # Real time elapsed on the host (Second)
hostTickRate                             1011716541214052224                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8577144                       # Number of bytes of host memory used (Byte)
simInsts                                      2221725                       # Number of instructions simulated (Count)
simOps                                        3887312                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   121850                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     213199                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          2368350                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         4967221                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      976                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4566696                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2294                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1080884                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1624929                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 126                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             2252891                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.027038                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.316862                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1007404     44.72%     44.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    177592      7.88%     52.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    227127     10.08%     62.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    229639     10.19%     72.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    206721      9.18%     82.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    167772      7.45%     89.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    122068      5.42%     94.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     68763      3.05%     97.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     45805      2.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               2252891                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   45598     69.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     69.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     69.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     69.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    127      0.19%     69.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     69.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    970      1.47%     70.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.02%     70.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     70.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     70.69% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   35      0.05%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     70.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  10751     16.27%     87.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  7862     11.90%     98.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               488      0.74%     99.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              232      0.35%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        25195      0.55%      0.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3564317     78.05%     78.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           47      0.00%     78.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         42738      0.94%     79.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         7812      0.17%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     79.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1328      0.03%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7821      0.17%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        15617      0.34%     80.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     80.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16940      0.37%     80.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        14528      0.32%     80.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         2248      0.05%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       604237     13.23%     94.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       225289      4.93%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        23289      0.51%     99.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        15282      0.33%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4566696                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.928218                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               66080                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 11235451                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5898846                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4409417                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    219206                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   150374                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           105324                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4497124                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       110457                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           4535506                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        619899                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     31190                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             857758                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         401450                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       237859                       # Number of stores executed (Count)
system.cpu.numRate                           1.915049                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1508                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          115459                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     2221725                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       3887312                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.065996                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.065996                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.938090                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.938090                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    7188941                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3858022                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      147459                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      81272                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                     2428755                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1999349                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   1700617                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      729                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         658385                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        256208                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        22918                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        11937                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  511551                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            440862                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16538                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               268850                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  265599                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.987908                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   14281                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups           10770                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4925                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5845                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         1262                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts         1076804                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             850                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15755                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      2107387                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.844612                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.624255                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1099581     52.18%     52.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          257074     12.20%     64.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           89759      4.26%     68.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          259386     12.31%     80.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           35878      1.70%     82.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          108441      5.15%     87.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           26113      1.24%     89.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           19073      0.91%     89.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          212082     10.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      2107387                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              2221725                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                3887312                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      721498                       # Number of memory references committed (Count)
system.cpu.commit.loads                        522282                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          80                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     366730                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                      89532                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     3813283                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11579                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        14848      0.38%      0.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3056096     78.62%     79.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           33      0.00%     79.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39870      1.03%     80.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         5671      0.15%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     80.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1296      0.03%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     80.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         7102      0.18%     80.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        12806      0.33%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        14582      0.38%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        12512      0.32%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          992      0.03%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       504266     12.97%     94.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       185575      4.77%     99.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18016      0.46%     99.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        13641      0.35%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      3887312                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        212082                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         708116                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            708116                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        708116                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           708116                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        56983                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           56983                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        56983                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          56983                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2466216997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2466216997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2466216997                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2466216997                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data       765099                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total        765099                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data       765099                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total       765099                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.074478                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.074478                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.074478                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.074478                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43279.872892                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 43279.872892                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43279.872892                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 43279.872892                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        22048                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           12                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          633                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      34.830964                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets            4                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4182                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4182                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        38784                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         38784                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        38784                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        38784                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        18199                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        18199                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        18199                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        18199                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    722650497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    722650497                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    722650497                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    722650497                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.023786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.023786                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.023786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.023786                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39708.253036                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39708.253036                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39708.253036                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39708.253036                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  17172                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       511404                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          511404                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        54466                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         54466                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2357097500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2357097500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       565870                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       565870                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.096252                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.096252                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 43276.493592                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 43276.493592                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        38773                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        38773                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        15693                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        15693                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    616419500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    616419500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.027733                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.027733                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 39279.901867                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 39279.901867                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       196712                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         196712                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2517                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2517                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    109119497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    109119497                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       199229                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       199229                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.012634                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.012634                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 43352.998411                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 43352.998411                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           11                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2506                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2506                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    106230997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    106230997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012578                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012578                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 42390.661213                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 42390.661213                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  inf                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs               726316                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              18196                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              39.916245                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              132500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.inst          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data          inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total             nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::4         1024                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             783295                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            783295                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   334269                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1170901                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    535311                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                196116                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16294                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               252551                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1130                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5167986                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5517                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse          nan                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.inst          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.data          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             332369                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        3096123                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      511551                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             284805                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1900088                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   34802                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  363                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2580                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           90                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                    261498                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  4347                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            2252891                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.406113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.340426                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1370588     60.84%     60.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    49710      2.21%     63.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    50449      2.24%     65.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    43267      1.92%     67.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   116748      5.18%     72.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    57014      2.53%     74.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    35107      1.56%     76.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    62466      2.77%     79.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   467542     20.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              2252891                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.215995                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.307291                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         258362                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            258362                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        258362                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           258362                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3136                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3136                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3136                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3136                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    161102500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    161102500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    161102500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    161102500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       261498                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        261498                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       261498                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       261498                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.011992                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.011992                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.011992                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.011992                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 51371.970663                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 51371.970663                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 51371.970663                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 51371.970663                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          240                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      34.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1958                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1958                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          665                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           665                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          665                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          665                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2471                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2471                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2471                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2471                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    129613500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    129613500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    129613500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    129613500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.009449                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.009449                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.009449                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.009449                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 52453.864832                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 52453.864832                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 52453.864832                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 52453.864832                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   1958                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       258362                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          258362                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3136                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3136                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    161102500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    161102500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       261498                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       261498                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.011992                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.011992                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 51371.970663                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 51371.970663                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          665                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          665                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2471                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2471                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    129613500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    129613500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.009449                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.009449                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 52453.864832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 52453.864832                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  inf                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               260833                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2471                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             105.557669                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               62500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst          inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.data          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total             nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          510                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          510                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses             525467                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses            525467                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16294                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     648854                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    23550                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                4968197                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  924                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   658385                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  256208                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   818                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      9236                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    10822                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            142                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7575                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11075                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18650                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4523330                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4514741                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3562787                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6620148                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.906281                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.538173                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse          nan                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.avgOccs::writebacks          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::functional          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::interrupt          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.inst          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.data          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       51718                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  136103                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  212                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 142                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  56992                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    6                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    473                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             522282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.810087                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            28.091408                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 477535     91.43%     91.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1821      0.35%     91.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                10627      2.03%     93.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  699      0.13%     93.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  230      0.04%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  141      0.03%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  198      0.04%     94.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  449      0.09%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  488      0.09%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1574      0.30%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               2099      0.40%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4178      0.80%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              18974      3.63%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               3220      0.62%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 46      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              229                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               522282                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  618989                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  237875                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2588                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       317                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  261878                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       677                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::mean 18446744072525377536                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::min_value 18446744072525377536                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::max_value 18446744072525377536                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1184174500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::CLK_GATED 18446744072525377536                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16294                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   408859                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  797437                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13038                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    647442                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                369821                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5087279                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9744                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 236256                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  15205                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  55744                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             153                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands             6777175                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    13350971                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  8346104                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    181201                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               5219588                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1557587                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     769                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 741                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    866099                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          6853987                       # The number of ROB reads (Count)
system.cpu.rob.writes                        10073988                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2221725                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3887312                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    76                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    493                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   8263                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      8756                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   493                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  8263                       # number of overall hits (Count)
system.l2.overallHits::total                     8756                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1975                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 9933                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   11908                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1975                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                9933                       # number of overall misses (Count)
system.l2.overallMisses::total                  11908                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       120549500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       606972000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          727521500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      120549500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      606972000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         727521500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2468                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              18196                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 20664                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2468                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             18196                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                20664                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.800243                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.545889                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.576268                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.800243                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.545889                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.576268                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 61037.721519                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu.data 61106.614316                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    61095.188109                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.inst 61037.721519                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu.data 61106.614316                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   61095.188109                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::cpu.inst             1975                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             9933                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               11908                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1975                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            9933                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              11908                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    100799500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    507642000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      608441500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    100799500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    507642000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     608441500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.800243                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.545889                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.576268                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.800243                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.545889                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.576268                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 51037.721519                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 51106.614316                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 51095.188109                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 51037.721519                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 51106.614316                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 51095.188109                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                              0                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             493                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                493                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1975                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1975                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    120549500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    120549500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2468                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2468                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.800243                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.800243                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61037.721519                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61037.721519                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1975                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1975                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    100799500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    100799500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.800243                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.800243                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 51037.721519                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 51037.721519                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1006                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1006                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1500                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1500                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     91550000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       91550000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2506                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2506                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.598563                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.598563                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 61033.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 61033.333333                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1500                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1500                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     76550000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     76550000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.598563                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.598563                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 51033.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 51033.333333                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           7257                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              7257                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         8433                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            8433                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    515422000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    515422000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        15690                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         15690                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.537476                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.537476                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 61119.648998                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61119.648998                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         8433                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         8433                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    431092000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    431092000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.537476                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.537476                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 51119.648998                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 51119.648998                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu.data                 3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                    3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu.data             3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total                3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         1956                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1956                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1956                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1956                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         4182                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             4182                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         4182                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         4182                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                          inf                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        39790                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      11908                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       3.341451                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       52000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::cpu.inst              inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data              inf                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks                nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::functional                nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::interrupt                 nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.dtb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.mmu.itb.walker          nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst                  inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data                  inf                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                     nan                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          11908                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::4                11908                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.363403                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     330228                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    330228                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu.inst           126400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu.data           635712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total              762112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu.inst       126400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          126400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.numReads::cpu.inst              1975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu.data              9933                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total                11908                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu.inst                   0                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu.data                   0                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total                      0                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu.inst               0                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total                  0                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.inst                  0                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu.data                  0                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total                     0                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               10408                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1500                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1500                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          10408                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        23816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total        23816                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   23816                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       762112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total       762112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   762112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              13165                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    13165    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                13165                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            16699240                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           59540000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          13165                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              18161                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         4182                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1958                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            12990                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq                3                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp               3                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2506                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2506                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2471                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         15690                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6897                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        53570                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                  60467                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       283264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1432192                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 1715456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                               3                       # Total snoops (Count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             20670                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001403                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.037431                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   20641     99.86%     99.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      29      0.14%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               20670                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18446744073709551616                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           26040000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3708995                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          27295500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         39800                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        19133                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
