{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747005022792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747005022802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 19:10:21 2025 " "Processing started: Sun May 11 19:10:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747005022802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747005022802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta soc_system -c soc_system " "Command: quartus_sta soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747005022802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747005024418 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1747005026855 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1747005026881 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1747005026881 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "90 " "The Timing Analyzer is analyzing 90 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1747005027680 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747005027878 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747005027942 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1747005027966 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747005027967 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005028209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028232 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028246 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028248 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028248 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1747005028249 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747005028256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028258 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028258 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028258 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028258 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028258 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028258 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028259 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028260 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028261 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028262 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028263 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028264 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028264 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747005028269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_fpga_interfaces.sdc 1 *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk pin " "Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(1): *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk could not be matched with a pin" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_hps_0_fpga_interfaces.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_hps_0_fpga_interfaces.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\] " "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|clocks_resets\|h2f_user1_clk\]" {  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747005028272 ""}  } { { "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747005028272 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system.sdc " "Reading SDC File: 'soc_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747005028277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1747005028279 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[8\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[7\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[6\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[2\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[3\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add12~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[0\]\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add12~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add12~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datae " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add12~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add12~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add12~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod0\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028295 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028295 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028298 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[8\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[7\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add14~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[5\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add14~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[6\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add14~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[4\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[83\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[2\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add14~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[3\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[80\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[81\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[82\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[107\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[86\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[84\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[1\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[108\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[85\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[105\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[104\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[103\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[101\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[1\]\[0\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add14~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add14~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[100\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add14~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add14~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add14~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[106\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|StageOut\[102\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod1\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028300 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028300 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028302 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[0\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[8\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[7\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[4\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[6\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[5\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[2\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[3\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add16~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[2\]\[1\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add16~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add16~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod2\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add16~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add16~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add16~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028303 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028303 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028306 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[0\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[8\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[7\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[6\]~126\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[4\]~134\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[5\]~130\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[2\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[3\]~138\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add18~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[3\]\[1\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add18~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add18~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod3\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add18~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add18~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add18~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028307 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028307 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028309 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[0\]~150\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[5\]~166\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[8\]~154\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[7\]~158\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[4\]~170\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[6\]~162\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add20~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[2\]~178\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[3\]~174\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[4\]\[1\]~146\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add20~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add20~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae " "Node \"soc_system0\|vga_ball_0\|Mod4\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add20~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add20~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add20~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028311 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028311 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028313 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[0\]~186\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[8\]~190\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[7\]~194\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[5\]~202\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[6\]~198\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[4\]~206\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[3\]~210\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add22~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[2\]~214\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[5\]\[1\]~182\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add22~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add22~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod5\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add22~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add22~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add22~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028314 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028314 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028317 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[0\]~222\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[8\]~226\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[7\]~230\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[4\]~242\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[6\]~234\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add24~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[5\]~238\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add24~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[2\]~250\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[3\]~246\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add24~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[6\]\[1\]~218\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Add24~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add24~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod6\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add24~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add24~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add24~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028318 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028318 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028320 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[0\]~258\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|datac " "Node \"soc_system0\|vga_ball_0\|Add26~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[8\]~262\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[7\]~266\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[6\]~270\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|datac " "Node \"soc_system0\|vga_ball_0\|Add26~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[5\]~274\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|datab " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[4\]~278\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add26~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[2\]~286\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[3\]~282\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[7\]\[1\]~254\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|datad " "Node \"soc_system0\|vga_ball_0\|Add26~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add26~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod7\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add26~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add26~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add26~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028321 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028321 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028323 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[0\]~294\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[8\]~298\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[7\]~302\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[6\]~306\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[4\]~314\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[5\]~310\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[2\]~322\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[3\]~318\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|datad " "Node \"soc_system0\|vga_ball_0\|Add28~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[8\]\[1\]~290\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add28~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add28~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod8\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add28~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add28~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add28~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028325 ""}  } { { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028325 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028327 ""}
{ "Warning" "WSTA_SCC_LOOP" "315 " "Found combinational loop of 315 nodes" { { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[8\]~334\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[7\]~338\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[107\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[5\]~346\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|datac " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[6\]~342\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[9\]~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[85\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[4\]~350\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~21\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~17\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~13\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~9\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~37\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~22\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[87\]~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[7\]~37\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[8\]~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[82\]~13\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|datad " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[3\]~354\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~16\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[1\]~25\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~21\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~25\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[81\]~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|datab " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[2\]~358\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[0\]~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~29\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[80\]~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[86\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[84\]~8\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[83\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~17\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~13\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|datab " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[1\]~326\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|datac " "Node \"soc_system0\|vga_ball_0\|Add30~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~33\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~9\|shareout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|sharein\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[105\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[104\]~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[103\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[102\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[101\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[106\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|dataf " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|combout " "Node \"soc_system0\|vga_ball_0\|pipe_gap_y\[9\]\[0\]~330\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|datad " "Node \"soc_system0\|vga_ball_0\|Add30~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|sumout " "Node \"soc_system0\|vga_ball_0\|Add30~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|dataa " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|sumout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[100\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|cout " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~5\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cin " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_3~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~1\|cout " "Node \"soc_system0\|vga_ball_0\|Add30~1\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Add30~5\|cin " "Node \"soc_system0\|vga_ball_0\|Add30~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|StageOut\[108\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""} { "Warning" "WSTA_SCC_NODE" "soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datac " "Node \"soc_system0\|vga_ball_0\|Mod9\|auto_generated\|divider\|divider\|op_11~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747005028328 ""}  } { { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 153 -1 0 } } { "soc_system/synthesis/submodules/vga_ball.sv" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/soc_system/synthesis/submodules/vga_ball.sv" 150 -1 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 98 10 0 } } { "db/alt_u_div_qve.tdf" "" { Text "/homes/user/stud/spring25/zx2507/4840-Flappy-Bird/lab3-hw/db/alt_u_div_qve.tdf" 76 22 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747005028328 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "315 " "Design contains combinational loop of 315 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Timing Analyzer" 0 -1 1747005028330 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005028341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005028341 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005028341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005028341 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005028341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005028341 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005028341 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005028341 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005028351 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747005028351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005028370 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005028371 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005028378 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005028378 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747005028379 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747005028413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747005029223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747005029223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -218.737 " "Worst-case setup slack is -218.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -218.737          -27014.694 clock_50_1  " " -218.737          -27014.694 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005029230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_50_1  " "    0.312               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005029256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.032               0.000 clock_50_1  " "   15.032               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005029266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 clock_50_1  " "    0.849               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005029277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.907               0.000 clock_50_1  " "    8.907               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005029287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005029287 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005029335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005029335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005029335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005029335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.847 ns " "Worst Case Available Settling Time: 37.847 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005029335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005029335 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005029335 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747005029415 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005029652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030262 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030262 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005030262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030288 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005030288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030322 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005030322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005030350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005030350 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005030391 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747005030391 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Timing Analyzer" 0 0 1747005030392 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747005030533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747005030567 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747005035235 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005035722 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005035722 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005035724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005035724 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005035724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005035724 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005035724 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005035724 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005035733 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747005035733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005035734 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005035734 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005035741 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005035741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747005035836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747005035836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -216.934 " "Worst-case setup slack is -216.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -216.934          -26720.775 clock_50_1  " " -216.934          -26720.775 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005035860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clock_50_1  " "    0.271               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005035901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.304               0.000 clock_50_1  " "   15.304               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005035929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 clock_50_1  " "    0.783               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005035956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.942               0.000 clock_50_1  " "    8.942               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005035983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005035983 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005036031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005036031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005036031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005036031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.820 ns " "Worst Case Available Settling Time: 37.820 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005036031 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005036031 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005036031 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747005036143 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005036377 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037219 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037219 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005037219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005037281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005037353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005037433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005037433 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005037492 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Timing Analyzer" 0 0 1747005037493 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747005037692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747005037791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747005041902 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005042413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005042413 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005042413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005042413 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005042413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005042413 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005042413 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005042413 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005042422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747005042422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005042424 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005042424 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005042431 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005042431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747005042450 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747005042450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -116.697 " "Worst-case setup slack is -116.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -116.697          -13245.730 clock_50_1  " " -116.697          -13245.730 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005042489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clock_50_1  " "    0.176               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005042563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.576               0.000 clock_50_1  " "   16.576               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005042615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 clock_50_1  " "    0.485               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005042661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.499               0.000 clock_50_1  " "    8.499               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005042704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005042704 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005042752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005042752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005042752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005042752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.703 ns " "Worst Case Available Settling Time: 38.703 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005042752 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005042752 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005042752 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747005042913 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005043149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005043861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005043922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005043981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005043981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005044044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005044044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005044044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005044044 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005044044 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005044044 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005044128 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747005044128 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Timing Analyzer" 0 0 1747005044128 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Timing Analyzer" 0 0 1747005044128 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1747005044128 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1747005044128 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Timing Analyzer" 0 0 1747005044128 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Timing Analyzer" 0 0 1747005044129 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1747005044129 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Timing Analyzer" 0 0 1747005044129 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747005044330 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch soc_system:soc_system0\|vga_ball:vga_ball_0\|pipe_gap_y\[9\]\[2\]~357 is being clocked by soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005044775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005044775 "|soc_system_top|soc_system:soc_system0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005044775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005044775 "|soc_system_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005044775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005044775 "|soc_system_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747005044775 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747005044775 "|soc_system_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: soc_system0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747005044784 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747005044784 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005044785 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005044785 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1747005044793 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1747005044793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747005044812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747005044812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -104.400 " "Worst-case setup slack is -104.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -104.400          -11599.063 clock_50_1  " " -104.400          -11599.063 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005044871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clock_50_1  " "    0.147               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005044947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005044947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045017 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.007               0.000 clock_50_1  " "   17.007               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045017 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005045017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.427 " "Worst-case removal slack is 0.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 clock_50_1  " "    0.427               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005045081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.453               0.000 clock_50_1  " "    8.453               0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747005045142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747005045142 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005045189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005045189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005045189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005045189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.758 ns " "Worst Case Available Settling Time: 38.758 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005045189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747005045189 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005045189 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1747005045411 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005045656 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046692 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046692 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005046692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046769 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046769 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005046769 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046850 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005046850 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:soc_system0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1747005046929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747005046929 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: soc_system0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Timing Analyzer" 0 0 1747005047028 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747005049797 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747005049817 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3322 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3322 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1691 " "Peak virtual memory: 1691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747005050523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 19:10:50 2025 " "Processing ended: Sun May 11 19:10:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747005050523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747005050523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747005050523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747005050523 ""}
