Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 14 16:39:38 2025
| Host         : NB459408 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file transceiver_wrapper_control_sets_placed.rpt
| Design       : transceiver_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    75 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |           10 |
|      5 |            2 |
|      6 |            2 |
|      8 |           29 |
|      9 |            2 |
|     12 |            4 |
|     13 |            3 |
|     14 |            2 |
|    16+ |           20 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           56 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             174 |           58 |
| Yes          | No                    | No                     |             484 |          117 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             356 |           78 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                           Enable Signal                                                                           |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                               |                1 |              2 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                3 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[28]                         |                1 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                             |                1 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                  | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                1 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                1 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/receiver_ip_inst/receiver_inst/data_o[3]_i_2_n_0                                                         | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/receiver_ip_inst/receiver_inst/data_o[3]_i_1_n_0                                     |                1 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                4 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                              | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                1 |              4 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                2 |              5 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                1 |              5 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/receiver_ip_inst/receiver_inst/payload_reg[5]_i_2_n_0                                                    | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/receiver_ip_inst/receiver_inst/payload_reg[5]_i_1_n_0                                |                1 |              6 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | transceiver_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                2 |              6 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1[7]_i_1_n_0                                                                                      | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1[31]_i_1_n_0                                                                                     | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/p_1_in[31]                                                                                               | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg1[31]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg2[7]_i_1_n_0                                                                                      | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1[23]_i_1_n_0                                                                                     | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[15]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[23]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[31]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg0[7]_i_1_n_0                                                                             | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[15]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[7]_i_1_n_0                                                                             | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                2 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg3[23]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg3[31]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg1[7]_i_1_n_0                                                                             | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg3[15]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg1[15]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[31]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg2[23]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg3[7]_i_1_n_0                                                                             | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg1[23]_i_1_n_0                                                                            | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg2[23]_i_1_n_0                                                                                     | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/p_1_in[7]                                                                                                | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/p_1_in[15]                                                                                               | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg1[15]_i_1_n_0                                                                                     | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/p_1_in[23]                                                                                               | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg2[15]_i_1_n_0                                                                                     | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg2[31]_i_1_n_0                                                                                     | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                4 |              8 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |                4 |              9 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |                3 |              9 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                5 |             12 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                               |                4 |             12 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                               |                2 |             12 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                               |                2 |             12 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_ip_inst/genEna_inst/E[0]                                                            |                                                                                                                                               |                3 |             13 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                               |                4 |             13 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             13 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                               |                3 |             14 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                3 |             14 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                               |                3 |             16 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             19 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                8 |             20 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                               |                7 |             20 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                               |                7 |             20 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/receiver_ip_inst/genEna_inst/count[0]_i_1_n_0                                        |                6 |             21 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/transmitter_ip_inst/genEna_inst/count[0]_i_1_n_0                            |                6 |             21 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/slv_reg_rden                                                                                             | transceiver_i/receiver/U0/Receiver_IP_v1_0_Receiver_inst/axi_awready_i_1_n_0                                                                  |               11 |             32 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/slv_reg_rden                                                                                    | transceiver_i/transmitter/U0/Transmitter_IP_v1_0_Transmitter_inst/axi_awready_i_1_n_0                                                         |               12 |             32 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                               |                9 |             34 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                               |                9 |             34 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                               |                7 |             35 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                9 |             47 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                               |                8 |             47 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                               |               11 |             48 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                               |               12 |             48 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                               |               13 |             48 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                               |               12 |             48 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   | transceiver_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |             60 |
|  transceiver_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                   |                                                                                                                                               |               57 |            165 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


