{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769952250757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769952250757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  1 21:24:10 2026 " "Processing started: Sun Feb  1 21:24:10 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769952250757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769952250757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_ctl -c uart_ctl " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_ctl -c uart_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769952250757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769952251106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769952251106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/uart_2/rtl/digi_tube_drv.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/uart_2/rtl/digi_tube_drv.v" { { "Info" "ISGN_ENTITY_NAME" "1 digi_tube_drv " "Found entity 1: digi_tube_drv" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/digi_tube_drv.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769952257605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769952257605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/uart_2/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/uart_2/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769952257607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769952257607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/uart_2/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/uart_2/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769952257608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769952257608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/software/fpga/fpga_project/uart_2/rtl/uart_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /software/fpga/fpga_project/uart_2/rtl/uart_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_ctl " "Found entity 1: uart_ctl" {  } { { "../rtl/uart_ctl.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769952257610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769952257610 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX_READY uart_ctl.v(91) " "Verilog HDL Implicit Net warning at uart_ctl.v(91): created implicit net for \"TX_READY\"" {  } { { "../rtl/uart_ctl.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_ctl.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769952257611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_ctl " "Elaborating entity \"uart_ctl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769952257640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_uart_rx\"" {  } { { "../rtl/uart_ctl.v" "u_uart_rx" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_ctl.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769952257657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(48) " "Verilog HDL assignment warning at uart_rx.v(48): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_rx.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_rx.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769952257658 "|uart_ctl|uart_rx:u_uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(59) " "Verilog HDL assignment warning at uart_rx.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_rx.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_rx.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769952257658 "|uart_ctl|uart_rx:u_uart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digi_tube_drv digi_tube_drv:u_digi_tube_drv " "Elaborating entity \"digi_tube_drv\" for hierarchy \"digi_tube_drv:u_digi_tube_drv\"" {  } { { "../rtl/uart_ctl.v" "u_digi_tube_drv" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_ctl.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769952257658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 digi_tube_drv.v(33) " "Verilog HDL assignment warning at digi_tube_drv.v(33): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/digi_tube_drv.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/digi_tube_drv.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769952257659 "|uart_ctl|digi_tube_drv:u_digi_tube_drv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u_uart_tx\"" {  } { { "../rtl/uart_ctl.v" "u_uart_tx" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_ctl.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769952257660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(54) " "Verilog HDL assignment warning at uart_tx.v(54): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_tx.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769952257661 "|uart_ctl|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(67) " "Verilog HDL assignment warning at uart_tx.v(67): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_tx.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769952257661 "|uart_ctl|uart_tx:u_uart_tx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tube_seg\[7\] VCC " "Pin \"tube_seg\[7\]\" is stuck at VCC" {  } { { "../rtl/uart_ctl.v" "" { Text "D:/Software/FPGA/FPGA_Project/uart_2/rtl/uart_ctl.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769952258000 "|uart_ctl|tube_seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769952258000 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769952258055 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769952258312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769952258423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769952258423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769952258457 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769952258457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769952258457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769952258457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769952258469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  1 21:24:18 2026 " "Processing ended: Sun Feb  1 21:24:18 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769952258469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769952258469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769952258469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769952258469 ""}
