// Seed: 2785498908
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  input id_1;
  reg   id_3;
  logic id_4;
  logic id_5 = id_2 && 1'b0 && 1 || 1 || id_4;
  always @(posedge 1 & id_2) begin
    id_3 <= 1;
  end
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    output wire id_5,
    input logic id_6
);
  logic id_7;
  assign id_5[1] = 1'b0;
  logic id_8;
  logic id_9;
  logic id_10;
endmodule
