# Generated by Yosys 0.43 (git sha1 ead4718e5, clang++ 15.0.0 -fPIC -Os)
autoidx 2
attribute \cells_not_processed 1
attribute \src "test.v:1.1-9.10"
module \test
  attribute \src "test.v:7.14-7.19"
  wire $add$test.v:7$1_Y
  attribute \src "test.v:3.11-3.12"
  wire input 1 \A
  attribute \src "test.v:3.14-3.15"
  wire input 2 \B
  attribute \src "test.v:4.12-4.13"
  wire output 3 \Y
  attribute \src "test.v:7.14-7.19"
  cell $add $add$test.v:7$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \A
    connect \B \B
    connect \Y $add$test.v:7$1_Y
  end
  connect \Y $add$test.v:7$1_Y
end
