CAPI=1
[main]
description = Micron 1Gb DDR2 SDRAM Verilog model
depend = wiredelay

simulators =
 icarus modelsim

[verilog]
src_files =
 ddr2.v

include_files =
 ddr2_parameters.vh

tb_private_src_files =
 tb.v

tb_include_files =
 subtest.vh

[provider]
name = url
url = http://www.micron.com/~/media/documents/products/sim-model/dram/dram/39571024mb_ddr2.zip
filetype = zip

[simulator]
toplevel = tb

[icarus]

[modelsim]

