AXI4 lite code in system verilog = https://github.com/HDLForBeginners/Examples/blob/main/axi_lite/axi_lite_master.sv
