// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/06/2024 11:29:46"

// 
// Device: Altera EPM1270T144I5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ns/ 1 ps

module UNIT_FINAL (
	clk,
	sys_rst_n,
	ad_in,
	adclk,
	TEM,
	rx,
	tx,
	cs_n,
	K_1,
	K_2,
	K_3,
	K_4,
	LED1,
	LED2,
	LED3,
	LED4,
	LED5);
input 	clk;
input 	sys_rst_n;
input 	ad_in;
output 	adclk;
input 	TEM;
input 	rx;
output 	tx;
output 	cs_n;
output 	K_1;
output 	K_2;
output 	K_3;
output 	K_4;
output 	LED1;
output 	LED2;
output 	LED3;
output 	LED4;
output 	LED5;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("UNIT_FINAL_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \ad|clk_div[0]~3 ;
wire \ad|clk_div[0]~3COUT1_15 ;
wire \ad|clk_div[1]~5 ;
wire \ad|clk_div[1]~5COUT1_16 ;
wire \ad|Equal1~0_combout ;
wire \ad|clk_div[2]~9 ;
wire \ad|clk_div[2]~9COUT1_17 ;
wire \ad|clk_div[3]~7 ;
wire \ad|clk_div[2]~12_combout ;
wire \tri_200us[0]~21 ;
wire \tri_200us[0]~21COUT1_35 ;
wire \tri_200us[1]~23 ;
wire \tri_200us[1]~23COUT1_36 ;
wire \tri_200us[2]~13 ;
wire \tri_200us[3]~15 ;
wire \tri_200us[3]~15COUT1_37 ;
wire \tri_200us[4]~17 ;
wire \tri_200us[4]~17COUT1_38 ;
wire \tri_200us[5]~19 ;
wire \tri_200us[5]~19COUT1_39 ;
wire \tri_200us[6]~11 ;
wire \tri_200us[6]~11COUT1_40 ;
wire \tri_200us[7]~9 ;
wire \tri_200us[8]~7 ;
wire \tri_200us[8]~7COUT1_41 ;
wire \tri_200us[9]~5 ;
wire \tri_200us[9]~5COUT1_42 ;
wire \tri_200us[10]~25 ;
wire \tri_200us[10]~25COUT1_43 ;
wire \tri_200us[11]~1 ;
wire \tri_200us[11]~1COUT1_44 ;
wire \tri_200us[12]~3 ;
wire \tri_200us[13]~27 ;
wire \tri_200us[13]~27COUT1_45 ;
wire \tri_200us[14]~29 ;
wire \tri_200us[14]~29COUT1_46 ;
wire \tri_200us[0]~32_combout ;
wire \LessThan2~0_combout ;
wire \ad|always0~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \t[0]~9 ;
wire \t[0]~9COUT1_41 ;
wire \t[1]~11 ;
wire \t[1]~11COUT1_42 ;
wire \t[2]~13 ;
wire \t[2]~13COUT1_43 ;
wire \t[3]~15 ;
wire \t[3]~15COUT1_44 ;
wire \t[4]~17 ;
wire \t[5]~19 ;
wire \t[5]~19COUT1_45 ;
wire \t[6]~21 ;
wire \t[6]~21COUT1_46 ;
wire \t[7]~23 ;
wire \t[7]~23COUT1_47 ;
wire \t[8]~25 ;
wire \t[8]~25COUT1_48 ;
wire \t[9]~27 ;
wire \t[10]~29 ;
wire \t[10]~29COUT1_49 ;
wire \t[11]~31 ;
wire \t[11]~31COUT1_50 ;
wire \t[12]~33 ;
wire \t[12]~33COUT1_51 ;
wire \t[13]~35 ;
wire \t[13]~35COUT1_52 ;
wire \t[14]~37 ;
wire \t[15]~39 ;
wire \t[15]~39COUT1_53 ;
wire \t[16]~1 ;
wire \t[16]~1COUT1_54 ;
wire \t[17]~3 ;
wire \t[17]~3COUT1_55 ;
wire \t[18]~5 ;
wire \t[18]~5COUT1_56 ;
wire \LessThan0~0_combout ;
wire \LessThan3~5_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~4_combout ;
wire \LessThan0~1_combout ;
wire \LessThan1~0_combout ;
wire \LessThan3~0_combout ;
wire \LessThan1~1_combout ;
wire \tri_200us[0]~33_combout ;
wire \ad|always0~1_combout ;
wire \ad|always0~2_combout ;
wire \ad|always0~3_combout ;
wire \ad|always0~4_combout ;
wire \ad|always0~5_combout ;
wire \ad|always0~6_combout ;
wire \ad|cs_n~regout ;
wire \ad|clk_div[2]~13_combout ;
wire \ad|clk_div[4]~1 ;
wire \ad|clk_div[4]~1COUT1_18 ;
wire \ad|Equal1~1_combout ;
wire \ad|rsr[15]~0_combout ;
wire \ad|adclk~0_combout ;
wire \ad|ad_count[2]~2_combout ;
wire \ad|ad_count[2]~3_combout ;
wire \~GND~combout ;
wire \ad|ad_count[0]~11 ;
wire \ad|ad_count[0]~11COUT1_13 ;
wire \ad|ad_count[1]~9 ;
wire \ad|ad_count[1]~9COUT1_14 ;
wire \ad|ad_count[2]~7 ;
wire \ad|ad_count[2]~7COUT1_15 ;
wire \ad|ad_count[3]~5 ;
wire \ad|ad_count[3]~5COUT1_16 ;
wire \ad|adclk~regout ;
wire \sys_rst_n~combout ;
wire \rx~combout ;
wire \rs232|uart_rx_inst|rx_reg1~regout ;
wire \rs232|uart_rx_inst|rx_reg2~regout ;
wire \rs232|uart_rx_inst|rx_reg3~regout ;
wire \rs232|uart_rx_inst|start_nedge~regout ;
wire \rs232|uart_rx_inst|Add1~17 ;
wire \rs232|uart_rx_inst|Add1~17COUT1_21 ;
wire \rs232|uart_rx_inst|Add1~10_combout ;
wire \rs232|uart_rx_inst|Add1~12 ;
wire \rs232|uart_rx_inst|Add1~12COUT1_22 ;
wire \rs232|uart_rx_inst|Add1~5_combout ;
wire \rs232|uart_rx_inst|Add1~7 ;
wire \rs232|uart_rx_inst|Add1~7COUT1_23 ;
wire \rs232|uart_rx_inst|Add1~0_combout ;
wire \rs232|uart_rx_inst|always4~1 ;
wire \rs232|uart_rx_inst|work_en~regout ;
wire \rs232|uart_rx_inst|baud_cnt[0]~17 ;
wire \rs232|uart_rx_inst|baud_cnt[1]~13 ;
wire \rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ;
wire \rs232|uart_rx_inst|baud_cnt[2]~19 ;
wire \rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ;
wire \rs232|uart_rx_inst|baud_cnt[3]~1 ;
wire \rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ;
wire \rs232|uart_rx_inst|baud_cnt[4]~3 ;
wire \rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ;
wire \rs232|uart_rx_inst|Equal1~2_combout ;
wire \rs232|uart_rx_inst|baud_cnt[5]~15 ;
wire \rs232|uart_rx_inst|baud_cnt[6]~25 ;
wire \rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ;
wire \rs232|uart_rx_inst|baud_cnt[7]~5 ;
wire \rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 ;
wire \rs232|uart_rx_inst|baud_cnt[8]~7 ;
wire \rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ;
wire \rs232|uart_rx_inst|baud_cnt[9]~9 ;
wire \rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ;
wire \rs232|uart_rx_inst|baud_cnt[10]~11 ;
wire \rs232|uart_rx_inst|baud_cnt[11]~21 ;
wire \rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ;
wire \rs232|uart_rx_inst|Equal1~3_combout ;
wire \rs232|uart_rx_inst|Equal1~0_combout ;
wire \rs232|uart_rx_inst|Equal1~1_combout ;
wire \rs232|uart_rx_inst|always5~0_combout ;
wire \rs232|uart_rx_inst|Equal2~1_combout ;
wire \rs232|uart_rx_inst|Equal2~0_combout ;
wire \rs232|uart_rx_inst|bit_flag~regout ;
wire \rs232|uart_rx_inst|Add1~15_combout ;
wire \rs232|uart_rx_inst|always4~0 ;
wire \rs232|uart_rx_inst|rx_flag~regout ;
wire \rs232|uart_rx_inst|po_flag~regout ;
wire \rs232|uart_tx_inst|baud_cnt[0]~1 ;
wire \rs232|uart_tx_inst|baud_cnt[1]~3 ;
wire \rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ;
wire \rs232|uart_tx_inst|baud_cnt[2]~21 ;
wire \rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ;
wire \rs232|uart_tx_inst|baud_cnt[3]~5 ;
wire \rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ;
wire \rs232|uart_tx_inst|baud_cnt[4]~7 ;
wire \rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ;
wire \rs232|uart_tx_inst|baud_cnt[5]~9 ;
wire \rs232|uart_tx_inst|Equal1~3_combout ;
wire \rs232|uart_tx_inst|baud_cnt[6]~23 ;
wire \rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ;
wire \rs232|uart_tx_inst|baud_cnt[7]~11 ;
wire \rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 ;
wire \rs232|uart_tx_inst|baud_cnt[8]~13 ;
wire \rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ;
wire \rs232|uart_tx_inst|baud_cnt[9]~15 ;
wire \rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ;
wire \rs232|uart_tx_inst|baud_cnt[10]~17 ;
wire \rs232|uart_tx_inst|Equal1~0_combout ;
wire \rs232|uart_tx_inst|Equal1~1_combout ;
wire \rs232|uart_tx_inst|Equal1~2_combout ;
wire \rs232|uart_tx_inst|always1~0_combout ;
wire \rs232|uart_tx_inst|baud_cnt[11]~19 ;
wire \rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ;
wire \rs232|uart_tx_inst|bit_flag~regout ;
wire \rs232|uart_tx_inst|always0~6_combout ;
wire \rs232|uart_tx_inst|work_en~regout ;
wire \rs232|uart_tx_inst|always3~0_combout ;
wire \rs232|uart_tx_inst|Add1~0_combout ;
wire \rs232|uart_tx_inst|always0~5_combout ;
wire \rs232|uart_tx_inst|Add1~1_combout ;
wire \rs232|uart_tx_inst|always0~4_combout ;
wire \rs232|uart_rx_inst|always8~0_combout ;
wire \rs232|uart_tx_inst|tx~3 ;
wire \rs232|uart_tx_inst|tx~0 ;
wire \rs232|uart_tx_inst|tx~1 ;
wire \rs232|uart_tx_inst|Mux0~0 ;
wire \rs232|uart_tx_inst|Mux0~1 ;
wire \rs232|uart_tx_inst|tx~2_combout ;
wire \rs232|uart_tx_inst|tx~regout ;
wire \TEM~combout ;
wire \DoublePulse4|TEM_prev1~regout ;
wire \DoublePulse1|risingflg~regout ;
wire \DoublePulse1|dblcount[25]~58_combout ;
wire \DoublePulse1|dblcount[0]~66 ;
wire \DoublePulse1|dblcount[1]~64 ;
wire \DoublePulse1|dblcount[1]~64COUT1_68 ;
wire \DoublePulse1|dblcount[2]~62 ;
wire \DoublePulse1|dblcount[2]~62COUT1_69 ;
wire \DoublePulse1|dblcount[3]~60 ;
wire \DoublePulse1|dblcount[3]~60COUT1_70 ;
wire \DoublePulse1|dblcount[4]~1 ;
wire \DoublePulse1|dblcount[4]~1COUT1_71 ;
wire \DoublePulse1|dblcount[5]~3 ;
wire \DoublePulse1|dblcount[6]~5 ;
wire \DoublePulse1|dblcount[6]~5COUT1_72 ;
wire \DoublePulse1|dblcount[7]~7 ;
wire \DoublePulse1|dblcount[7]~7COUT1_73 ;
wire \DoublePulse1|dblcount[8]~9 ;
wire \DoublePulse1|dblcount[8]~9COUT1_74 ;
wire \DoublePulse1|dblcount[9]~11 ;
wire \DoublePulse1|dblcount[9]~11COUT1_75 ;
wire \DoublePulse1|dblcount[10]~13 ;
wire \DoublePulse1|dblcount[11]~15 ;
wire \DoublePulse1|dblcount[11]~15COUT1_76 ;
wire \DoublePulse1|dblcount[12]~17 ;
wire \DoublePulse1|dblcount[12]~17COUT1_77 ;
wire \DoublePulse1|dblcount[13]~19 ;
wire \DoublePulse1|dblcount[13]~19COUT1_78 ;
wire \DoublePulse1|dblcount[14]~21 ;
wire \DoublePulse1|dblcount[14]~21COUT1_79 ;
wire \DoublePulse1|dblcount[15]~23 ;
wire \DoublePulse1|dblcount[16]~25 ;
wire \DoublePulse1|dblcount[16]~25COUT1_80 ;
wire \DoublePulse1|dblcount[17]~27 ;
wire \DoublePulse1|dblcount[17]~27COUT1_81 ;
wire \DoublePulse1|dblcount[18]~29 ;
wire \DoublePulse1|dblcount[18]~29COUT1_82 ;
wire \DoublePulse1|dblcount[19]~31 ;
wire \DoublePulse1|dblcount[19]~31COUT1_83 ;
wire \DoublePulse1|dblcount[20]~33 ;
wire \DoublePulse1|dblcount[21]~35 ;
wire \DoublePulse1|dblcount[21]~35COUT1_84 ;
wire \DoublePulse1|dblcount[22]~37 ;
wire \DoublePulse1|dblcount[22]~37COUT1_85 ;
wire \DoublePulse1|dblcount[23]~39 ;
wire \DoublePulse1|dblcount[23]~39COUT1_86 ;
wire \DoublePulse1|dblcount[24]~41 ;
wire \DoublePulse1|dblcount[24]~41COUT1_87 ;
wire \DoublePulse1|dblcount[25]~43 ;
wire \DoublePulse1|dblcount[26]~45 ;
wire \DoublePulse1|dblcount[26]~45COUT1_88 ;
wire \DoublePulse1|dblcount[27]~47 ;
wire \DoublePulse1|dblcount[27]~47COUT1_89 ;
wire \DoublePulse1|dblcount[28]~49 ;
wire \DoublePulse1|dblcount[28]~49COUT1_90 ;
wire \DoublePulse1|dblcount[29]~51 ;
wire \DoublePulse1|dblcount[29]~51COUT1_91 ;
wire \DoublePulse1|LessThan0~7_combout ;
wire \DoublePulse1|LessThan0~3_combout ;
wire \DoublePulse1|LessThan0~5_combout ;
wire \DoublePulse1|LessThan0~2_combout ;
wire \DoublePulse1|LessThan0~4_combout ;
wire \DoublePulse1|LessThan0~6_combout ;
wire \DoublePulse1|LessThan1~0_combout ;
wire \DoublePulse1|LessThan1~1_combout ;
wire \DoublePulse1|LessThan1~2_combout ;
wire \DoublePulse1|state.HIGH_STATE~regout ;
wire \DoublePulse1|state.LOW_STATE~regout ;
wire \DoublePulse1|LessThan0~0_combout ;
wire \DoublePulse1|LessThan0~1_combout ;
wire \DoublePulse1|dblcount[25]~56_combout ;
wire \DoublePulse1|dblcount[25]~57_combout ;
wire \DoublePulse1|dblcount[30]~53 ;
wire \DoublePulse1|LessThan0~8_combout ;
wire \DoublePulse1|state.HIGH2_STATE~regout ;
wire \DoublePulse1|state.IDLE_STATE~regout ;
wire \DoublePulse1|Selector36~0_combout ;
wire \DoublePulse1|K1~regout ;
wire \LessThan3~6_combout ;
wire \ad_in~combout ;
wire \ad|rsr[15]~1_combout ;
wire \LED1_reg~0 ;
wire \LessThan10~0 ;
wire \LessThan8~1 ;
wire \LessThan10~2 ;
wire \LED2_reg~0 ;
wire \LessThan10~1 ;
wire \LED2_reg~1_combout ;
wire \LessThan8~0 ;
wire \LessThan8~2 ;
wire \LessThan8~3_combout ;
wire \always2~2 ;
wire \always2~0 ;
wire \always2~1_combout ;
wire \LessThan6~0_combout ;
wire \always2~3_combout ;
wire \LED3_reg~4_combout ;
wire \LED1_reg~regout ;
wire \LED2_reg~2_combout ;
wire \LED2_reg~regout ;
wire \LED3_reg~2_combout ;
wire \LED3_reg~regout ;
wire \LED4_reg~regout ;
wire [15:0] tri_200us;
wire [31:0] \DoublePulse1|dblcount ;
wire [7:0] \rs232|uart_rx_inst|po_data ;
wire [5:0] \ad|clk_div ;
wire [19:0] t;
wire [4:0] \ad|ad_count ;
wire [15:0] \ad|volt ;
wire [3:0] \rs232|uart_tx_inst|bit_cnt ;
wire [12:0] \rs232|uart_tx_inst|baud_cnt ;
wire [7:0] \rs232|uart_rx_inst|rx_data ;
wire [15:0] \ad|rsr ;
wire [3:0] \rs232|uart_rx_inst|bit_cnt ;
wire [12:0] \rs232|uart_rx_inst|baud_cnt ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \ad|clk_div[0] (
// Equation(s):
// \ad|clk_div [0] = DFFEAS(((!\ad|clk_div [0])), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[0]~3  = CARRY(((\ad|clk_div [0])))
// \ad|clk_div[0]~3COUT1_15  = CARRY(((\ad|clk_div [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [0]),
	.cout(),
	.cout0(\ad|clk_div[0]~3 ),
	.cout1(\ad|clk_div[0]~3COUT1_15 ));
// synopsys translate_off
defparam \ad|clk_div[0] .lut_mask = "33cc";
defparam \ad|clk_div[0] .operation_mode = "arithmetic";
defparam \ad|clk_div[0] .output_mode = "reg_only";
defparam \ad|clk_div[0] .register_cascade_mode = "off";
defparam \ad|clk_div[0] .sum_lutc_input = "datac";
defparam \ad|clk_div[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \ad|clk_div[1] (
// Equation(s):
// \ad|clk_div [1] = DFFEAS((\ad|clk_div [1] $ ((\ad|clk_div[0]~3 ))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[1]~5  = CARRY(((!\ad|clk_div[0]~3 ) # (!\ad|clk_div [1])))
// \ad|clk_div[1]~5COUT1_16  = CARRY(((!\ad|clk_div[0]~3COUT1_15 ) # (!\ad|clk_div [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|clk_div [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[0]~3 ),
	.cin1(\ad|clk_div[0]~3COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [1]),
	.cout(),
	.cout0(\ad|clk_div[1]~5 ),
	.cout1(\ad|clk_div[1]~5COUT1_16 ));
// synopsys translate_off
defparam \ad|clk_div[1] .cin0_used = "true";
defparam \ad|clk_div[1] .cin1_used = "true";
defparam \ad|clk_div[1] .lut_mask = "3c3f";
defparam \ad|clk_div[1] .operation_mode = "arithmetic";
defparam \ad|clk_div[1] .output_mode = "reg_only";
defparam \ad|clk_div[1] .register_cascade_mode = "off";
defparam \ad|clk_div[1] .sum_lutc_input = "cin";
defparam \ad|clk_div[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \ad|clk_div[2] (
// Equation(s):
// \ad|clk_div [2] = DFFEAS(\ad|clk_div [2] $ ((((!\ad|clk_div[1]~5 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[2]~9  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5 ))))
// \ad|clk_div[2]~9COUT1_17  = CARRY((\ad|clk_div [2] & ((!\ad|clk_div[1]~5COUT1_16 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[1]~5 ),
	.cin1(\ad|clk_div[1]~5COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [2]),
	.cout(),
	.cout0(\ad|clk_div[2]~9 ),
	.cout1(\ad|clk_div[2]~9COUT1_17 ));
// synopsys translate_off
defparam \ad|clk_div[2] .cin0_used = "true";
defparam \ad|clk_div[2] .cin1_used = "true";
defparam \ad|clk_div[2] .lut_mask = "a50a";
defparam \ad|clk_div[2] .operation_mode = "arithmetic";
defparam \ad|clk_div[2] .output_mode = "reg_only";
defparam \ad|clk_div[2] .register_cascade_mode = "off";
defparam \ad|clk_div[2] .sum_lutc_input = "cin";
defparam \ad|clk_div[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \ad|Equal1~0 (
// Equation(s):
// \ad|Equal1~0_combout  = (\ad|clk_div [2] & (\ad|clk_div [1] & ((\ad|clk_div [0]))))

	.clk(gnd),
	.dataa(\ad|clk_div [2]),
	.datab(\ad|clk_div [1]),
	.datac(vcc),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~0 .lut_mask = "8800";
defparam \ad|Equal1~0 .operation_mode = "normal";
defparam \ad|Equal1~0 .output_mode = "comb_only";
defparam \ad|Equal1~0 .register_cascade_mode = "off";
defparam \ad|Equal1~0 .sum_lutc_input = "datac";
defparam \ad|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \ad|clk_div[3] (
// Equation(s):
// \ad|clk_div [3] = DFFEAS(\ad|clk_div [3] $ ((((\ad|clk_div[2]~9 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[3]~7  = CARRY(((!\ad|clk_div[2]~9COUT1_17 )) # (!\ad|clk_div [3]))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\ad|clk_div[2]~9 ),
	.cin1(\ad|clk_div[2]~9COUT1_17 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [3]),
	.cout(\ad|clk_div[3]~7 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[3] .cin0_used = "true";
defparam \ad|clk_div[3] .cin1_used = "true";
defparam \ad|clk_div[3] .lut_mask = "5a5f";
defparam \ad|clk_div[3] .operation_mode = "arithmetic";
defparam \ad|clk_div[3] .output_mode = "reg_only";
defparam \ad|clk_div[3] .register_cascade_mode = "off";
defparam \ad|clk_div[3] .sum_lutc_input = "cin";
defparam \ad|clk_div[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \ad|clk_div[4] (
// Equation(s):
// \ad|clk_div [4] = DFFEAS(\ad|clk_div [4] $ ((((!\ad|clk_div[3]~7 )))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )
// \ad|clk_div[4]~1  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))
// \ad|clk_div[4]~1COUT1_18  = CARRY((\ad|clk_div [4] & ((!\ad|clk_div[3]~7 ))))

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [4]),
	.cout(),
	.cout0(\ad|clk_div[4]~1 ),
	.cout1(\ad|clk_div[4]~1COUT1_18 ));
// synopsys translate_off
defparam \ad|clk_div[4] .cin_used = "true";
defparam \ad|clk_div[4] .lut_mask = "a50a";
defparam \ad|clk_div[4] .operation_mode = "arithmetic";
defparam \ad|clk_div[4] .output_mode = "reg_only";
defparam \ad|clk_div[4] .register_cascade_mode = "off";
defparam \ad|clk_div[4] .sum_lutc_input = "cin";
defparam \ad|clk_div[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \ad|clk_div[2]~12 (
// Equation(s):
// \ad|clk_div[2]~12_combout  = ((!\ad|clk_div [3] & ((!\ad|clk_div [4]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\ad|clk_div [3]),
	.datac(vcc),
	.datad(\ad|clk_div [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[2]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[2]~12 .lut_mask = "0033";
defparam \ad|clk_div[2]~12 .operation_mode = "normal";
defparam \ad|clk_div[2]~12 .output_mode = "comb_only";
defparam \ad|clk_div[2]~12 .register_cascade_mode = "off";
defparam \ad|clk_div[2]~12 .sum_lutc_input = "datac";
defparam \ad|clk_div[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxii_lcell \tri_200us[0] (
// Equation(s):
// tri_200us[0] = DFFEAS(((!tri_200us[0])), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[0]~21  = CARRY(((tri_200us[0])))
// \tri_200us[0]~21COUT1_35  = CARRY(((tri_200us[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[0]),
	.cout(),
	.cout0(\tri_200us[0]~21 ),
	.cout1(\tri_200us[0]~21COUT1_35 ));
// synopsys translate_off
defparam \tri_200us[0] .lut_mask = "33cc";
defparam \tri_200us[0] .operation_mode = "arithmetic";
defparam \tri_200us[0] .output_mode = "reg_only";
defparam \tri_200us[0] .register_cascade_mode = "off";
defparam \tri_200us[0] .sum_lutc_input = "datac";
defparam \tri_200us[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \tri_200us[1] (
// Equation(s):
// tri_200us[1] = DFFEAS(tri_200us[1] $ ((((\tri_200us[0]~21 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[1]~23  = CARRY(((!\tri_200us[0]~21 )) # (!tri_200us[1]))
// \tri_200us[1]~23COUT1_36  = CARRY(((!\tri_200us[0]~21COUT1_35 )) # (!tri_200us[1]))

	.clk(\clk~combout ),
	.dataa(tri_200us[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[0]~21 ),
	.cin1(\tri_200us[0]~21COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[1]),
	.cout(),
	.cout0(\tri_200us[1]~23 ),
	.cout1(\tri_200us[1]~23COUT1_36 ));
// synopsys translate_off
defparam \tri_200us[1] .cin0_used = "true";
defparam \tri_200us[1] .cin1_used = "true";
defparam \tri_200us[1] .lut_mask = "5a5f";
defparam \tri_200us[1] .operation_mode = "arithmetic";
defparam \tri_200us[1] .output_mode = "reg_only";
defparam \tri_200us[1] .register_cascade_mode = "off";
defparam \tri_200us[1] .sum_lutc_input = "cin";
defparam \tri_200us[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \tri_200us[2] (
// Equation(s):
// tri_200us[2] = DFFEAS(tri_200us[2] $ ((((!\tri_200us[1]~23 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[2]~13  = CARRY((tri_200us[2] & ((!\tri_200us[1]~23COUT1_36 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\tri_200us[1]~23 ),
	.cin1(\tri_200us[1]~23COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[2]),
	.cout(\tri_200us[2]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[2] .cin0_used = "true";
defparam \tri_200us[2] .cin1_used = "true";
defparam \tri_200us[2] .lut_mask = "a50a";
defparam \tri_200us[2] .operation_mode = "arithmetic";
defparam \tri_200us[2] .output_mode = "reg_only";
defparam \tri_200us[2] .register_cascade_mode = "off";
defparam \tri_200us[2] .sum_lutc_input = "cin";
defparam \tri_200us[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \tri_200us[3] (
// Equation(s):
// tri_200us[3] = DFFEAS(tri_200us[3] $ ((((\tri_200us[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[3]~15  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))
// \tri_200us[3]~15COUT1_37  = CARRY(((!\tri_200us[2]~13 )) # (!tri_200us[3]))

	.clk(\clk~combout ),
	.dataa(tri_200us[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[3]),
	.cout(),
	.cout0(\tri_200us[3]~15 ),
	.cout1(\tri_200us[3]~15COUT1_37 ));
// synopsys translate_off
defparam \tri_200us[3] .cin_used = "true";
defparam \tri_200us[3] .lut_mask = "5a5f";
defparam \tri_200us[3] .operation_mode = "arithmetic";
defparam \tri_200us[3] .output_mode = "reg_only";
defparam \tri_200us[3] .register_cascade_mode = "off";
defparam \tri_200us[3] .sum_lutc_input = "cin";
defparam \tri_200us[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \tri_200us[4] (
// Equation(s):
// tri_200us[4] = DFFEAS(tri_200us[4] $ ((((!(!\tri_200us[2]~13  & \tri_200us[3]~15 ) # (\tri_200us[2]~13  & \tri_200us[3]~15COUT1_37 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[4]~17  = CARRY((tri_200us[4] & ((!\tri_200us[3]~15 ))))
// \tri_200us[4]~17COUT1_38  = CARRY((tri_200us[4] & ((!\tri_200us[3]~15COUT1_37 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[3]~15 ),
	.cin1(\tri_200us[3]~15COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[4]),
	.cout(),
	.cout0(\tri_200us[4]~17 ),
	.cout1(\tri_200us[4]~17COUT1_38 ));
// synopsys translate_off
defparam \tri_200us[4] .cin0_used = "true";
defparam \tri_200us[4] .cin1_used = "true";
defparam \tri_200us[4] .cin_used = "true";
defparam \tri_200us[4] .lut_mask = "a50a";
defparam \tri_200us[4] .operation_mode = "arithmetic";
defparam \tri_200us[4] .output_mode = "reg_only";
defparam \tri_200us[4] .register_cascade_mode = "off";
defparam \tri_200us[4] .sum_lutc_input = "cin";
defparam \tri_200us[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \tri_200us[5] (
// Equation(s):
// tri_200us[5] = DFFEAS((tri_200us[5] $ (((!\tri_200us[2]~13  & \tri_200us[4]~17 ) # (\tri_200us[2]~13  & \tri_200us[4]~17COUT1_38 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[5]~19  = CARRY(((!\tri_200us[4]~17 ) # (!tri_200us[5])))
// \tri_200us[5]~19COUT1_39  = CARRY(((!\tri_200us[4]~17COUT1_38 ) # (!tri_200us[5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[4]~17 ),
	.cin1(\tri_200us[4]~17COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[5]),
	.cout(),
	.cout0(\tri_200us[5]~19 ),
	.cout1(\tri_200us[5]~19COUT1_39 ));
// synopsys translate_off
defparam \tri_200us[5] .cin0_used = "true";
defparam \tri_200us[5] .cin1_used = "true";
defparam \tri_200us[5] .cin_used = "true";
defparam \tri_200us[5] .lut_mask = "3c3f";
defparam \tri_200us[5] .operation_mode = "arithmetic";
defparam \tri_200us[5] .output_mode = "reg_only";
defparam \tri_200us[5] .register_cascade_mode = "off";
defparam \tri_200us[5] .sum_lutc_input = "cin";
defparam \tri_200us[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \tri_200us[6] (
// Equation(s):
// tri_200us[6] = DFFEAS(tri_200us[6] $ ((((!(!\tri_200us[2]~13  & \tri_200us[5]~19 ) # (\tri_200us[2]~13  & \tri_200us[5]~19COUT1_39 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[6]~11  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19 ))))
// \tri_200us[6]~11COUT1_40  = CARRY((tri_200us[6] & ((!\tri_200us[5]~19COUT1_39 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[5]~19 ),
	.cin1(\tri_200us[5]~19COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[6]),
	.cout(),
	.cout0(\tri_200us[6]~11 ),
	.cout1(\tri_200us[6]~11COUT1_40 ));
// synopsys translate_off
defparam \tri_200us[6] .cin0_used = "true";
defparam \tri_200us[6] .cin1_used = "true";
defparam \tri_200us[6] .cin_used = "true";
defparam \tri_200us[6] .lut_mask = "a50a";
defparam \tri_200us[6] .operation_mode = "arithmetic";
defparam \tri_200us[6] .output_mode = "reg_only";
defparam \tri_200us[6] .register_cascade_mode = "off";
defparam \tri_200us[6] .sum_lutc_input = "cin";
defparam \tri_200us[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \tri_200us[7] (
// Equation(s):
// tri_200us[7] = DFFEAS((tri_200us[7] $ (((!\tri_200us[2]~13  & \tri_200us[6]~11 ) # (\tri_200us[2]~13  & \tri_200us[6]~11COUT1_40 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[7]~9  = CARRY(((!\tri_200us[6]~11COUT1_40 ) # (!tri_200us[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[2]~13 ),
	.cin0(\tri_200us[6]~11 ),
	.cin1(\tri_200us[6]~11COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[7]),
	.cout(\tri_200us[7]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[7] .cin0_used = "true";
defparam \tri_200us[7] .cin1_used = "true";
defparam \tri_200us[7] .cin_used = "true";
defparam \tri_200us[7] .lut_mask = "3c3f";
defparam \tri_200us[7] .operation_mode = "arithmetic";
defparam \tri_200us[7] .output_mode = "reg_only";
defparam \tri_200us[7] .register_cascade_mode = "off";
defparam \tri_200us[7] .sum_lutc_input = "cin";
defparam \tri_200us[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \tri_200us[8] (
// Equation(s):
// tri_200us[8] = DFFEAS((tri_200us[8] $ ((!\tri_200us[7]~9 ))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[8]~7  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))
// \tri_200us[8]~7COUT1_41  = CARRY(((tri_200us[8] & !\tri_200us[7]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[8]),
	.cout(),
	.cout0(\tri_200us[8]~7 ),
	.cout1(\tri_200us[8]~7COUT1_41 ));
// synopsys translate_off
defparam \tri_200us[8] .cin_used = "true";
defparam \tri_200us[8] .lut_mask = "c30c";
defparam \tri_200us[8] .operation_mode = "arithmetic";
defparam \tri_200us[8] .output_mode = "reg_only";
defparam \tri_200us[8] .register_cascade_mode = "off";
defparam \tri_200us[8] .sum_lutc_input = "cin";
defparam \tri_200us[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \tri_200us[9] (
// Equation(s):
// tri_200us[9] = DFFEAS((tri_200us[9] $ (((!\tri_200us[7]~9  & \tri_200us[8]~7 ) # (\tri_200us[7]~9  & \tri_200us[8]~7COUT1_41 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[9]~5  = CARRY(((!\tri_200us[8]~7 ) # (!tri_200us[9])))
// \tri_200us[9]~5COUT1_42  = CARRY(((!\tri_200us[8]~7COUT1_41 ) # (!tri_200us[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[8]~7 ),
	.cin1(\tri_200us[8]~7COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[9]),
	.cout(),
	.cout0(\tri_200us[9]~5 ),
	.cout1(\tri_200us[9]~5COUT1_42 ));
// synopsys translate_off
defparam \tri_200us[9] .cin0_used = "true";
defparam \tri_200us[9] .cin1_used = "true";
defparam \tri_200us[9] .cin_used = "true";
defparam \tri_200us[9] .lut_mask = "3c3f";
defparam \tri_200us[9] .operation_mode = "arithmetic";
defparam \tri_200us[9] .output_mode = "reg_only";
defparam \tri_200us[9] .register_cascade_mode = "off";
defparam \tri_200us[9] .sum_lutc_input = "cin";
defparam \tri_200us[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \tri_200us[10] (
// Equation(s):
// tri_200us[10] = DFFEAS((tri_200us[10] $ ((!(!\tri_200us[7]~9  & \tri_200us[9]~5 ) # (\tri_200us[7]~9  & \tri_200us[9]~5COUT1_42 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[10]~25  = CARRY(((tri_200us[10] & !\tri_200us[9]~5 )))
// \tri_200us[10]~25COUT1_43  = CARRY(((tri_200us[10] & !\tri_200us[9]~5COUT1_42 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[9]~5 ),
	.cin1(\tri_200us[9]~5COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[10]),
	.cout(),
	.cout0(\tri_200us[10]~25 ),
	.cout1(\tri_200us[10]~25COUT1_43 ));
// synopsys translate_off
defparam \tri_200us[10] .cin0_used = "true";
defparam \tri_200us[10] .cin1_used = "true";
defparam \tri_200us[10] .cin_used = "true";
defparam \tri_200us[10] .lut_mask = "c30c";
defparam \tri_200us[10] .operation_mode = "arithmetic";
defparam \tri_200us[10] .output_mode = "reg_only";
defparam \tri_200us[10] .register_cascade_mode = "off";
defparam \tri_200us[10] .sum_lutc_input = "cin";
defparam \tri_200us[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \tri_200us[11] (
// Equation(s):
// tri_200us[11] = DFFEAS(tri_200us[11] $ (((((!\tri_200us[7]~9  & \tri_200us[10]~25 ) # (\tri_200us[7]~9  & \tri_200us[10]~25COUT1_43 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[11]~1  = CARRY(((!\tri_200us[10]~25 )) # (!tri_200us[11]))
// \tri_200us[11]~1COUT1_44  = CARRY(((!\tri_200us[10]~25COUT1_43 )) # (!tri_200us[11]))

	.clk(\clk~combout ),
	.dataa(tri_200us[11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[10]~25 ),
	.cin1(\tri_200us[10]~25COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[11]),
	.cout(),
	.cout0(\tri_200us[11]~1 ),
	.cout1(\tri_200us[11]~1COUT1_44 ));
// synopsys translate_off
defparam \tri_200us[11] .cin0_used = "true";
defparam \tri_200us[11] .cin1_used = "true";
defparam \tri_200us[11] .cin_used = "true";
defparam \tri_200us[11] .lut_mask = "5a5f";
defparam \tri_200us[11] .operation_mode = "arithmetic";
defparam \tri_200us[11] .output_mode = "reg_only";
defparam \tri_200us[11] .register_cascade_mode = "off";
defparam \tri_200us[11] .sum_lutc_input = "cin";
defparam \tri_200us[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \tri_200us[12] (
// Equation(s):
// tri_200us[12] = DFFEAS(tri_200us[12] $ ((((!(!\tri_200us[7]~9  & \tri_200us[11]~1 ) # (\tri_200us[7]~9  & \tri_200us[11]~1COUT1_44 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[12]~3  = CARRY((tri_200us[12] & ((!\tri_200us[11]~1COUT1_44 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[7]~9 ),
	.cin0(\tri_200us[11]~1 ),
	.cin1(\tri_200us[11]~1COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[12]),
	.cout(\tri_200us[12]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[12] .cin0_used = "true";
defparam \tri_200us[12] .cin1_used = "true";
defparam \tri_200us[12] .cin_used = "true";
defparam \tri_200us[12] .lut_mask = "a50a";
defparam \tri_200us[12] .operation_mode = "arithmetic";
defparam \tri_200us[12] .output_mode = "reg_only";
defparam \tri_200us[12] .register_cascade_mode = "off";
defparam \tri_200us[12] .sum_lutc_input = "cin";
defparam \tri_200us[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \tri_200us[13] (
// Equation(s):
// tri_200us[13] = DFFEAS(tri_200us[13] $ ((((\tri_200us[12]~3 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[13]~27  = CARRY(((!\tri_200us[12]~3 )) # (!tri_200us[13]))
// \tri_200us[13]~27COUT1_45  = CARRY(((!\tri_200us[12]~3 )) # (!tri_200us[13]))

	.clk(\clk~combout ),
	.dataa(tri_200us[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[13]),
	.cout(),
	.cout0(\tri_200us[13]~27 ),
	.cout1(\tri_200us[13]~27COUT1_45 ));
// synopsys translate_off
defparam \tri_200us[13] .cin_used = "true";
defparam \tri_200us[13] .lut_mask = "5a5f";
defparam \tri_200us[13] .operation_mode = "arithmetic";
defparam \tri_200us[13] .output_mode = "reg_only";
defparam \tri_200us[13] .register_cascade_mode = "off";
defparam \tri_200us[13] .sum_lutc_input = "cin";
defparam \tri_200us[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \tri_200us[14] (
// Equation(s):
// tri_200us[14] = DFFEAS(tri_200us[14] $ ((((!(!\tri_200us[12]~3  & \tri_200us[13]~27 ) # (\tri_200us[12]~3  & \tri_200us[13]~27COUT1_45 ))))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )
// \tri_200us[14]~29  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27 ))))
// \tri_200us[14]~29COUT1_46  = CARRY((tri_200us[14] & ((!\tri_200us[13]~27COUT1_45 ))))

	.clk(\clk~combout ),
	.dataa(tri_200us[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(\tri_200us[13]~27 ),
	.cin1(\tri_200us[13]~27COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[14]),
	.cout(),
	.cout0(\tri_200us[14]~29 ),
	.cout1(\tri_200us[14]~29COUT1_46 ));
// synopsys translate_off
defparam \tri_200us[14] .cin0_used = "true";
defparam \tri_200us[14] .cin1_used = "true";
defparam \tri_200us[14] .cin_used = "true";
defparam \tri_200us[14] .lut_mask = "a50a";
defparam \tri_200us[14] .operation_mode = "arithmetic";
defparam \tri_200us[14] .output_mode = "reg_only";
defparam \tri_200us[14] .register_cascade_mode = "off";
defparam \tri_200us[14] .sum_lutc_input = "cin";
defparam \tri_200us[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \tri_200us[15] (
// Equation(s):
// tri_200us[15] = DFFEAS((tri_200us[15] $ (((!\tri_200us[12]~3  & \tri_200us[14]~29 ) # (\tri_200us[12]~3  & \tri_200us[14]~29COUT1_46 )))), GLOBAL(\clk~combout ), VCC, , , , , \tri_200us[0]~33_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(tri_200us[15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\tri_200us[0]~33_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\tri_200us[12]~3 ),
	.cin0(\tri_200us[14]~29 ),
	.cin1(\tri_200us[14]~29COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(tri_200us[15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[15] .cin0_used = "true";
defparam \tri_200us[15] .cin1_used = "true";
defparam \tri_200us[15] .cin_used = "true";
defparam \tri_200us[15] .lut_mask = "3c3c";
defparam \tri_200us[15] .operation_mode = "normal";
defparam \tri_200us[15] .output_mode = "reg_only";
defparam \tri_200us[15] .register_cascade_mode = "off";
defparam \tri_200us[15] .sum_lutc_input = "cin";
defparam \tri_200us[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \tri_200us[0]~32 (
// Equation(s):
// \tri_200us[0]~32_combout  = (!tri_200us[13] & (!tri_200us[15] & (!tri_200us[14])))

	.clk(gnd),
	.dataa(tri_200us[13]),
	.datab(tri_200us[15]),
	.datac(tri_200us[14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_200us[0]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[0]~32 .lut_mask = "0101";
defparam \tri_200us[0]~32 .operation_mode = "normal";
defparam \tri_200us[0]~32 .output_mode = "comb_only";
defparam \tri_200us[0]~32 .register_cascade_mode = "off";
defparam \tri_200us[0]~32 .sum_lutc_input = "datac";
defparam \tri_200us[0]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (((!tri_200us[9]) # (!tri_200us[8])) # (!tri_200us[10])) # (!tri_200us[11])

	.clk(gnd),
	.dataa(tri_200us[11]),
	.datab(tri_200us[10]),
	.datac(tri_200us[8]),
	.datad(tri_200us[9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = "7fff";
defparam \LessThan2~0 .operation_mode = "normal";
defparam \LessThan2~0 .output_mode = "comb_only";
defparam \LessThan2~0 .register_cascade_mode = "off";
defparam \LessThan2~0 .sum_lutc_input = "datac";
defparam \LessThan2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxii_lcell \ad|always0~0 (
// Equation(s):
// \ad|always0~0_combout  = (tri_200us[4] & (tri_200us[5] & (tri_200us[3] & tri_200us[2])))

	.clk(gnd),
	.dataa(tri_200us[4]),
	.datab(tri_200us[5]),
	.datac(tri_200us[3]),
	.datad(tri_200us[2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~0 .lut_mask = "8000";
defparam \ad|always0~0 .operation_mode = "normal";
defparam \ad|always0~0 .output_mode = "comb_only";
defparam \ad|always0~0 .register_cascade_mode = "off";
defparam \ad|always0~0 .sum_lutc_input = "datac";
defparam \ad|always0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxii_lcell \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (((!\ad|always0~0_combout ) # (!tri_200us[1])) # (!tri_200us[0]))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[0]),
	.datac(tri_200us[1]),
	.datad(\ad|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = "3fff";
defparam \LessThan2~1 .operation_mode = "normal";
defparam \LessThan2~1 .output_mode = "comb_only";
defparam \LessThan2~1 .register_cascade_mode = "off";
defparam \LessThan2~1 .sum_lutc_input = "datac";
defparam \LessThan2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxii_lcell \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (\LessThan2~0_combout ) # ((!tri_200us[6] & (!tri_200us[7] & \LessThan2~1_combout )))

	.clk(gnd),
	.dataa(tri_200us[6]),
	.datab(tri_200us[7]),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan2~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan2~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = "f1f0";
defparam \LessThan2~2 .operation_mode = "normal";
defparam \LessThan2~2 .output_mode = "comb_only";
defparam \LessThan2~2 .register_cascade_mode = "off";
defparam \LessThan2~2 .sum_lutc_input = "datac";
defparam \LessThan2~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \t[0] (
// Equation(s):
// t[0] = DFFEAS(((!t[0])), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[0]~9  = CARRY(((t[0])))
// \t[0]~9COUT1_41  = CARRY(((t[0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[0]),
	.cout(),
	.cout0(\t[0]~9 ),
	.cout1(\t[0]~9COUT1_41 ));
// synopsys translate_off
defparam \t[0] .lut_mask = "33cc";
defparam \t[0] .operation_mode = "arithmetic";
defparam \t[0] .output_mode = "reg_only";
defparam \t[0] .register_cascade_mode = "off";
defparam \t[0] .sum_lutc_input = "datac";
defparam \t[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \t[1] (
// Equation(s):
// t[1] = DFFEAS((t[1] $ ((\t[0]~9 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[1]~11  = CARRY(((!\t[0]~9 ) # (!t[1])))
// \t[1]~11COUT1_42  = CARRY(((!\t[0]~9COUT1_41 ) # (!t[1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[0]~9 ),
	.cin1(\t[0]~9COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[1]),
	.cout(),
	.cout0(\t[1]~11 ),
	.cout1(\t[1]~11COUT1_42 ));
// synopsys translate_off
defparam \t[1] .cin0_used = "true";
defparam \t[1] .cin1_used = "true";
defparam \t[1] .lut_mask = "3c3f";
defparam \t[1] .operation_mode = "arithmetic";
defparam \t[1] .output_mode = "reg_only";
defparam \t[1] .register_cascade_mode = "off";
defparam \t[1] .sum_lutc_input = "cin";
defparam \t[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \t[2] (
// Equation(s):
// t[2] = DFFEAS((t[2] $ ((!\t[1]~11 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[2]~13  = CARRY(((t[2] & !\t[1]~11 )))
// \t[2]~13COUT1_43  = CARRY(((t[2] & !\t[1]~11COUT1_42 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[1]~11 ),
	.cin1(\t[1]~11COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[2]),
	.cout(),
	.cout0(\t[2]~13 ),
	.cout1(\t[2]~13COUT1_43 ));
// synopsys translate_off
defparam \t[2] .cin0_used = "true";
defparam \t[2] .cin1_used = "true";
defparam \t[2] .lut_mask = "c30c";
defparam \t[2] .operation_mode = "arithmetic";
defparam \t[2] .output_mode = "reg_only";
defparam \t[2] .register_cascade_mode = "off";
defparam \t[2] .sum_lutc_input = "cin";
defparam \t[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \t[3] (
// Equation(s):
// t[3] = DFFEAS(t[3] $ ((((\t[2]~13 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[3]~15  = CARRY(((!\t[2]~13 )) # (!t[3]))
// \t[3]~15COUT1_44  = CARRY(((!\t[2]~13COUT1_43 )) # (!t[3]))

	.clk(\clk~combout ),
	.dataa(t[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[2]~13 ),
	.cin1(\t[2]~13COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[3]),
	.cout(),
	.cout0(\t[3]~15 ),
	.cout1(\t[3]~15COUT1_44 ));
// synopsys translate_off
defparam \t[3] .cin0_used = "true";
defparam \t[3] .cin1_used = "true";
defparam \t[3] .lut_mask = "5a5f";
defparam \t[3] .operation_mode = "arithmetic";
defparam \t[3] .output_mode = "reg_only";
defparam \t[3] .register_cascade_mode = "off";
defparam \t[3] .sum_lutc_input = "cin";
defparam \t[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \t[4] (
// Equation(s):
// t[4] = DFFEAS(t[4] $ ((((!\t[3]~15 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[4]~17  = CARRY((t[4] & ((!\t[3]~15COUT1_44 ))))

	.clk(\clk~combout ),
	.dataa(t[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(gnd),
	.cin0(\t[3]~15 ),
	.cin1(\t[3]~15COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[4]),
	.cout(\t[4]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[4] .cin0_used = "true";
defparam \t[4] .cin1_used = "true";
defparam \t[4] .lut_mask = "a50a";
defparam \t[4] .operation_mode = "arithmetic";
defparam \t[4] .output_mode = "reg_only";
defparam \t[4] .register_cascade_mode = "off";
defparam \t[4] .sum_lutc_input = "cin";
defparam \t[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \t[5] (
// Equation(s):
// t[5] = DFFEAS(t[5] $ ((((\t[4]~17 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[5]~19  = CARRY(((!\t[4]~17 )) # (!t[5]))
// \t[5]~19COUT1_45  = CARRY(((!\t[4]~17 )) # (!t[5]))

	.clk(\clk~combout ),
	.dataa(t[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[5]),
	.cout(),
	.cout0(\t[5]~19 ),
	.cout1(\t[5]~19COUT1_45 ));
// synopsys translate_off
defparam \t[5] .cin_used = "true";
defparam \t[5] .lut_mask = "5a5f";
defparam \t[5] .operation_mode = "arithmetic";
defparam \t[5] .output_mode = "reg_only";
defparam \t[5] .register_cascade_mode = "off";
defparam \t[5] .sum_lutc_input = "cin";
defparam \t[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \t[6] (
// Equation(s):
// t[6] = DFFEAS(t[6] $ ((((!(!\t[4]~17  & \t[5]~19 ) # (\t[4]~17  & \t[5]~19COUT1_45 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[6]~21  = CARRY((t[6] & ((!\t[5]~19 ))))
// \t[6]~21COUT1_46  = CARRY((t[6] & ((!\t[5]~19COUT1_45 ))))

	.clk(\clk~combout ),
	.dataa(t[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[5]~19 ),
	.cin1(\t[5]~19COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[6]),
	.cout(),
	.cout0(\t[6]~21 ),
	.cout1(\t[6]~21COUT1_46 ));
// synopsys translate_off
defparam \t[6] .cin0_used = "true";
defparam \t[6] .cin1_used = "true";
defparam \t[6] .cin_used = "true";
defparam \t[6] .lut_mask = "a50a";
defparam \t[6] .operation_mode = "arithmetic";
defparam \t[6] .output_mode = "reg_only";
defparam \t[6] .register_cascade_mode = "off";
defparam \t[6] .sum_lutc_input = "cin";
defparam \t[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \t[7] (
// Equation(s):
// t[7] = DFFEAS((t[7] $ (((!\t[4]~17  & \t[6]~21 ) # (\t[4]~17  & \t[6]~21COUT1_46 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[7]~23  = CARRY(((!\t[6]~21 ) # (!t[7])))
// \t[7]~23COUT1_47  = CARRY(((!\t[6]~21COUT1_46 ) # (!t[7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[6]~21 ),
	.cin1(\t[6]~21COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[7]),
	.cout(),
	.cout0(\t[7]~23 ),
	.cout1(\t[7]~23COUT1_47 ));
// synopsys translate_off
defparam \t[7] .cin0_used = "true";
defparam \t[7] .cin1_used = "true";
defparam \t[7] .cin_used = "true";
defparam \t[7] .lut_mask = "3c3f";
defparam \t[7] .operation_mode = "arithmetic";
defparam \t[7] .output_mode = "reg_only";
defparam \t[7] .register_cascade_mode = "off";
defparam \t[7] .sum_lutc_input = "cin";
defparam \t[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \t[8] (
// Equation(s):
// t[8] = DFFEAS(t[8] $ ((((!(!\t[4]~17  & \t[7]~23 ) # (\t[4]~17  & \t[7]~23COUT1_47 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[8]~25  = CARRY((t[8] & ((!\t[7]~23 ))))
// \t[8]~25COUT1_48  = CARRY((t[8] & ((!\t[7]~23COUT1_47 ))))

	.clk(\clk~combout ),
	.dataa(t[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[7]~23 ),
	.cin1(\t[7]~23COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[8]),
	.cout(),
	.cout0(\t[8]~25 ),
	.cout1(\t[8]~25COUT1_48 ));
// synopsys translate_off
defparam \t[8] .cin0_used = "true";
defparam \t[8] .cin1_used = "true";
defparam \t[8] .cin_used = "true";
defparam \t[8] .lut_mask = "a50a";
defparam \t[8] .operation_mode = "arithmetic";
defparam \t[8] .output_mode = "reg_only";
defparam \t[8] .register_cascade_mode = "off";
defparam \t[8] .sum_lutc_input = "cin";
defparam \t[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \t[9] (
// Equation(s):
// t[9] = DFFEAS((t[9] $ (((!\t[4]~17  & \t[8]~25 ) # (\t[4]~17  & \t[8]~25COUT1_48 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[9]~27  = CARRY(((!\t[8]~25COUT1_48 ) # (!t[9])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[4]~17 ),
	.cin0(\t[8]~25 ),
	.cin1(\t[8]~25COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[9]),
	.cout(\t[9]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[9] .cin0_used = "true";
defparam \t[9] .cin1_used = "true";
defparam \t[9] .cin_used = "true";
defparam \t[9] .lut_mask = "3c3f";
defparam \t[9] .operation_mode = "arithmetic";
defparam \t[9] .output_mode = "reg_only";
defparam \t[9] .register_cascade_mode = "off";
defparam \t[9] .sum_lutc_input = "cin";
defparam \t[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N0
maxii_lcell \t[10] (
// Equation(s):
// t[10] = DFFEAS((t[10] $ ((!\t[9]~27 ))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[10]~29  = CARRY(((t[10] & !\t[9]~27 )))
// \t[10]~29COUT1_49  = CARRY(((t[10] & !\t[9]~27 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[10]),
	.cout(),
	.cout0(\t[10]~29 ),
	.cout1(\t[10]~29COUT1_49 ));
// synopsys translate_off
defparam \t[10] .cin_used = "true";
defparam \t[10] .lut_mask = "c30c";
defparam \t[10] .operation_mode = "arithmetic";
defparam \t[10] .output_mode = "reg_only";
defparam \t[10] .register_cascade_mode = "off";
defparam \t[10] .sum_lutc_input = "cin";
defparam \t[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \t[11] (
// Equation(s):
// t[11] = DFFEAS((t[11] $ (((!\t[9]~27  & \t[10]~29 ) # (\t[9]~27  & \t[10]~29COUT1_49 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[11]~31  = CARRY(((!\t[10]~29 ) # (!t[11])))
// \t[11]~31COUT1_50  = CARRY(((!\t[10]~29COUT1_49 ) # (!t[11])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[10]~29 ),
	.cin1(\t[10]~29COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[11]),
	.cout(),
	.cout0(\t[11]~31 ),
	.cout1(\t[11]~31COUT1_50 ));
// synopsys translate_off
defparam \t[11] .cin0_used = "true";
defparam \t[11] .cin1_used = "true";
defparam \t[11] .cin_used = "true";
defparam \t[11] .lut_mask = "3c3f";
defparam \t[11] .operation_mode = "arithmetic";
defparam \t[11] .output_mode = "reg_only";
defparam \t[11] .register_cascade_mode = "off";
defparam \t[11] .sum_lutc_input = "cin";
defparam \t[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \t[12] (
// Equation(s):
// t[12] = DFFEAS((t[12] $ ((!(!\t[9]~27  & \t[11]~31 ) # (\t[9]~27  & \t[11]~31COUT1_50 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[12]~33  = CARRY(((t[12] & !\t[11]~31 )))
// \t[12]~33COUT1_51  = CARRY(((t[12] & !\t[11]~31COUT1_50 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[11]~31 ),
	.cin1(\t[11]~31COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[12]),
	.cout(),
	.cout0(\t[12]~33 ),
	.cout1(\t[12]~33COUT1_51 ));
// synopsys translate_off
defparam \t[12] .cin0_used = "true";
defparam \t[12] .cin1_used = "true";
defparam \t[12] .cin_used = "true";
defparam \t[12] .lut_mask = "c30c";
defparam \t[12] .operation_mode = "arithmetic";
defparam \t[12] .output_mode = "reg_only";
defparam \t[12] .register_cascade_mode = "off";
defparam \t[12] .sum_lutc_input = "cin";
defparam \t[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \t[13] (
// Equation(s):
// t[13] = DFFEAS(t[13] $ (((((!\t[9]~27  & \t[12]~33 ) # (\t[9]~27  & \t[12]~33COUT1_51 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[13]~35  = CARRY(((!\t[12]~33 )) # (!t[13]))
// \t[13]~35COUT1_52  = CARRY(((!\t[12]~33COUT1_51 )) # (!t[13]))

	.clk(\clk~combout ),
	.dataa(t[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[12]~33 ),
	.cin1(\t[12]~33COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[13]),
	.cout(),
	.cout0(\t[13]~35 ),
	.cout1(\t[13]~35COUT1_52 ));
// synopsys translate_off
defparam \t[13] .cin0_used = "true";
defparam \t[13] .cin1_used = "true";
defparam \t[13] .cin_used = "true";
defparam \t[13] .lut_mask = "5a5f";
defparam \t[13] .operation_mode = "arithmetic";
defparam \t[13] .output_mode = "reg_only";
defparam \t[13] .register_cascade_mode = "off";
defparam \t[13] .sum_lutc_input = "cin";
defparam \t[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \t[14] (
// Equation(s):
// t[14] = DFFEAS(t[14] $ ((((!(!\t[9]~27  & \t[13]~35 ) # (\t[9]~27  & \t[13]~35COUT1_52 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[14]~37  = CARRY((t[14] & ((!\t[13]~35COUT1_52 ))))

	.clk(\clk~combout ),
	.dataa(t[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[9]~27 ),
	.cin0(\t[13]~35 ),
	.cin1(\t[13]~35COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[14]),
	.cout(\t[14]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[14] .cin0_used = "true";
defparam \t[14] .cin1_used = "true";
defparam \t[14] .cin_used = "true";
defparam \t[14] .lut_mask = "a50a";
defparam \t[14] .operation_mode = "arithmetic";
defparam \t[14] .output_mode = "reg_only";
defparam \t[14] .register_cascade_mode = "off";
defparam \t[14] .sum_lutc_input = "cin";
defparam \t[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \t[15] (
// Equation(s):
// t[15] = DFFEAS(t[15] $ ((((\t[14]~37 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[15]~39  = CARRY(((!\t[14]~37 )) # (!t[15]))
// \t[15]~39COUT1_53  = CARRY(((!\t[14]~37 )) # (!t[15]))

	.clk(\clk~combout ),
	.dataa(t[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[15]),
	.cout(),
	.cout0(\t[15]~39 ),
	.cout1(\t[15]~39COUT1_53 ));
// synopsys translate_off
defparam \t[15] .cin_used = "true";
defparam \t[15] .lut_mask = "5a5f";
defparam \t[15] .operation_mode = "arithmetic";
defparam \t[15] .output_mode = "reg_only";
defparam \t[15] .register_cascade_mode = "off";
defparam \t[15] .sum_lutc_input = "cin";
defparam \t[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \t[16] (
// Equation(s):
// t[16] = DFFEAS(t[16] $ ((((!(!\t[14]~37  & \t[15]~39 ) # (\t[14]~37  & \t[15]~39COUT1_53 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[16]~1  = CARRY((t[16] & ((!\t[15]~39 ))))
// \t[16]~1COUT1_54  = CARRY((t[16] & ((!\t[15]~39COUT1_53 ))))

	.clk(\clk~combout ),
	.dataa(t[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[15]~39 ),
	.cin1(\t[15]~39COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[16]),
	.cout(),
	.cout0(\t[16]~1 ),
	.cout1(\t[16]~1COUT1_54 ));
// synopsys translate_off
defparam \t[16] .cin0_used = "true";
defparam \t[16] .cin1_used = "true";
defparam \t[16] .cin_used = "true";
defparam \t[16] .lut_mask = "a50a";
defparam \t[16] .operation_mode = "arithmetic";
defparam \t[16] .output_mode = "reg_only";
defparam \t[16] .register_cascade_mode = "off";
defparam \t[16] .sum_lutc_input = "cin";
defparam \t[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \t[17] (
// Equation(s):
// t[17] = DFFEAS((t[17] $ (((!\t[14]~37  & \t[16]~1 ) # (\t[14]~37  & \t[16]~1COUT1_54 )))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[17]~3  = CARRY(((!\t[16]~1 ) # (!t[17])))
// \t[17]~3COUT1_55  = CARRY(((!\t[16]~1COUT1_54 ) # (!t[17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(t[17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[16]~1 ),
	.cin1(\t[16]~1COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[17]),
	.cout(),
	.cout0(\t[17]~3 ),
	.cout1(\t[17]~3COUT1_55 ));
// synopsys translate_off
defparam \t[17] .cin0_used = "true";
defparam \t[17] .cin1_used = "true";
defparam \t[17] .cin_used = "true";
defparam \t[17] .lut_mask = "3c3f";
defparam \t[17] .operation_mode = "arithmetic";
defparam \t[17] .output_mode = "reg_only";
defparam \t[17] .register_cascade_mode = "off";
defparam \t[17] .sum_lutc_input = "cin";
defparam \t[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \t[18] (
// Equation(s):
// t[18] = DFFEAS(t[18] $ ((((!(!\t[14]~37  & \t[17]~3 ) # (\t[14]~37  & \t[17]~3COUT1_55 ))))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )
// \t[18]~5  = CARRY((t[18] & ((!\t[17]~3 ))))
// \t[18]~5COUT1_56  = CARRY((t[18] & ((!\t[17]~3COUT1_55 ))))

	.clk(\clk~combout ),
	.dataa(t[18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[17]~3 ),
	.cin1(\t[17]~3COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[18]),
	.cout(),
	.cout0(\t[18]~5 ),
	.cout1(\t[18]~5COUT1_56 ));
// synopsys translate_off
defparam \t[18] .cin0_used = "true";
defparam \t[18] .cin1_used = "true";
defparam \t[18] .cin_used = "true";
defparam \t[18] .lut_mask = "a50a";
defparam \t[18] .operation_mode = "arithmetic";
defparam \t[18] .output_mode = "reg_only";
defparam \t[18] .register_cascade_mode = "off";
defparam \t[18] .sum_lutc_input = "cin";
defparam \t[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \t[19] (
// Equation(s):
// t[19] = DFFEAS((((!\t[14]~37  & \t[18]~5 ) # (\t[14]~37  & \t[18]~5COUT1_56 ) $ (t[19]))), GLOBAL(\clk~combout ), VCC, , , VCC, , , \LessThan0~1_combout )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(t[19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~1_combout ),
	.ena(vcc),
	.cin(\t[14]~37 ),
	.cin0(\t[18]~5 ),
	.cin1(\t[18]~5COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(t[19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \t[19] .cin0_used = "true";
defparam \t[19] .cin1_used = "true";
defparam \t[19] .cin_used = "true";
defparam \t[19] .lut_mask = "0ff0";
defparam \t[19] .operation_mode = "normal";
defparam \t[19] .output_mode = "reg_only";
defparam \t[19] .register_cascade_mode = "off";
defparam \t[19] .sum_lutc_input = "cin";
defparam \t[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (((!t[16]) # (!t[18])) # (!t[17])) # (!t[19])

	.clk(gnd),
	.dataa(t[19]),
	.datab(t[17]),
	.datac(t[18]),
	.datad(t[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = "7fff";
defparam \LessThan0~0 .operation_mode = "normal";
defparam \LessThan0~0 .output_mode = "comb_only";
defparam \LessThan0~0 .register_cascade_mode = "off";
defparam \LessThan0~0 .sum_lutc_input = "datac";
defparam \LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = (((!t[12]) # (!t[14])) # (!t[15])) # (!t[13])

	.clk(gnd),
	.dataa(t[13]),
	.datab(t[15]),
	.datac(t[14]),
	.datad(t[12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~5 .lut_mask = "7fff";
defparam \LessThan3~5 .operation_mode = "normal";
defparam \LessThan3~5 .output_mode = "comb_only";
defparam \LessThan3~5 .register_cascade_mode = "off";
defparam \LessThan3~5 .sum_lutc_input = "datac";
defparam \LessThan3~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = (((!t[4]) # (!t[6])) # (!t[5])) # (!t[7])

	.clk(gnd),
	.dataa(t[7]),
	.datab(t[5]),
	.datac(t[6]),
	.datad(t[4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = "7fff";
defparam \LessThan3~2 .operation_mode = "normal";
defparam \LessThan3~2 .output_mode = "comb_only";
defparam \LessThan3~2 .register_cascade_mode = "off";
defparam \LessThan3~2 .sum_lutc_input = "datac";
defparam \LessThan3~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N3
maxii_lcell \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (((!t[1]) # (!t[0])) # (!t[2])) # (!t[3])

	.clk(gnd),
	.dataa(t[3]),
	.datab(t[2]),
	.datac(t[0]),
	.datad(t[1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = "7fff";
defparam \LessThan3~1 .operation_mode = "normal";
defparam \LessThan3~1 .output_mode = "comb_only";
defparam \LessThan3~1 .register_cascade_mode = "off";
defparam \LessThan3~1 .sum_lutc_input = "datac";
defparam \LessThan3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = (((!t[10]) # (!t[11])) # (!t[9])) # (!t[8])

	.clk(gnd),
	.dataa(t[8]),
	.datab(t[9]),
	.datac(t[11]),
	.datad(t[10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~3 .lut_mask = "7fff";
defparam \LessThan3~3 .operation_mode = "normal";
defparam \LessThan3~3 .output_mode = "comb_only";
defparam \LessThan3~3 .register_cascade_mode = "off";
defparam \LessThan3~3 .sum_lutc_input = "datac";
defparam \LessThan3~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = ((\LessThan3~2_combout ) # ((\LessThan3~1_combout ) # (\LessThan3~3_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan3~2_combout ),
	.datac(\LessThan3~1_combout ),
	.datad(\LessThan3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~4 .lut_mask = "fffc";
defparam \LessThan3~4 .operation_mode = "normal";
defparam \LessThan3~4 .output_mode = "comb_only";
defparam \LessThan3~4 .register_cascade_mode = "off";
defparam \LessThan3~4 .sum_lutc_input = "datac";
defparam \LessThan3~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (!\LessThan0~0_combout  & (((!\LessThan3~5_combout  & !\LessThan3~4_combout ))))

	.clk(gnd),
	.dataa(\LessThan0~0_combout ),
	.datab(vcc),
	.datac(\LessThan3~5_combout ),
	.datad(\LessThan3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = "0005";
defparam \LessThan0~1 .operation_mode = "normal";
defparam \LessThan0~1 .output_mode = "comb_only";
defparam \LessThan0~1 .register_cascade_mode = "off";
defparam \LessThan0~1 .sum_lutc_input = "datac";
defparam \LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!t[14] & (!t[13] & (!t[12] & !t[15])))

	.clk(gnd),
	.dataa(t[14]),
	.datab(t[13]),
	.datac(t[12]),
	.datad(t[15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~0 .lut_mask = "0001";
defparam \LessThan1~0 .operation_mode = "normal";
defparam \LessThan1~0 .output_mode = "comb_only";
defparam \LessThan1~0 .register_cascade_mode = "off";
defparam \LessThan1~0 .sum_lutc_input = "datac";
defparam \LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!t[17] & (!t[18] & (!t[19] & !t[16])))

	.clk(gnd),
	.dataa(t[17]),
	.datab(t[18]),
	.datac(t[19]),
	.datad(t[16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = "0001";
defparam \LessThan3~0 .operation_mode = "normal";
defparam \LessThan3~0 .output_mode = "comb_only";
defparam \LessThan3~0 .register_cascade_mode = "off";
defparam \LessThan3~0 .sum_lutc_input = "datac";
defparam \LessThan3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ((\LessThan1~0_combout  & (\LessThan3~0_combout  & \LessThan3~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LessThan1~0_combout ),
	.datac(\LessThan3~0_combout ),
	.datad(\LessThan3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan1~1 .lut_mask = "c000";
defparam \LessThan1~1 .operation_mode = "normal";
defparam \LessThan1~1 .output_mode = "comb_only";
defparam \LessThan1~1 .register_cascade_mode = "off";
defparam \LessThan1~1 .sum_lutc_input = "datac";
defparam \LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \tri_200us[0]~33 (
// Equation(s):
// \tri_200us[0]~33_combout  = ((\LessThan1~1_combout ) # ((tri_200us[12] & !\LessThan2~2_combout ))) # (!\tri_200us[0]~32_combout )

	.clk(gnd),
	.dataa(\tri_200us[0]~32_combout ),
	.datab(tri_200us[12]),
	.datac(\LessThan2~2_combout ),
	.datad(\LessThan1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\tri_200us[0]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \tri_200us[0]~33 .lut_mask = "ff5d";
defparam \tri_200us[0]~33 .operation_mode = "normal";
defparam \tri_200us[0]~33 .output_mode = "comb_only";
defparam \tri_200us[0]~33 .register_cascade_mode = "off";
defparam \tri_200us[0]~33 .sum_lutc_input = "datac";
defparam \tri_200us[0]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxii_lcell \ad|always0~1 (
// Equation(s):
// \ad|always0~1_combout  = (tri_200us[6]) # ((\ad|always0~0_combout  & ((tri_200us[0]) # (tri_200us[1]))))

	.clk(gnd),
	.dataa(tri_200us[6]),
	.datab(tri_200us[0]),
	.datac(tri_200us[1]),
	.datad(\ad|always0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~1 .lut_mask = "feaa";
defparam \ad|always0~1 .operation_mode = "normal";
defparam \ad|always0~1 .output_mode = "comb_only";
defparam \ad|always0~1 .register_cascade_mode = "off";
defparam \ad|always0~1 .sum_lutc_input = "datac";
defparam \ad|always0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxii_lcell \ad|always0~2 (
// Equation(s):
// \ad|always0~2_combout  = (tri_200us[9] & ((tri_200us[8]) # ((tri_200us[7] & \ad|always0~1_combout ))))

	.clk(gnd),
	.dataa(tri_200us[8]),
	.datab(tri_200us[9]),
	.datac(tri_200us[7]),
	.datad(\ad|always0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~2 .lut_mask = "c888";
defparam \ad|always0~2 .operation_mode = "normal";
defparam \ad|always0~2 .output_mode = "comb_only";
defparam \ad|always0~2 .register_cascade_mode = "off";
defparam \ad|always0~2 .sum_lutc_input = "datac";
defparam \ad|always0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxii_lcell \ad|always0~3 (
// Equation(s):
// \ad|always0~3_combout  = (!tri_200us[1] & (!tri_200us[0] & (!tri_200us[6] & !tri_200us[7])))

	.clk(gnd),
	.dataa(tri_200us[1]),
	.datab(tri_200us[0]),
	.datac(tri_200us[6]),
	.datad(tri_200us[7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~3 .lut_mask = "0001";
defparam \ad|always0~3 .operation_mode = "normal";
defparam \ad|always0~3 .output_mode = "comb_only";
defparam \ad|always0~3 .register_cascade_mode = "off";
defparam \ad|always0~3 .sum_lutc_input = "datac";
defparam \ad|always0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxii_lcell \ad|always0~4 (
// Equation(s):
// \ad|always0~4_combout  = (!tri_200us[4] & (!tri_200us[2] & (!tri_200us[3] & !tri_200us[5])))

	.clk(gnd),
	.dataa(tri_200us[4]),
	.datab(tri_200us[2]),
	.datac(tri_200us[3]),
	.datad(tri_200us[5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~4 .lut_mask = "0001";
defparam \ad|always0~4 .operation_mode = "normal";
defparam \ad|always0~4 .output_mode = "comb_only";
defparam \ad|always0~4 .register_cascade_mode = "off";
defparam \ad|always0~4 .sum_lutc_input = "datac";
defparam \ad|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxii_lcell \ad|always0~5 (
// Equation(s):
// \ad|always0~5_combout  = ((!tri_200us[9] & (!tri_200us[8] & \ad|always0~4_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(tri_200us[9]),
	.datac(tri_200us[8]),
	.datad(\ad|always0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~5 .lut_mask = "0300";
defparam \ad|always0~5 .operation_mode = "normal";
defparam \ad|always0~5 .output_mode = "comb_only";
defparam \ad|always0~5 .register_cascade_mode = "off";
defparam \ad|always0~5 .sum_lutc_input = "datac";
defparam \ad|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxii_lcell \ad|always0~6 (
// Equation(s):
// \ad|always0~6_combout  = (tri_200us[10]) # (((\ad|always0~3_combout  & \ad|always0~5_combout )) # (!\tri_200us[0]~32_combout ))

	.clk(gnd),
	.dataa(tri_200us[10]),
	.datab(\ad|always0~3_combout ),
	.datac(\ad|always0~5_combout ),
	.datad(\tri_200us[0]~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|always0~6 .lut_mask = "eaff";
defparam \ad|always0~6 .operation_mode = "normal";
defparam \ad|always0~6 .output_mode = "comb_only";
defparam \ad|always0~6 .register_cascade_mode = "off";
defparam \ad|always0~6 .sum_lutc_input = "datac";
defparam \ad|always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \ad|cs_n (
// Equation(s):
// \ad|cs_n~regout  = DFFEAS((!tri_200us[11] & (!\ad|always0~2_combout  & (!tri_200us[12] & !\ad|always0~6_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(tri_200us[11]),
	.datab(\ad|always0~2_combout ),
	.datac(tri_200us[12]),
	.datad(\ad|always0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|cs_n~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|cs_n .lut_mask = "0001";
defparam \ad|cs_n .operation_mode = "normal";
defparam \ad|cs_n .output_mode = "reg_only";
defparam \ad|cs_n .register_cascade_mode = "off";
defparam \ad|cs_n .sum_lutc_input = "datac";
defparam \ad|cs_n .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \ad|clk_div[2]~13 (
// Equation(s):
// \ad|clk_div[2]~13_combout  = ((\ad|clk_div [5] & ((\ad|Equal1~0_combout ) # (!\ad|clk_div[2]~12_combout )))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|Equal1~0_combout ),
	.datac(\ad|clk_div[2]~12_combout ),
	.datad(\ad|cs_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|clk_div[2]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[2]~13 .lut_mask = "8aff";
defparam \ad|clk_div[2]~13 .operation_mode = "normal";
defparam \ad|clk_div[2]~13 .output_mode = "comb_only";
defparam \ad|clk_div[2]~13 .register_cascade_mode = "off";
defparam \ad|clk_div[2]~13 .sum_lutc_input = "datac";
defparam \ad|clk_div[2]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \ad|clk_div[5] (
// Equation(s):
// \ad|clk_div [5] = DFFEAS(\ad|clk_div [5] $ (((((!\ad|clk_div[3]~7  & \ad|clk_div[4]~1 ) # (\ad|clk_div[3]~7  & \ad|clk_div[4]~1COUT1_18 ))))), GLOBAL(\clk~combout ), VCC, , , , , \ad|clk_div[2]~13_combout , )

	.clk(\clk~combout ),
	.dataa(\ad|clk_div [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\ad|clk_div[2]~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\ad|clk_div[3]~7 ),
	.cin0(\ad|clk_div[4]~1 ),
	.cin1(\ad|clk_div[4]~1COUT1_18 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|clk_div [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|clk_div[5] .cin0_used = "true";
defparam \ad|clk_div[5] .cin1_used = "true";
defparam \ad|clk_div[5] .cin_used = "true";
defparam \ad|clk_div[5] .lut_mask = "5a5a";
defparam \ad|clk_div[5] .operation_mode = "normal";
defparam \ad|clk_div[5] .output_mode = "reg_only";
defparam \ad|clk_div[5] .register_cascade_mode = "off";
defparam \ad|clk_div[5] .sum_lutc_input = "cin";
defparam \ad|clk_div[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \ad|Equal1~1 (
// Equation(s):
// \ad|Equal1~1_combout  = ((\ad|clk_div [3]) # ((\ad|clk_div [4]) # (!\ad|Equal1~0_combout ))) # (!\ad|clk_div [5])

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|clk_div [3]),
	.datac(\ad|Equal1~0_combout ),
	.datad(\ad|clk_div [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|Equal1~1 .lut_mask = "ffdf";
defparam \ad|Equal1~1 .operation_mode = "normal";
defparam \ad|Equal1~1 .output_mode = "comb_only";
defparam \ad|Equal1~1 .register_cascade_mode = "off";
defparam \ad|Equal1~1 .sum_lutc_input = "datac";
defparam \ad|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \ad|rsr[15]~0 (
// Equation(s):
// \ad|rsr[15]~0_combout  = (!\ad|clk_div [2] & (\ad|clk_div [1] & (!\ad|clk_div [3] & \ad|clk_div [0])))

	.clk(gnd),
	.dataa(\ad|clk_div [2]),
	.datab(\ad|clk_div [1]),
	.datac(\ad|clk_div [3]),
	.datad(\ad|clk_div [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~0 .lut_mask = "0400";
defparam \ad|rsr[15]~0 .operation_mode = "normal";
defparam \ad|rsr[15]~0 .output_mode = "comb_only";
defparam \ad|rsr[15]~0 .register_cascade_mode = "off";
defparam \ad|rsr[15]~0 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \ad|adclk~0 (
// Equation(s):
// \ad|adclk~0_combout  = ((\ad|rsr[15]~0_combout  & (!\ad|clk_div [5] & \ad|clk_div [4]))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|cs_n~regout ),
	.datab(\ad|rsr[15]~0_combout ),
	.datac(\ad|clk_div [5]),
	.datad(\ad|clk_div [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|adclk~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk~0 .lut_mask = "5d55";
defparam \ad|adclk~0 .operation_mode = "normal";
defparam \ad|adclk~0 .output_mode = "comb_only";
defparam \ad|adclk~0 .register_cascade_mode = "off";
defparam \ad|adclk~0 .sum_lutc_input = "datac";
defparam \ad|adclk~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \ad|ad_count[2]~2 (
// Equation(s):
// \ad|ad_count[2]~2_combout  = (\ad|ad_count [4]) # (((!\ad|cs_n~regout )))

	.clk(gnd),
	.dataa(\ad|ad_count [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|cs_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[2]~2 .lut_mask = "aaff";
defparam \ad|ad_count[2]~2 .operation_mode = "normal";
defparam \ad|ad_count[2]~2 .output_mode = "comb_only";
defparam \ad|ad_count[2]~2 .register_cascade_mode = "off";
defparam \ad|ad_count[2]~2 .sum_lutc_input = "datac";
defparam \ad|ad_count[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \ad|ad_count[2]~3 (
// Equation(s):
// \ad|ad_count[2]~3_combout  = ((\ad|clk_div [5] & (\ad|Equal1~0_combout  & \ad|clk_div[2]~12_combout ))) # (!\ad|cs_n~regout )

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|Equal1~0_combout ),
	.datac(\ad|clk_div[2]~12_combout ),
	.datad(\ad|cs_n~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|ad_count[2]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[2]~3 .lut_mask = "80ff";
defparam \ad|ad_count[2]~3 .operation_mode = "normal";
defparam \ad|ad_count[2]~3 .output_mode = "comb_only";
defparam \ad|ad_count[2]~3 .register_cascade_mode = "off";
defparam \ad|ad_count[2]~3 .sum_lutc_input = "datac";
defparam \ad|ad_count[2]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \ad|ad_count[0] (
// Equation(s):
// \ad|ad_count [0] = DFFEAS(((!\ad|ad_count [0])), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[2]~3_combout , \~GND~combout , , , \ad|ad_count[2]~2_combout )
// \ad|ad_count[0]~11  = CARRY(((\ad|ad_count [0])))
// \ad|ad_count[0]~11COUT1_13  = CARRY(((\ad|ad_count [0])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [0]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[2]~2_combout ),
	.ena(\ad|ad_count[2]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [0]),
	.cout(),
	.cout0(\ad|ad_count[0]~11 ),
	.cout1(\ad|ad_count[0]~11COUT1_13 ));
// synopsys translate_off
defparam \ad|ad_count[0] .lut_mask = "33cc";
defparam \ad|ad_count[0] .operation_mode = "arithmetic";
defparam \ad|ad_count[0] .output_mode = "reg_only";
defparam \ad|ad_count[0] .register_cascade_mode = "off";
defparam \ad|ad_count[0] .sum_lutc_input = "datac";
defparam \ad|ad_count[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \ad|ad_count[1] (
// Equation(s):
// \ad|ad_count [1] = DFFEAS((\ad|ad_count [1] $ ((\ad|ad_count[0]~11 ))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[2]~3_combout , \~GND~combout , , , \ad|ad_count[2]~2_combout )
// \ad|ad_count[1]~9  = CARRY(((!\ad|ad_count[0]~11 ) # (!\ad|ad_count [1])))
// \ad|ad_count[1]~9COUT1_14  = CARRY(((!\ad|ad_count[0]~11COUT1_13 ) # (!\ad|ad_count [1])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [1]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[2]~2_combout ),
	.ena(\ad|ad_count[2]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[0]~11 ),
	.cin1(\ad|ad_count[0]~11COUT1_13 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [1]),
	.cout(),
	.cout0(\ad|ad_count[1]~9 ),
	.cout1(\ad|ad_count[1]~9COUT1_14 ));
// synopsys translate_off
defparam \ad|ad_count[1] .cin0_used = "true";
defparam \ad|ad_count[1] .cin1_used = "true";
defparam \ad|ad_count[1] .lut_mask = "3c3f";
defparam \ad|ad_count[1] .operation_mode = "arithmetic";
defparam \ad|ad_count[1] .output_mode = "reg_only";
defparam \ad|ad_count[1] .register_cascade_mode = "off";
defparam \ad|ad_count[1] .sum_lutc_input = "cin";
defparam \ad|ad_count[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \ad|ad_count[2] (
// Equation(s):
// \ad|ad_count [2] = DFFEAS((\ad|ad_count [2] $ ((!\ad|ad_count[1]~9 ))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[2]~3_combout , \~GND~combout , , , \ad|ad_count[2]~2_combout )
// \ad|ad_count[2]~7  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9 )))
// \ad|ad_count[2]~7COUT1_15  = CARRY(((\ad|ad_count [2] & !\ad|ad_count[1]~9COUT1_14 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|ad_count [2]),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[2]~2_combout ),
	.ena(\ad|ad_count[2]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[1]~9 ),
	.cin1(\ad|ad_count[1]~9COUT1_14 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [2]),
	.cout(),
	.cout0(\ad|ad_count[2]~7 ),
	.cout1(\ad|ad_count[2]~7COUT1_15 ));
// synopsys translate_off
defparam \ad|ad_count[2] .cin0_used = "true";
defparam \ad|ad_count[2] .cin1_used = "true";
defparam \ad|ad_count[2] .lut_mask = "c30c";
defparam \ad|ad_count[2] .operation_mode = "arithmetic";
defparam \ad|ad_count[2] .output_mode = "reg_only";
defparam \ad|ad_count[2] .register_cascade_mode = "off";
defparam \ad|ad_count[2] .sum_lutc_input = "cin";
defparam \ad|ad_count[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \ad|ad_count[3] (
// Equation(s):
// \ad|ad_count [3] = DFFEAS(\ad|ad_count [3] $ ((((\ad|ad_count[2]~7 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[2]~3_combout , \~GND~combout , , , \ad|ad_count[2]~2_combout )
// \ad|ad_count[3]~5  = CARRY(((!\ad|ad_count[2]~7 )) # (!\ad|ad_count [3]))
// \ad|ad_count[3]~5COUT1_16  = CARRY(((!\ad|ad_count[2]~7COUT1_15 )) # (!\ad|ad_count [3]))

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [3]),
	.datab(vcc),
	.datac(\~GND~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[2]~2_combout ),
	.ena(\ad|ad_count[2]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[2]~7 ),
	.cin1(\ad|ad_count[2]~7COUT1_15 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [3]),
	.cout(),
	.cout0(\ad|ad_count[3]~5 ),
	.cout1(\ad|ad_count[3]~5COUT1_16 ));
// synopsys translate_off
defparam \ad|ad_count[3] .cin0_used = "true";
defparam \ad|ad_count[3] .cin1_used = "true";
defparam \ad|ad_count[3] .lut_mask = "5a5f";
defparam \ad|ad_count[3] .operation_mode = "arithmetic";
defparam \ad|ad_count[3] .output_mode = "reg_only";
defparam \ad|ad_count[3] .register_cascade_mode = "off";
defparam \ad|ad_count[3] .sum_lutc_input = "cin";
defparam \ad|ad_count[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \ad|ad_count[4] (
// Equation(s):
// \ad|ad_count [4] = DFFEAS(\ad|ad_count [4] $ ((((!\ad|ad_count[3]~5 )))), GLOBAL(\clk~combout ), VCC, , \ad|ad_count[2]~3_combout , \ad|cs_n~regout , , , \ad|ad_count[2]~2_combout )

	.clk(\clk~combout ),
	.dataa(\ad|ad_count [4]),
	.datab(vcc),
	.datac(\ad|cs_n~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ad|ad_count[2]~2_combout ),
	.ena(\ad|ad_count[2]~3_combout ),
	.cin(gnd),
	.cin0(\ad|ad_count[3]~5 ),
	.cin1(\ad|ad_count[3]~5COUT1_16 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|ad_count [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|ad_count[4] .cin0_used = "true";
defparam \ad|ad_count[4] .cin1_used = "true";
defparam \ad|ad_count[4] .lut_mask = "a5a5";
defparam \ad|ad_count[4] .operation_mode = "normal";
defparam \ad|ad_count[4] .output_mode = "reg_only";
defparam \ad|ad_count[4] .register_cascade_mode = "off";
defparam \ad|ad_count[4] .sum_lutc_input = "cin";
defparam \ad|ad_count[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \ad|adclk (
// Equation(s):
// \ad|adclk~regout  = DFFEAS((!\ad|adclk~0_combout  & ((\ad|Equal1~1_combout  & (\ad|adclk~regout )) # (!\ad|Equal1~1_combout  & ((!\ad|ad_count [4]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\ad|adclk~regout ),
	.datab(\ad|Equal1~1_combout ),
	.datac(\ad|adclk~0_combout ),
	.datad(\ad|ad_count [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|adclk~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|adclk .lut_mask = "080b";
defparam \ad|adclk .operation_mode = "normal";
defparam \ad|adclk .output_mode = "reg_only";
defparam \ad|adclk .register_cascade_mode = "off";
defparam \ad|adclk .sum_lutc_input = "datac";
defparam \ad|adclk .synch_mode = "off";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \sys_rst_n~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\sys_rst_n~combout ),
	.padio(sys_rst_n));
// synopsys translate_off
defparam \sys_rst_n~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_37,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rx~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rx~combout ),
	.padio(rx));
// synopsys translate_off
defparam \rx~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \rs232|uart_rx_inst|rx_reg1 (
// Equation(s):
// \rs232|uart_rx_inst|rx_reg1~regout  = DFFEAS((((!\rx~combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rx~combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_reg1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_reg1 .lut_mask = "00ff";
defparam \rs232|uart_rx_inst|rx_reg1 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_reg1 .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_reg1 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_reg1 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_reg1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \rs232|uart_rx_inst|rx_reg2 (
// Equation(s):
// \rs232|uart_rx_inst|rx_reg2~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|rx_reg1~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_reg1~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_reg2~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_reg2 .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_reg2 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_reg2 .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_reg2 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_reg2 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_reg2 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \rs232|uart_rx_inst|rx_reg3 (
// Equation(s):
// \rs232|uart_rx_inst|rx_reg3~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|rx_reg2~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_reg2~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_reg3~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_reg3 .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_reg3 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_reg3 .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_reg3 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_reg3 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_reg3 .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \rs232|uart_rx_inst|start_nedge (
// Equation(s):
// \rs232|uart_rx_inst|start_nedge~regout  = DFFEAS((!\rs232|uart_rx_inst|rx_reg3~regout  & (((\rs232|uart_rx_inst|rx_reg2~regout )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|rx_reg3~regout ),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_reg2~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|start_nedge~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|start_nedge .lut_mask = "5050";
defparam \rs232|uart_rx_inst|start_nedge .operation_mode = "normal";
defparam \rs232|uart_rx_inst|start_nedge .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|start_nedge .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|start_nedge .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|start_nedge .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N1
maxii_lcell \rs232|uart_rx_inst|Add1~15 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~15_combout  = \rs232|uart_rx_inst|bit_flag~regout  $ ((\rs232|uart_rx_inst|bit_cnt [0]))
// \rs232|uart_rx_inst|Add1~17  = CARRY((\rs232|uart_rx_inst|bit_flag~regout  & (\rs232|uart_rx_inst|bit_cnt [0])))
// \rs232|uart_rx_inst|Add1~17COUT1_21  = CARRY((\rs232|uart_rx_inst|bit_flag~regout  & (\rs232|uart_rx_inst|bit_cnt [0])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|bit_flag~regout ),
	.datab(\rs232|uart_rx_inst|bit_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\rs232|uart_rx_inst|Add1~17 ),
	.cout1(\rs232|uart_rx_inst|Add1~17COUT1_21 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~15 .lut_mask = "6688";
defparam \rs232|uart_rx_inst|Add1~15 .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|Add1~15 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~15 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~15 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N2
maxii_lcell \rs232|uart_rx_inst|Add1~10 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~10_combout  = \rs232|uart_rx_inst|bit_cnt [1] $ ((((\rs232|uart_rx_inst|Add1~17 ))))
// \rs232|uart_rx_inst|Add1~12  = CARRY(((!\rs232|uart_rx_inst|Add1~17 )) # (!\rs232|uart_rx_inst|bit_cnt [1]))
// \rs232|uart_rx_inst|Add1~12COUT1_22  = CARRY(((!\rs232|uart_rx_inst|Add1~17COUT1_21 )) # (!\rs232|uart_rx_inst|bit_cnt [1]))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|bit_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\rs232|uart_rx_inst|Add1~17 ),
	.cin1(\rs232|uart_rx_inst|Add1~17COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\rs232|uart_rx_inst|Add1~12 ),
	.cout1(\rs232|uart_rx_inst|Add1~12COUT1_22 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~10 .cin0_used = "true";
defparam \rs232|uart_rx_inst|Add1~10 .cin1_used = "true";
defparam \rs232|uart_rx_inst|Add1~10 .lut_mask = "5a5f";
defparam \rs232|uart_rx_inst|Add1~10 .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|Add1~10 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~10 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~10 .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N8
maxii_lcell \rs232|uart_rx_inst|bit_cnt[1] (
// Equation(s):
// \rs232|uart_rx_inst|bit_cnt [1] = DFFEAS((((\rs232|uart_rx_inst|Add1~10_combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|Add1~10_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[1] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|bit_cnt[1] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[1] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N3
maxii_lcell \rs232|uart_rx_inst|Add1~5 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~5_combout  = (\rs232|uart_rx_inst|bit_cnt [2] $ ((!\rs232|uart_rx_inst|Add1~12 )))
// \rs232|uart_rx_inst|Add1~7  = CARRY(((\rs232|uart_rx_inst|bit_cnt [2] & !\rs232|uart_rx_inst|Add1~12 )))
// \rs232|uart_rx_inst|Add1~7COUT1_23  = CARRY(((\rs232|uart_rx_inst|bit_cnt [2] & !\rs232|uart_rx_inst|Add1~12COUT1_22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|bit_cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\rs232|uart_rx_inst|Add1~12 ),
	.cin1(\rs232|uart_rx_inst|Add1~12COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\rs232|uart_rx_inst|Add1~7 ),
	.cout1(\rs232|uart_rx_inst|Add1~7COUT1_23 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~5 .cin0_used = "true";
defparam \rs232|uart_rx_inst|Add1~5 .cin1_used = "true";
defparam \rs232|uart_rx_inst|Add1~5 .lut_mask = "c30c";
defparam \rs232|uart_rx_inst|Add1~5 .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|Add1~5 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~5 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~5 .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N0
maxii_lcell \rs232|uart_rx_inst|bit_cnt[2] (
// Equation(s):
// \rs232|uart_rx_inst|always4~0  = ((!\rs232|uart_rx_inst|bit_cnt [0] & (!E1_bit_cnt[2] & !\rs232|uart_rx_inst|bit_cnt [1])))
// \rs232|uart_rx_inst|bit_cnt [2] = DFFEAS(\rs232|uart_rx_inst|always4~0 , GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|Add1~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|bit_cnt [0]),
	.datac(\rs232|uart_rx_inst|Add1~5_combout ),
	.datad(\rs232|uart_rx_inst|bit_cnt [1]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always4~0 ),
	.regout(\rs232|uart_rx_inst|bit_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[2] .lut_mask = "0003";
defparam \rs232|uart_rx_inst|bit_cnt[2] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[2] .output_mode = "reg_and_comb";
defparam \rs232|uart_rx_inst|bit_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[2] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|bit_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y7_N4
maxii_lcell \rs232|uart_rx_inst|Add1~0 (
// Equation(s):
// \rs232|uart_rx_inst|Add1~0_combout  = \rs232|uart_rx_inst|bit_cnt [3] $ ((((\rs232|uart_rx_inst|Add1~7 ))))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|bit_cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\rs232|uart_rx_inst|Add1~7 ),
	.cin1(\rs232|uart_rx_inst|Add1~7COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Add1~0 .cin0_used = "true";
defparam \rs232|uart_rx_inst|Add1~0 .cin1_used = "true";
defparam \rs232|uart_rx_inst|Add1~0 .lut_mask = "5a5a";
defparam \rs232|uart_rx_inst|Add1~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Add1~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Add1~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Add1~0 .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N6
maxii_lcell \rs232|uart_rx_inst|bit_cnt[3] (
// Equation(s):
// \rs232|uart_rx_inst|bit_cnt [3] = DFFEAS((\rs232|uart_rx_inst|Add1~0_combout  & (((!\rs232|uart_rx_inst|bit_flag~regout ) # (!\rs232|uart_rx_inst|bit_cnt [3])) # (!\rs232|uart_rx_inst|always4~0 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|Add1~0_combout ),
	.datab(\rs232|uart_rx_inst|always4~0 ),
	.datac(\rs232|uart_rx_inst|bit_cnt [3]),
	.datad(\rs232|uart_rx_inst|bit_flag~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[3] .lut_mask = "2aaa";
defparam \rs232|uart_rx_inst|bit_cnt[3] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[3] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N5
maxii_lcell \rs232|uart_rx_inst|rx_flag (
// Equation(s):
// \rs232|uart_rx_inst|always4~1  = ((\rs232|uart_rx_inst|always4~0  & (\rs232|uart_rx_inst|bit_cnt [3] & \rs232|uart_rx_inst|bit_flag~regout )))
// \rs232|uart_rx_inst|rx_flag~regout  = DFFEAS(\rs232|uart_rx_inst|always4~1 , GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|always4~0 ),
	.datac(\rs232|uart_rx_inst|bit_cnt [3]),
	.datad(\rs232|uart_rx_inst|bit_flag~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always4~1 ),
	.regout(\rs232|uart_rx_inst|rx_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_flag .lut_mask = "c000";
defparam \rs232|uart_rx_inst|rx_flag .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_flag .output_mode = "reg_and_comb";
defparam \rs232|uart_rx_inst|rx_flag .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_flag .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N3
maxii_lcell \rs232|uart_rx_inst|work_en (
// Equation(s):
// \rs232|uart_rx_inst|work_en~regout  = DFFEAS(((\rs232|uart_rx_inst|start_nedge~regout ) # ((\rs232|uart_rx_inst|work_en~regout  & !\rs232|uart_rx_inst|always4~1 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|work_en~regout ),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|start_nedge~regout ),
	.datad(\rs232|uart_rx_inst|always4~1 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|work_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|work_en .lut_mask = "f0fa";
defparam \rs232|uart_rx_inst|work_en .operation_mode = "normal";
defparam \rs232|uart_rx_inst|work_en .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|work_en .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|work_en .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|work_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N4
maxii_lcell \rs232|uart_rx_inst|baud_cnt[0] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [0] = DFFEAS(\rs232|uart_rx_inst|work_en~regout  $ ((\rs232|uart_rx_inst|baud_cnt [0])), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[0]~17  = CARRY((\rs232|uart_rx_inst|work_en~regout  & (\rs232|uart_rx_inst|baud_cnt [0])))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|work_en~regout ),
	.datab(\rs232|uart_rx_inst|baud_cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [0]),
	.cout(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[0] .lut_mask = "6688";
defparam \rs232|uart_rx_inst|baud_cnt[0] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|baud_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N5
maxii_lcell \rs232|uart_rx_inst|baud_cnt[1] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [1] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [1] $ ((((\rs232|uart_rx_inst|baud_cnt[0]~17 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[1]~13  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[0]~17 )) # (!\rs232|uart_rx_inst|baud_cnt [1]))
// \rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[0]~17 )) # (!\rs232|uart_rx_inst|baud_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [1]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[1]~13 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[1] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[1] .lut_mask = "5a5f";
defparam \rs232|uart_rx_inst|baud_cnt[1] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[1] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N6
maxii_lcell \rs232|uart_rx_inst|baud_cnt[2] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [2] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [2] $ ((((!(!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[1]~13 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[2]~19  = CARRY((\rs232|uart_rx_inst|baud_cnt [2] & ((!\rs232|uart_rx_inst|baud_cnt[1]~13 ))))
// \rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28  = CARRY((\rs232|uart_rx_inst|baud_cnt [2] & ((!\rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[1]~13 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[1]~13COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [2]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[2]~19 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[2] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[2] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[2] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[2] .lut_mask = "a50a";
defparam \rs232|uart_rx_inst|baud_cnt[2] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[2] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[2] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N7
maxii_lcell \rs232|uart_rx_inst|baud_cnt[3] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [3] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [3] $ (((!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[2]~19 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[3]~1  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[2]~19 ) # (!\rs232|uart_rx_inst|baud_cnt [3])))
// \rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ) # (!\rs232|uart_rx_inst|baud_cnt [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[2]~19 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[2]~19COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [3]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[3]~1 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[3] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[3] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[3] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[3] .lut_mask = "3c3f";
defparam \rs232|uart_rx_inst|baud_cnt[3] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[3] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N8
maxii_lcell \rs232|uart_rx_inst|baud_cnt[4] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [4] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [4] $ ((((!(!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[3]~1 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[4]~3  = CARRY((\rs232|uart_rx_inst|baud_cnt [4] & ((!\rs232|uart_rx_inst|baud_cnt[3]~1 ))))
// \rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30  = CARRY((\rs232|uart_rx_inst|baud_cnt [4] & ((!\rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[3]~1 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[3]~1COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [4]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[4]~3 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[4] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[4] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[4] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[4] .lut_mask = "a50a";
defparam \rs232|uart_rx_inst|baud_cnt[4] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[4] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[4] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[4] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N9
maxii_lcell \rs232|uart_rx_inst|baud_cnt[5] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [5] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [5] $ (((!\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[4]~3 ) # (\rs232|uart_rx_inst|baud_cnt[0]~17  & \rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[5]~15  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ) # (!\rs232|uart_rx_inst|baud_cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[0]~17 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[4]~3 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[4]~3COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [5]),
	.cout(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[5] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[5] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[5] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[5] .lut_mask = "3c3f";
defparam \rs232|uart_rx_inst|baud_cnt[5] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[5] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[5] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[5] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X1_Y8_N1
maxii_lcell \rs232|uart_rx_inst|Equal1~2 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~2_combout  = (\rs232|uart_rx_inst|baud_cnt [2] & (!\rs232|uart_rx_inst|baud_cnt [5] & (!\rs232|uart_rx_inst|baud_cnt [1] & \rs232|uart_rx_inst|baud_cnt [0])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [2]),
	.datab(\rs232|uart_rx_inst|baud_cnt [5]),
	.datac(\rs232|uart_rx_inst|baud_cnt [1]),
	.datad(\rs232|uart_rx_inst|baud_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~2 .lut_mask = "0200";
defparam \rs232|uart_rx_inst|Equal1~2 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~2 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~2 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~2 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N0
maxii_lcell \rs232|uart_rx_inst|baud_cnt[6] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [6] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [6] $ ((!\rs232|uart_rx_inst|baud_cnt[5]~15 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[6]~25  = CARRY(((\rs232|uart_rx_inst|baud_cnt [6] & !\rs232|uart_rx_inst|baud_cnt[5]~15 )))
// \rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31  = CARRY(((\rs232|uart_rx_inst|baud_cnt [6] & !\rs232|uart_rx_inst|baud_cnt[5]~15 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [6]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[6]~25 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[6] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[6] .lut_mask = "c30c";
defparam \rs232|uart_rx_inst|baud_cnt[6] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[6] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[6] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[6] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N1
maxii_lcell \rs232|uart_rx_inst|baud_cnt[7] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [7] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [7] $ (((!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[6]~25 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[7]~5  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[6]~25 ) # (!\rs232|uart_rx_inst|baud_cnt [7])))
// \rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ) # (!\rs232|uart_rx_inst|baud_cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[6]~25 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[6]~25COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [7]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[7]~5 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[7] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[7] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[7] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[7] .lut_mask = "3c3f";
defparam \rs232|uart_rx_inst|baud_cnt[7] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[7] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[7] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[7] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N2
maxii_lcell \rs232|uart_rx_inst|baud_cnt[8] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [8] = DFFEAS((\rs232|uart_rx_inst|baud_cnt [8] $ ((!(!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[7]~5 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[8]~7  = CARRY(((\rs232|uart_rx_inst|baud_cnt [8] & !\rs232|uart_rx_inst|baud_cnt[7]~5 )))
// \rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33  = CARRY(((\rs232|uart_rx_inst|baud_cnt [8] & !\rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|baud_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[7]~5 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[7]~5COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [8]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[8]~7 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[8] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[8] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[8] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[8] .lut_mask = "c30c";
defparam \rs232|uart_rx_inst|baud_cnt[8] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[8] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[8] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[8] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N3
maxii_lcell \rs232|uart_rx_inst|baud_cnt[9] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [9] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [9] $ (((((!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[8]~7 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[9]~9  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[8]~7 )) # (!\rs232|uart_rx_inst|baud_cnt [9]))
// \rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 )) # (!\rs232|uart_rx_inst|baud_cnt [9]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[8]~7 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[8]~7COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [9]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[9]~9 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[9] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[9] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[9] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[9] .lut_mask = "5a5f";
defparam \rs232|uart_rx_inst|baud_cnt[9] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[9] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[9] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[9] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N4
maxii_lcell \rs232|uart_rx_inst|baud_cnt[10] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [10] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [10] $ ((((!(!\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[9]~9 ) # (\rs232|uart_rx_inst|baud_cnt[5]~15  & \rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[10]~11  = CARRY((\rs232|uart_rx_inst|baud_cnt [10] & ((!\rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[5]~15 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[9]~9 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[9]~9COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [10]),
	.cout(\rs232|uart_rx_inst|baud_cnt[10]~11 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[10] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[10] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[10] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[10] .lut_mask = "a50a";
defparam \rs232|uart_rx_inst|baud_cnt[10] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[10] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[10] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[10] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N5
maxii_lcell \rs232|uart_rx_inst|baud_cnt[11] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [11] = DFFEAS(\rs232|uart_rx_inst|baud_cnt [11] $ ((((\rs232|uart_rx_inst|baud_cnt[10]~11 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )
// \rs232|uart_rx_inst|baud_cnt[11]~21  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[10]~11 )) # (!\rs232|uart_rx_inst|baud_cnt [11]))
// \rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35  = CARRY(((!\rs232|uart_rx_inst|baud_cnt[10]~11 )) # (!\rs232|uart_rx_inst|baud_cnt [11]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[10]~11 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [11]),
	.cout(),
	.cout0(\rs232|uart_rx_inst|baud_cnt[11]~21 ),
	.cout1(\rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ));
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[11] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[11] .lut_mask = "5a5f";
defparam \rs232|uart_rx_inst|baud_cnt[11] .operation_mode = "arithmetic";
defparam \rs232|uart_rx_inst|baud_cnt[11] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[11] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[11] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y8_N6
maxii_lcell \rs232|uart_rx_inst|baud_cnt[12] (
// Equation(s):
// \rs232|uart_rx_inst|baud_cnt [12] = DFFEAS((((!\rs232|uart_rx_inst|baud_cnt[10]~11  & \rs232|uart_rx_inst|baud_cnt[11]~21 ) # (\rs232|uart_rx_inst|baud_cnt[10]~11  & \rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ) $ (!\rs232|uart_rx_inst|baud_cnt [12]))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_rx_inst|always5~0_combout , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|baud_cnt [12]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_rx_inst|always5~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_rx_inst|baud_cnt[10]~11 ),
	.cin0(\rs232|uart_rx_inst|baud_cnt[11]~21 ),
	.cin1(\rs232|uart_rx_inst|baud_cnt[11]~21COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|baud_cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|baud_cnt[12] .cin0_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[12] .cin1_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[12] .cin_used = "true";
defparam \rs232|uart_rx_inst|baud_cnt[12] .lut_mask = "f00f";
defparam \rs232|uart_rx_inst|baud_cnt[12] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|baud_cnt[12] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|baud_cnt[12] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|baud_cnt[12] .sum_lutc_input = "cin";
defparam \rs232|uart_rx_inst|baud_cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \rs232|uart_rx_inst|Equal1~3 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~3_combout  = (!\rs232|uart_rx_inst|baud_cnt [11] & (((\rs232|uart_rx_inst|baud_cnt [12] & \rs232|uart_rx_inst|baud_cnt [6]))))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [11]),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|baud_cnt [12]),
	.datad(\rs232|uart_rx_inst|baud_cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~3 .lut_mask = "5000";
defparam \rs232|uart_rx_inst|Equal1~3 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~3 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~3 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~3 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N9
maxii_lcell \rs232|uart_rx_inst|Equal1~0 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~0_combout  = (!\rs232|uart_rx_inst|baud_cnt [8] & (!\rs232|uart_rx_inst|baud_cnt [7] & (!\rs232|uart_rx_inst|baud_cnt [4] & !\rs232|uart_rx_inst|baud_cnt [3])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [8]),
	.datab(\rs232|uart_rx_inst|baud_cnt [7]),
	.datac(\rs232|uart_rx_inst|baud_cnt [4]),
	.datad(\rs232|uart_rx_inst|baud_cnt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~0 .lut_mask = "0001";
defparam \rs232|uart_rx_inst|Equal1~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N7
maxii_lcell \rs232|uart_rx_inst|Equal1~1 (
// Equation(s):
// \rs232|uart_rx_inst|Equal1~1_combout  = (!\rs232|uart_rx_inst|baud_cnt [9] & (((!\rs232|uart_rx_inst|baud_cnt [10] & \rs232|uart_rx_inst|Equal1~0_combout ))))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [9]),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|baud_cnt [10]),
	.datad(\rs232|uart_rx_inst|Equal1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal1~1 .lut_mask = "0500";
defparam \rs232|uart_rx_inst|Equal1~1 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal1~1 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal1~1 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal1~1 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y8_N8
maxii_lcell \rs232|uart_rx_inst|always5~0 (
// Equation(s):
// \rs232|uart_rx_inst|always5~0_combout  = ((\rs232|uart_rx_inst|Equal1~2_combout  & (\rs232|uart_rx_inst|Equal1~3_combout  & \rs232|uart_rx_inst|Equal1~1_combout ))) # (!\rs232|uart_rx_inst|work_en~regout )

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|Equal1~2_combout ),
	.datab(\rs232|uart_rx_inst|work_en~regout ),
	.datac(\rs232|uart_rx_inst|Equal1~3_combout ),
	.datad(\rs232|uart_rx_inst|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always5~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|always5~0 .lut_mask = "b333";
defparam \rs232|uart_rx_inst|always5~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|always5~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|always5~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|always5~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|always5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N4
maxii_lcell \rs232|uart_rx_inst|Equal2~1 (
// Equation(s):
// \rs232|uart_rx_inst|Equal2~1_combout  = (((!\rs232|uart_rx_inst|baud_cnt [12] & \rs232|uart_rx_inst|baud_cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|baud_cnt [12]),
	.datad(\rs232|uart_rx_inst|baud_cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal2~1 .lut_mask = "0f00";
defparam \rs232|uart_rx_inst|Equal2~1 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal2~1 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal2~1 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal2~1 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y8_N2
maxii_lcell \rs232|uart_rx_inst|Equal2~0 (
// Equation(s):
// \rs232|uart_rx_inst|Equal2~0_combout  = (!\rs232|uart_rx_inst|baud_cnt [2] & (!\rs232|uart_rx_inst|baud_cnt [0] & (\rs232|uart_rx_inst|baud_cnt [1] & \rs232|uart_rx_inst|baud_cnt [5])))

	.clk(gnd),
	.dataa(\rs232|uart_rx_inst|baud_cnt [2]),
	.datab(\rs232|uart_rx_inst|baud_cnt [0]),
	.datac(\rs232|uart_rx_inst|baud_cnt [1]),
	.datad(\rs232|uart_rx_inst|baud_cnt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|Equal2~0 .lut_mask = "1000";
defparam \rs232|uart_rx_inst|Equal2~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|Equal2~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|Equal2~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|Equal2~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|Equal2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \rs232|uart_rx_inst|bit_flag (
// Equation(s):
// \rs232|uart_rx_inst|bit_flag~regout  = DFFEAS((!\rs232|uart_rx_inst|baud_cnt [6] & (\rs232|uart_rx_inst|Equal1~1_combout  & (\rs232|uart_rx_inst|Equal2~1_combout  & \rs232|uart_rx_inst|Equal2~0_combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|baud_cnt [6]),
	.datab(\rs232|uart_rx_inst|Equal1~1_combout ),
	.datac(\rs232|uart_rx_inst|Equal2~1_combout ),
	.datad(\rs232|uart_rx_inst|Equal2~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_flag .lut_mask = "4000";
defparam \rs232|uart_rx_inst|bit_flag .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_flag .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_flag .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_flag .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N7
maxii_lcell \rs232|uart_rx_inst|bit_cnt[0] (
// Equation(s):
// \rs232|uart_rx_inst|bit_cnt [0] = DFFEAS((\rs232|uart_rx_inst|Add1~15_combout  & (((!\rs232|uart_rx_inst|bit_cnt [3]) # (!\rs232|uart_rx_inst|always4~0 )) # (!\rs232|uart_rx_inst|bit_flag~regout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|bit_flag~regout ),
	.datab(\rs232|uart_rx_inst|always4~0 ),
	.datac(\rs232|uart_rx_inst|bit_cnt [3]),
	.datad(\rs232|uart_rx_inst|Add1~15_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|bit_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|bit_cnt[0] .lut_mask = "7f00";
defparam \rs232|uart_rx_inst|bit_cnt[0] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|bit_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|bit_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|bit_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|bit_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N2
maxii_lcell \rs232|uart_rx_inst|po_flag (
// Equation(s):
// \rs232|uart_rx_inst|po_flag~regout  = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , \rs232|uart_rx_inst|rx_flag~regout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_flag~regout ),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_flag .lut_mask = "0000";
defparam \rs232|uart_rx_inst|po_flag .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_flag .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_flag .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_flag .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_flag .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \rs232|uart_tx_inst|baud_cnt[0] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [0] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [0] $ ((\rs232|uart_tx_inst|work_en~regout )), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[0]~1  = CARRY((\rs232|uart_tx_inst|baud_cnt [0] & (\rs232|uart_tx_inst|work_en~regout )))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [0]),
	.datab(\rs232|uart_tx_inst|work_en~regout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [0]),
	.cout(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[0] .lut_mask = "6688";
defparam \rs232|uart_tx_inst|baud_cnt[0] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|baud_cnt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \rs232|uart_tx_inst|baud_cnt[1] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [1] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [1] $ ((((\rs232|uart_tx_inst|baud_cnt[0]~1 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[1]~3  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[0]~1 )) # (!\rs232|uart_tx_inst|baud_cnt [1]))
// \rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[0]~1 )) # (!\rs232|uart_tx_inst|baud_cnt [1]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [1]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[1]~3 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[1] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[1] .lut_mask = "5a5f";
defparam \rs232|uart_tx_inst|baud_cnt[1] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[1] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \rs232|uart_tx_inst|baud_cnt[2] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [2] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [2] $ ((((!(!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[1]~3 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[2]~21  = CARRY((\rs232|uart_tx_inst|baud_cnt [2] & ((!\rs232|uart_tx_inst|baud_cnt[1]~3 ))))
// \rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28  = CARRY((\rs232|uart_tx_inst|baud_cnt [2] & ((!\rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[1]~3 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[1]~3COUT1_27 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [2]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[2]~21 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[2] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[2] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[2] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[2] .lut_mask = "a50a";
defparam \rs232|uart_tx_inst|baud_cnt[2] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[2] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[2] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \rs232|uart_tx_inst|baud_cnt[3] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [3] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [3] $ (((!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[2]~21 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[3]~5  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[2]~21 ) # (!\rs232|uart_tx_inst|baud_cnt [3])))
// \rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ) # (!\rs232|uart_tx_inst|baud_cnt [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[2]~21 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[2]~21COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [3]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[3]~5 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[3] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[3] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[3] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[3] .lut_mask = "3c3f";
defparam \rs232|uart_tx_inst|baud_cnt[3] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[3] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \rs232|uart_tx_inst|baud_cnt[4] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [4] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [4] $ ((((!(!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[3]~5 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[4]~7  = CARRY((\rs232|uart_tx_inst|baud_cnt [4] & ((!\rs232|uart_tx_inst|baud_cnt[3]~5 ))))
// \rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30  = CARRY((\rs232|uart_tx_inst|baud_cnt [4] & ((!\rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[3]~5 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[3]~5COUT1_29 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [4]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[4]~7 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[4] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[4] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[4] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[4] .lut_mask = "a50a";
defparam \rs232|uart_tx_inst|baud_cnt[4] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[4] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[4] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[4] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \rs232|uart_tx_inst|baud_cnt[5] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [5] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [5] $ (((!\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[4]~7 ) # (\rs232|uart_tx_inst|baud_cnt[0]~1  & \rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[5]~9  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ) # (!\rs232|uart_tx_inst|baud_cnt [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[0]~1 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[4]~7 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[4]~7COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [5]),
	.cout(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[5] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[5] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[5] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[5] .lut_mask = "3c3f";
defparam \rs232|uart_tx_inst|baud_cnt[5] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[5] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[5] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[5] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N0
maxii_lcell \rs232|uart_tx_inst|baud_cnt[6] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [6] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [6] $ ((!\rs232|uart_tx_inst|baud_cnt[5]~9 ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[6]~23  = CARRY(((\rs232|uart_tx_inst|baud_cnt [6] & !\rs232|uart_tx_inst|baud_cnt[5]~9 )))
// \rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31  = CARRY(((\rs232|uart_tx_inst|baud_cnt [6] & !\rs232|uart_tx_inst|baud_cnt[5]~9 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [6]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[6]~23 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[6] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[6] .lut_mask = "c30c";
defparam \rs232|uart_tx_inst|baud_cnt[6] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[6] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[6] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[6] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N9
maxii_lcell \rs232|uart_tx_inst|Equal1~3 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~3_combout  = ((\rs232|uart_tx_inst|baud_cnt [6] & (\rs232|uart_tx_inst|baud_cnt [12])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [6]),
	.datac(\rs232|uart_tx_inst|baud_cnt [12]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~3 .lut_mask = "c0c0";
defparam \rs232|uart_tx_inst|Equal1~3 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~3 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~3 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~3 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N1
maxii_lcell \rs232|uart_tx_inst|baud_cnt[7] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [7] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [7] $ (((!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[6]~23 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[7]~11  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[6]~23 ) # (!\rs232|uart_tx_inst|baud_cnt [7])))
// \rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ) # (!\rs232|uart_tx_inst|baud_cnt [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[6]~23 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[6]~23COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [7]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[7]~11 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[7] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[7] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[7] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[7] .lut_mask = "3c3f";
defparam \rs232|uart_tx_inst|baud_cnt[7] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[7] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[7] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[7] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N2
maxii_lcell \rs232|uart_tx_inst|baud_cnt[8] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [8] = DFFEAS((\rs232|uart_tx_inst|baud_cnt [8] $ ((!(!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[7]~11 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 )))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[8]~13  = CARRY(((\rs232|uart_tx_inst|baud_cnt [8] & !\rs232|uart_tx_inst|baud_cnt[7]~11 )))
// \rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33  = CARRY(((\rs232|uart_tx_inst|baud_cnt [8] & !\rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|baud_cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[7]~11 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[7]~11COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [8]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[8]~13 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[8] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[8] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[8] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[8] .lut_mask = "c30c";
defparam \rs232|uart_tx_inst|baud_cnt[8] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[8] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[8] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[8] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N3
maxii_lcell \rs232|uart_tx_inst|baud_cnt[9] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [9] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [9] $ (((((!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[8]~13 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[9]~15  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[8]~13 )) # (!\rs232|uart_tx_inst|baud_cnt [9]))
// \rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 )) # (!\rs232|uart_tx_inst|baud_cnt [9]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[8]~13 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[8]~13COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [9]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[9]~15 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[9] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[9] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[9] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[9] .lut_mask = "5a5f";
defparam \rs232|uart_tx_inst|baud_cnt[9] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[9] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[9] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[9] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N4
maxii_lcell \rs232|uart_tx_inst|baud_cnt[10] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [10] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [10] $ ((((!(!\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[9]~15 ) # (\rs232|uart_tx_inst|baud_cnt[5]~9  & \rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[10]~17  = CARRY((\rs232|uart_tx_inst|baud_cnt [10] & ((!\rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[5]~9 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[9]~15 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[9]~15COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [10]),
	.cout(\rs232|uart_tx_inst|baud_cnt[10]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[10] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[10] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[10] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[10] .lut_mask = "a50a";
defparam \rs232|uart_tx_inst|baud_cnt[10] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[10] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[10] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[10] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N5
maxii_lcell \rs232|uart_tx_inst|baud_cnt[11] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [11] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [11] $ ((((\rs232|uart_tx_inst|baud_cnt[10]~17 )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )
// \rs232|uart_tx_inst|baud_cnt[11]~19  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[10]~17 )) # (!\rs232|uart_tx_inst|baud_cnt [11]))
// \rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35  = CARRY(((!\rs232|uart_tx_inst|baud_cnt[10]~17 )) # (!\rs232|uart_tx_inst|baud_cnt [11]))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[10]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [11]),
	.cout(),
	.cout0(\rs232|uart_tx_inst|baud_cnt[11]~19 ),
	.cout1(\rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ));
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[11] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[11] .lut_mask = "5a5f";
defparam \rs232|uart_tx_inst|baud_cnt[11] .operation_mode = "arithmetic";
defparam \rs232|uart_tx_inst|baud_cnt[11] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[11] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[11] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \rs232|uart_tx_inst|Equal1~0 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~0_combout  = (!\rs232|uart_tx_inst|baud_cnt [1] & (!\rs232|uart_tx_inst|baud_cnt [3] & (\rs232|uart_tx_inst|baud_cnt [0] & !\rs232|uart_tx_inst|baud_cnt [4])))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [1]),
	.datab(\rs232|uart_tx_inst|baud_cnt [3]),
	.datac(\rs232|uart_tx_inst|baud_cnt [0]),
	.datad(\rs232|uart_tx_inst|baud_cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~0 .lut_mask = "0010";
defparam \rs232|uart_tx_inst|Equal1~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \rs232|uart_tx_inst|Equal1~1 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~1_combout  = (!\rs232|uart_tx_inst|baud_cnt [9] & (!\rs232|uart_tx_inst|baud_cnt [5] & (!\rs232|uart_tx_inst|baud_cnt [8] & !\rs232|uart_tx_inst|baud_cnt [7])))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [9]),
	.datab(\rs232|uart_tx_inst|baud_cnt [5]),
	.datac(\rs232|uart_tx_inst|baud_cnt [8]),
	.datad(\rs232|uart_tx_inst|baud_cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~1 .lut_mask = "0001";
defparam \rs232|uart_tx_inst|Equal1~1 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~1 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~1 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~1 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \rs232|uart_tx_inst|Equal1~2 (
// Equation(s):
// \rs232|uart_tx_inst|Equal1~2_combout  = (!\rs232|uart_tx_inst|baud_cnt [10] & (!\rs232|uart_tx_inst|baud_cnt [11] & (\rs232|uart_tx_inst|Equal1~0_combout  & \rs232|uart_tx_inst|Equal1~1_combout )))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [10]),
	.datab(\rs232|uart_tx_inst|baud_cnt [11]),
	.datac(\rs232|uart_tx_inst|Equal1~0_combout ),
	.datad(\rs232|uart_tx_inst|Equal1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Equal1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Equal1~2 .lut_mask = "1000";
defparam \rs232|uart_tx_inst|Equal1~2 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Equal1~2 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Equal1~2 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Equal1~2 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Equal1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \rs232|uart_tx_inst|always1~0 (
// Equation(s):
// \rs232|uart_tx_inst|always1~0_combout  = ((\rs232|uart_tx_inst|baud_cnt [2] & (\rs232|uart_tx_inst|Equal1~3_combout  & \rs232|uart_tx_inst|Equal1~2_combout ))) # (!\rs232|uart_tx_inst|work_en~regout )

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|baud_cnt [2]),
	.datab(\rs232|uart_tx_inst|work_en~regout ),
	.datac(\rs232|uart_tx_inst|Equal1~3_combout ),
	.datad(\rs232|uart_tx_inst|Equal1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always1~0 .lut_mask = "b333";
defparam \rs232|uart_tx_inst|always1~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always1~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always1~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y4_N6
maxii_lcell \rs232|uart_tx_inst|baud_cnt[12] (
// Equation(s):
// \rs232|uart_tx_inst|baud_cnt [12] = DFFEAS(\rs232|uart_tx_inst|baud_cnt [12] $ ((((!(!\rs232|uart_tx_inst|baud_cnt[10]~17  & \rs232|uart_tx_inst|baud_cnt[11]~19 ) # (\rs232|uart_tx_inst|baud_cnt[10]~17  & \rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ))))), 
// GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , \rs232|uart_tx_inst|always1~0_combout , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(\rs232|uart_tx_inst|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.cin(\rs232|uart_tx_inst|baud_cnt[10]~17 ),
	.cin0(\rs232|uart_tx_inst|baud_cnt[11]~19 ),
	.cin1(\rs232|uart_tx_inst|baud_cnt[11]~19COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|baud_cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|baud_cnt[12] .cin0_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[12] .cin1_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[12] .cin_used = "true";
defparam \rs232|uart_tx_inst|baud_cnt[12] .lut_mask = "a5a5";
defparam \rs232|uart_tx_inst|baud_cnt[12] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|baud_cnt[12] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|baud_cnt[12] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|baud_cnt[12] .sum_lutc_input = "cin";
defparam \rs232|uart_tx_inst|baud_cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y4_N7
maxii_lcell \rs232|uart_tx_inst|bit_flag (
// Equation(s):
// \rs232|uart_tx_inst|bit_flag~regout  = DFFEAS((!\rs232|uart_tx_inst|baud_cnt [12] & (!\rs232|uart_tx_inst|baud_cnt [6] & (!\rs232|uart_tx_inst|baud_cnt [2] & \rs232|uart_tx_inst|Equal1~2_combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , 
// , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|baud_cnt [12]),
	.datab(\rs232|uart_tx_inst|baud_cnt [6]),
	.datac(\rs232|uart_tx_inst|baud_cnt [2]),
	.datad(\rs232|uart_tx_inst|Equal1~2_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_flag~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_flag .lut_mask = "0100";
defparam \rs232|uart_tx_inst|bit_flag .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_flag .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_flag .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_flag .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_flag .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \rs232|uart_tx_inst|always0~6 (
// Equation(s):
// \rs232|uart_tx_inst|always0~6_combout  = (\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_tx_inst|always0~5_combout  & (\rs232|uart_tx_inst|bit_cnt [3] & \rs232|uart_tx_inst|bit_flag~regout )))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(\rs232|uart_tx_inst|always0~5_combout ),
	.datac(\rs232|uart_tx_inst|bit_cnt [3]),
	.datad(\rs232|uart_tx_inst|bit_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always0~6 .lut_mask = "8000";
defparam \rs232|uart_tx_inst|always0~6 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always0~6 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always0~6 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always0~6 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y4_N4
maxii_lcell \rs232|uart_tx_inst|work_en (
// Equation(s):
// \rs232|uart_tx_inst|work_en~regout  = DFFEAS(((\rs232|uart_rx_inst|po_flag~regout ) # ((\rs232|uart_tx_inst|work_en~regout  & !\rs232|uart_tx_inst|always0~6_combout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|po_flag~regout ),
	.datac(\rs232|uart_tx_inst|work_en~regout ),
	.datad(\rs232|uart_tx_inst|always0~6_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|work_en~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|work_en .lut_mask = "ccfc";
defparam \rs232|uart_tx_inst|work_en .operation_mode = "normal";
defparam \rs232|uart_tx_inst|work_en .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|work_en .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|work_en .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|work_en .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \rs232|uart_tx_inst|always3~0 (
// Equation(s):
// \rs232|uart_tx_inst|always3~0_combout  = (((!\rs232|uart_tx_inst|bit_flag~regout ) # (!\rs232|uart_tx_inst|work_en~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_tx_inst|work_en~regout ),
	.datad(\rs232|uart_tx_inst|bit_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always3~0 .lut_mask = "0fff";
defparam \rs232|uart_tx_inst|always3~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always3~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always3~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always3~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \rs232|uart_tx_inst|bit_cnt[1] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [1] = DFFEAS((!\rs232|uart_tx_inst|always0~6_combout  & (\rs232|uart_tx_inst|bit_cnt [1] $ (((!\rs232|uart_tx_inst|always3~0_combout  & \rs232|uart_tx_inst|bit_cnt [0]))))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , 
// , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [1]),
	.datab(\rs232|uart_tx_inst|always3~0_combout ),
	.datac(\rs232|uart_tx_inst|bit_cnt [0]),
	.datad(\rs232|uart_tx_inst|always0~6_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[1] .lut_mask = "009a";
defparam \rs232|uart_tx_inst|bit_cnt[1] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[1] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[1] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[1] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \rs232|uart_tx_inst|Add1~0 (
// Equation(s):
// \rs232|uart_tx_inst|Add1~0_combout  = (\rs232|uart_tx_inst|bit_cnt [0] & (((\rs232|uart_tx_inst|bit_cnt [1]))))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_tx_inst|bit_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Add1~0 .lut_mask = "aa00";
defparam \rs232|uart_tx_inst|Add1~0 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Add1~0 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Add1~0 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Add1~0 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \rs232|uart_tx_inst|bit_cnt[2] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [2] = DFFEAS((!\rs232|uart_tx_inst|always0~6_combout  & (\rs232|uart_tx_inst|bit_cnt [2] $ (((!\rs232|uart_tx_inst|always3~0_combout  & \rs232|uart_tx_inst|Add1~0_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|always3~0_combout ),
	.datab(\rs232|uart_tx_inst|bit_cnt [2]),
	.datac(\rs232|uart_tx_inst|Add1~0_combout ),
	.datad(\rs232|uart_tx_inst|always0~6_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[2] .lut_mask = "009c";
defparam \rs232|uart_tx_inst|bit_cnt[2] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[2] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[2] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[2] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \rs232|uart_tx_inst|always0~5 (
// Equation(s):
// \rs232|uart_tx_inst|always0~5_combout  = ((!\rs232|uart_tx_inst|bit_cnt [2] & ((!\rs232|uart_tx_inst|bit_cnt [1]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|bit_cnt [2]),
	.datac(vcc),
	.datad(\rs232|uart_tx_inst|bit_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always0~5 .lut_mask = "0033";
defparam \rs232|uart_tx_inst|always0~5 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always0~5 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always0~5 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always0~5 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \rs232|uart_tx_inst|bit_cnt[0] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [0] = DFFEAS((\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_tx_inst|always3~0_combout  & ((!\rs232|uart_tx_inst|always0~4_combout ) # (!\rs232|uart_tx_inst|always0~5_combout )))) # (!\rs232|uart_tx_inst|bit_cnt [0] & 
// (((!\rs232|uart_tx_inst|always3~0_combout )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(\rs232|uart_tx_inst|always0~5_combout ),
	.datac(\rs232|uart_tx_inst|always0~4_combout ),
	.datad(\rs232|uart_tx_inst|always3~0_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[0] .lut_mask = "2a55";
defparam \rs232|uart_tx_inst|bit_cnt[0] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[0] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[0] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[0] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \rs232|uart_tx_inst|Add1~1 (
// Equation(s):
// \rs232|uart_tx_inst|Add1~1_combout  = (\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_tx_inst|bit_cnt [2] & ((\rs232|uart_tx_inst|bit_cnt [1]))))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_cnt [0]),
	.datab(\rs232|uart_tx_inst|bit_cnt [2]),
	.datac(vcc),
	.datad(\rs232|uart_tx_inst|bit_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Add1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|Add1~1 .lut_mask = "8800";
defparam \rs232|uart_tx_inst|Add1~1 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|Add1~1 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|Add1~1 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|Add1~1 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|Add1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \rs232|uart_tx_inst|bit_cnt[3] (
// Equation(s):
// \rs232|uart_tx_inst|bit_cnt [3] = DFFEAS((!\rs232|uart_tx_inst|always0~6_combout  & (\rs232|uart_tx_inst|bit_cnt [3] $ (((\rs232|uart_tx_inst|Add1~1_combout  & !\rs232|uart_tx_inst|always3~0_combout ))))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout 
// ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|Add1~1_combout ),
	.datab(\rs232|uart_tx_inst|bit_cnt [3]),
	.datac(\rs232|uart_tx_inst|always3~0_combout ),
	.datad(\rs232|uart_tx_inst|always0~6_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|bit_cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|bit_cnt[3] .lut_mask = "00c6";
defparam \rs232|uart_tx_inst|bit_cnt[3] .operation_mode = "normal";
defparam \rs232|uart_tx_inst|bit_cnt[3] .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|bit_cnt[3] .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|bit_cnt[3] .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|bit_cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \rs232|uart_tx_inst|always0~4 (
// Equation(s):
// \rs232|uart_tx_inst|always0~4_combout  = (((\rs232|uart_tx_inst|bit_cnt [3] & \rs232|uart_tx_inst|bit_flag~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_tx_inst|bit_cnt [3]),
	.datad(\rs232|uart_tx_inst|bit_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|always0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|always0~4 .lut_mask = "f000";
defparam \rs232|uart_tx_inst|always0~4 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|always0~4 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|always0~4 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|always0~4 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|always0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y7_N9
maxii_lcell \rs232|uart_rx_inst|always8~0 (
// Equation(s):
// \rs232|uart_rx_inst|always8~0_combout  = ((\rs232|uart_rx_inst|bit_flag~regout  & (\rs232|uart_rx_inst|always4~0  $ (!\rs232|uart_rx_inst|bit_cnt [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\rs232|uart_rx_inst|always4~0 ),
	.datac(\rs232|uart_rx_inst|bit_cnt [3]),
	.datad(\rs232|uart_rx_inst|bit_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_rx_inst|always8~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|always8~0 .lut_mask = "c300";
defparam \rs232|uart_rx_inst|always8~0 .operation_mode = "normal";
defparam \rs232|uart_rx_inst|always8~0 .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|always8~0 .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|always8~0 .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|always8~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N8
maxii_lcell \rs232|uart_rx_inst|rx_data[7] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [7] = DFFEAS((((!\rs232|uart_rx_inst|rx_reg3~regout ))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_reg3~regout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[7] .lut_mask = "00ff";
defparam \rs232|uart_rx_inst|rx_data[7] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[7] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[7] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[7] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \rs232|uart_rx_inst|po_data[7] (
// Equation(s):
// \rs232|uart_tx_inst|tx~3  = (\rs232|uart_tx_inst|always0~4_combout  & ((\rs232|uart_tx_inst|bit_cnt [0]) # ((E1_po_data[7]) # (!\rs232|uart_tx_inst|always0~5_combout ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|always0~4_combout ),
	.datab(\rs232|uart_tx_inst|bit_cnt [0]),
	.datac(\rs232|uart_rx_inst|rx_data [7]),
	.datad(\rs232|uart_tx_inst|always0~5_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~3 ),
	.regout(\rs232|uart_rx_inst|po_data [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[7] .lut_mask = "a8aa";
defparam \rs232|uart_rx_inst|po_data[7] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[7] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[7] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[7] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N6
maxii_lcell \rs232|uart_rx_inst|rx_data[6] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [6] = DFFEAS((((\rs232|uart_rx_inst|rx_data [7]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_data [7]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[6] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|rx_data[6] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[6] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[6] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[6] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N4
maxii_lcell \rs232|uart_rx_inst|rx_data[5] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [5] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [6]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[5] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[5] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[5] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[5] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[5] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N9
maxii_lcell \rs232|uart_rx_inst|rx_data[4] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [4] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [5]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[4] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[4] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[4] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[4] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[4] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N5
maxii_lcell \rs232|uart_rx_inst|rx_data[3] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [3] = DFFEAS((((\rs232|uart_rx_inst|rx_data [4]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_data [4]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[3] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|rx_data[3] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[3] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y7_N0
maxii_lcell \rs232|uart_rx_inst|rx_data[2] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [2] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [3]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[2] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[2] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[2] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[2] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N3
maxii_lcell \rs232|uart_rx_inst|rx_data[1] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [1] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , \rs232|uart_rx_inst|rx_data [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [2]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[1] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|rx_data[1] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[1] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[1] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y7_N2
maxii_lcell \rs232|uart_rx_inst|rx_data[0] (
// Equation(s):
// \rs232|uart_rx_inst|rx_data [0] = DFFEAS((((\rs232|uart_rx_inst|rx_data [1]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|always8~0_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_data [1]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|always8~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|rx_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|rx_data[0] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|rx_data[0] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|rx_data[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|rx_data[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|rx_data[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|rx_data[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \rs232|uart_rx_inst|po_data[0] (
// Equation(s):
// \rs232|uart_rx_inst|po_data [0] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|rx_flag~regout , \rs232|uart_rx_inst|rx_data [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [0]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_data [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[0] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|po_data[0] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[0] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_data[0] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[0] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_data[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \rs232|uart_rx_inst|po_data[2] (
// Equation(s):
// \rs232|uart_tx_inst|tx~0  = ((\rs232|uart_tx_inst|bit_cnt [1] & (E1_po_data[2])) # (!\rs232|uart_tx_inst|bit_cnt [1] & ((\rs232|uart_rx_inst|po_data [0]))))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\rs232|uart_tx_inst|bit_cnt [1]),
	.datac(\rs232|uart_rx_inst|rx_data [2]),
	.datad(\rs232|uart_rx_inst|po_data [0]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~0 ),
	.regout(\rs232|uart_rx_inst|po_data [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[2] .lut_mask = "f3c0";
defparam \rs232|uart_rx_inst|po_data[2] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[2] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[2] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[2] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \rs232|uart_rx_inst|po_data[1] (
// Equation(s):
// \rs232|uart_tx_inst|tx~1  = (\rs232|uart_tx_inst|bit_cnt [0] & (((\rs232|uart_tx_inst|tx~0 )))) # (!\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_tx_inst|bit_cnt [1] & (E1_po_data[1])))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [1]),
	.datab(\rs232|uart_tx_inst|bit_cnt [0]),
	.datac(\rs232|uart_rx_inst|rx_data [1]),
	.datad(\rs232|uart_tx_inst|tx~0 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~1 ),
	.regout(\rs232|uart_rx_inst|po_data [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[1] .lut_mask = "ec20";
defparam \rs232|uart_rx_inst|po_data[1] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[1] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[1] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[1] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \rs232|uart_rx_inst|po_data[6] (
// Equation(s):
// \rs232|uart_rx_inst|po_data [6] = DFFEAS(GND, GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|rx_flag~regout , \rs232|uart_rx_inst|rx_data [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\rs232|uart_rx_inst|rx_data [6]),
	.datad(vcc),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_data [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[6] .lut_mask = "0000";
defparam \rs232|uart_rx_inst|po_data[6] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[6] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_data[6] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[6] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_data[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \rs232|uart_rx_inst|po_data[3] (
// Equation(s):
// \rs232|uart_rx_inst|po_data [3] = DFFEAS((((\rs232|uart_rx_inst|rx_data [3]))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , \rs232|uart_rx_inst|rx_flag~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\rs232|uart_rx_inst|rx_data [3]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_rx_inst|po_data [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[3] .lut_mask = "ff00";
defparam \rs232|uart_rx_inst|po_data[3] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[3] .output_mode = "reg_only";
defparam \rs232|uart_rx_inst|po_data[3] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[3] .sum_lutc_input = "datac";
defparam \rs232|uart_rx_inst|po_data[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \rs232|uart_rx_inst|po_data[4] (
// Equation(s):
// \rs232|uart_tx_inst|Mux0~0  = (\rs232|uart_tx_inst|bit_cnt [0] & (((E1_po_data[4]) # (\rs232|uart_tx_inst|bit_cnt [1])))) # (!\rs232|uart_tx_inst|bit_cnt [0] & (\rs232|uart_rx_inst|po_data [3] & ((!\rs232|uart_tx_inst|bit_cnt [1]))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_rx_inst|po_data [3]),
	.datab(\rs232|uart_tx_inst|bit_cnt [0]),
	.datac(\rs232|uart_rx_inst|rx_data [4]),
	.datad(\rs232|uart_tx_inst|bit_cnt [1]),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Mux0~0 ),
	.regout(\rs232|uart_rx_inst|po_data [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[4] .lut_mask = "cce2";
defparam \rs232|uart_rx_inst|po_data[4] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[4] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[4] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[4] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \rs232|uart_rx_inst|po_data[5] (
// Equation(s):
// \rs232|uart_tx_inst|Mux0~1  = (\rs232|uart_tx_inst|bit_cnt [1] & ((\rs232|uart_tx_inst|Mux0~0  & (\rs232|uart_rx_inst|po_data [6])) # (!\rs232|uart_tx_inst|Mux0~0  & ((E1_po_data[5]))))) # (!\rs232|uart_tx_inst|bit_cnt [1] & (((\rs232|uart_tx_inst|Mux0~0 
// ))))

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|bit_cnt [1]),
	.datab(\rs232|uart_rx_inst|po_data [6]),
	.datac(\rs232|uart_rx_inst|rx_data [5]),
	.datad(\rs232|uart_tx_inst|Mux0~0 ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rs232|uart_rx_inst|rx_flag~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|Mux0~1 ),
	.regout(\rs232|uart_rx_inst|po_data [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_rx_inst|po_data[5] .lut_mask = "dda0";
defparam \rs232|uart_rx_inst|po_data[5] .operation_mode = "normal";
defparam \rs232|uart_rx_inst|po_data[5] .output_mode = "comb_only";
defparam \rs232|uart_rx_inst|po_data[5] .register_cascade_mode = "off";
defparam \rs232|uart_rx_inst|po_data[5] .sum_lutc_input = "qfbk";
defparam \rs232|uart_rx_inst|po_data[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \rs232|uart_tx_inst|tx~2 (
// Equation(s):
// \rs232|uart_tx_inst|tx~2_combout  = (\rs232|uart_tx_inst|bit_flag~regout  & ((\rs232|uart_tx_inst|bit_cnt [2] & ((\rs232|uart_tx_inst|Mux0~1 ))) # (!\rs232|uart_tx_inst|bit_cnt [2] & (\rs232|uart_tx_inst|tx~1 ))))

	.clk(gnd),
	.dataa(\rs232|uart_tx_inst|bit_cnt [2]),
	.datab(\rs232|uart_tx_inst|tx~1 ),
	.datac(\rs232|uart_tx_inst|bit_flag~regout ),
	.datad(\rs232|uart_tx_inst|Mux0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\rs232|uart_tx_inst|tx~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|tx~2 .lut_mask = "e040";
defparam \rs232|uart_tx_inst|tx~2 .operation_mode = "normal";
defparam \rs232|uart_tx_inst|tx~2 .output_mode = "comb_only";
defparam \rs232|uart_tx_inst|tx~2 .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|tx~2 .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|tx~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \rs232|uart_tx_inst|tx (
// Equation(s):
// \rs232|uart_tx_inst|tx~regout  = DFFEAS((!\rs232|uart_tx_inst|tx~3  & (!\rs232|uart_tx_inst|tx~2_combout  & ((\rs232|uart_tx_inst|tx~regout ) # (\rs232|uart_tx_inst|bit_flag~regout )))), GLOBAL(\clk~combout ), GLOBAL(\sys_rst_n~combout ), , , , , , )

	.clk(\clk~combout ),
	.dataa(\rs232|uart_tx_inst|tx~3 ),
	.datab(\rs232|uart_tx_inst|tx~regout ),
	.datac(\rs232|uart_tx_inst|bit_flag~regout ),
	.datad(\rs232|uart_tx_inst|tx~2_combout ),
	.aclr(!\sys_rst_n~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\rs232|uart_tx_inst|tx~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \rs232|uart_tx_inst|tx .lut_mask = "0054";
defparam \rs232|uart_tx_inst|tx .operation_mode = "normal";
defparam \rs232|uart_tx_inst|tx .output_mode = "reg_only";
defparam \rs232|uart_tx_inst|tx .register_cascade_mode = "off";
defparam \rs232|uart_tx_inst|tx .sum_lutc_input = "datac";
defparam \rs232|uart_tx_inst|tx .synch_mode = "off";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \TEM~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\TEM~combout ),
	.padio(TEM));
// synopsys translate_off
defparam \TEM~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y8_N6
maxii_lcell \DoublePulse4|TEM_prev1 (
// Equation(s):
// \DoublePulse4|TEM_prev1~regout  = DFFEAS((((\TEM~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\TEM~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse4|TEM_prev1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse4|TEM_prev1 .lut_mask = "ff00";
defparam \DoublePulse4|TEM_prev1 .operation_mode = "normal";
defparam \DoublePulse4|TEM_prev1 .output_mode = "reg_only";
defparam \DoublePulse4|TEM_prev1 .register_cascade_mode = "off";
defparam \DoublePulse4|TEM_prev1 .sum_lutc_input = "datac";
defparam \DoublePulse4|TEM_prev1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N7
maxii_lcell \DoublePulse1|risingflg (
// Equation(s):
// \DoublePulse1|risingflg~regout  = DFFEAS((((!\DoublePulse4|TEM_prev1~regout  & \TEM~combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DoublePulse4|TEM_prev1~regout ),
	.datad(\TEM~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|risingflg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|risingflg .lut_mask = "0f00";
defparam \DoublePulse1|risingflg .operation_mode = "normal";
defparam \DoublePulse1|risingflg .output_mode = "reg_only";
defparam \DoublePulse1|risingflg .register_cascade_mode = "off";
defparam \DoublePulse1|risingflg .sum_lutc_input = "datac";
defparam \DoublePulse1|risingflg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N9
maxii_lcell \DoublePulse1|dblcount[25]~58 (
// Equation(s):
// \DoublePulse1|dblcount[25]~58_combout  = (((\DoublePulse1|risingflg~regout ) # (\DoublePulse1|state.IDLE_STATE~regout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\DoublePulse1|risingflg~regout ),
	.datad(\DoublePulse1|state.IDLE_STATE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|dblcount[25]~58_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[25]~58 .lut_mask = "fff0";
defparam \DoublePulse1|dblcount[25]~58 .operation_mode = "normal";
defparam \DoublePulse1|dblcount[25]~58 .output_mode = "comb_only";
defparam \DoublePulse1|dblcount[25]~58 .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[25]~58 .sum_lutc_input = "datac";
defparam \DoublePulse1|dblcount[25]~58 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N4
maxii_lcell \DoublePulse1|dblcount[0] (
// Equation(s):
// \DoublePulse1|dblcount [0] = DFFEAS((!\DoublePulse1|dblcount [0]), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[0]~66  = CARRY((\DoublePulse1|dblcount [0]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [0]),
	.cout(\DoublePulse1|dblcount[0]~66 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[0] .lut_mask = "55aa";
defparam \DoublePulse1|dblcount[0] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[0] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[0] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[0] .sum_lutc_input = "datac";
defparam \DoublePulse1|dblcount[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N5
maxii_lcell \DoublePulse1|dblcount[1] (
// Equation(s):
// \DoublePulse1|dblcount [1] = DFFEAS(\DoublePulse1|dblcount [1] $ ((((\DoublePulse1|dblcount[0]~66 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[1]~64  = CARRY(((!\DoublePulse1|dblcount[0]~66 )) # (!\DoublePulse1|dblcount [1]))
// \DoublePulse1|dblcount[1]~64COUT1_68  = CARRY(((!\DoublePulse1|dblcount[0]~66 )) # (!\DoublePulse1|dblcount [1]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[0]~66 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [1]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[1]~64 ),
	.cout1(\DoublePulse1|dblcount[1]~64COUT1_68 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[1] .cin_used = "true";
defparam \DoublePulse1|dblcount[1] .lut_mask = "5a5f";
defparam \DoublePulse1|dblcount[1] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[1] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[1] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[1] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N6
maxii_lcell \DoublePulse1|dblcount[2] (
// Equation(s):
// \DoublePulse1|dblcount [2] = DFFEAS(\DoublePulse1|dblcount [2] $ ((((!(!\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[1]~64 ) # (\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[1]~64COUT1_68 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[2]~62  = CARRY((\DoublePulse1|dblcount [2] & ((!\DoublePulse1|dblcount[1]~64 ))))
// \DoublePulse1|dblcount[2]~62COUT1_69  = CARRY((\DoublePulse1|dblcount [2] & ((!\DoublePulse1|dblcount[1]~64COUT1_68 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[0]~66 ),
	.cin0(\DoublePulse1|dblcount[1]~64 ),
	.cin1(\DoublePulse1|dblcount[1]~64COUT1_68 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [2]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[2]~62 ),
	.cout1(\DoublePulse1|dblcount[2]~62COUT1_69 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[2] .cin0_used = "true";
defparam \DoublePulse1|dblcount[2] .cin1_used = "true";
defparam \DoublePulse1|dblcount[2] .cin_used = "true";
defparam \DoublePulse1|dblcount[2] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[2] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[2] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[2] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[2] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N7
maxii_lcell \DoublePulse1|dblcount[3] (
// Equation(s):
// \DoublePulse1|dblcount [3] = DFFEAS((\DoublePulse1|dblcount [3] $ (((!\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[2]~62 ) # (\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[2]~62COUT1_69 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[3]~60  = CARRY(((!\DoublePulse1|dblcount[2]~62 ) # (!\DoublePulse1|dblcount [3])))
// \DoublePulse1|dblcount[3]~60COUT1_70  = CARRY(((!\DoublePulse1|dblcount[2]~62COUT1_69 ) # (!\DoublePulse1|dblcount [3])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[0]~66 ),
	.cin0(\DoublePulse1|dblcount[2]~62 ),
	.cin1(\DoublePulse1|dblcount[2]~62COUT1_69 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [3]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[3]~60 ),
	.cout1(\DoublePulse1|dblcount[3]~60COUT1_70 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[3] .cin0_used = "true";
defparam \DoublePulse1|dblcount[3] .cin1_used = "true";
defparam \DoublePulse1|dblcount[3] .cin_used = "true";
defparam \DoublePulse1|dblcount[3] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[3] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[3] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[3] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[3] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N8
maxii_lcell \DoublePulse1|dblcount[4] (
// Equation(s):
// \DoublePulse1|dblcount [4] = DFFEAS(\DoublePulse1|dblcount [4] $ ((((!(!\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[3]~60 ) # (\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[3]~60COUT1_70 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[4]~1  = CARRY((\DoublePulse1|dblcount [4] & ((!\DoublePulse1|dblcount[3]~60 ))))
// \DoublePulse1|dblcount[4]~1COUT1_71  = CARRY((\DoublePulse1|dblcount [4] & ((!\DoublePulse1|dblcount[3]~60COUT1_70 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[0]~66 ),
	.cin0(\DoublePulse1|dblcount[3]~60 ),
	.cin1(\DoublePulse1|dblcount[3]~60COUT1_70 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [4]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[4]~1 ),
	.cout1(\DoublePulse1|dblcount[4]~1COUT1_71 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[4] .cin0_used = "true";
defparam \DoublePulse1|dblcount[4] .cin1_used = "true";
defparam \DoublePulse1|dblcount[4] .cin_used = "true";
defparam \DoublePulse1|dblcount[4] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[4] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[4] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[4] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[4] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y8_N9
maxii_lcell \DoublePulse1|dblcount[5] (
// Equation(s):
// \DoublePulse1|dblcount [5] = DFFEAS((\DoublePulse1|dblcount [5] $ (((!\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[4]~1 ) # (\DoublePulse1|dblcount[0]~66  & \DoublePulse1|dblcount[4]~1COUT1_71 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[5]~3  = CARRY(((!\DoublePulse1|dblcount[4]~1COUT1_71 ) # (!\DoublePulse1|dblcount [5])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[0]~66 ),
	.cin0(\DoublePulse1|dblcount[4]~1 ),
	.cin1(\DoublePulse1|dblcount[4]~1COUT1_71 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [5]),
	.cout(\DoublePulse1|dblcount[5]~3 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[5] .cin0_used = "true";
defparam \DoublePulse1|dblcount[5] .cin1_used = "true";
defparam \DoublePulse1|dblcount[5] .cin_used = "true";
defparam \DoublePulse1|dblcount[5] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[5] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[5] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[5] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[5] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N0
maxii_lcell \DoublePulse1|dblcount[6] (
// Equation(s):
// \DoublePulse1|dblcount [6] = DFFEAS((\DoublePulse1|dblcount [6] $ ((!\DoublePulse1|dblcount[5]~3 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[6]~5  = CARRY(((\DoublePulse1|dblcount [6] & !\DoublePulse1|dblcount[5]~3 )))
// \DoublePulse1|dblcount[6]~5COUT1_72  = CARRY(((\DoublePulse1|dblcount [6] & !\DoublePulse1|dblcount[5]~3 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[5]~3 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [6]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[6]~5 ),
	.cout1(\DoublePulse1|dblcount[6]~5COUT1_72 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[6] .cin_used = "true";
defparam \DoublePulse1|dblcount[6] .lut_mask = "c30c";
defparam \DoublePulse1|dblcount[6] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[6] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[6] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[6] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N1
maxii_lcell \DoublePulse1|dblcount[7] (
// Equation(s):
// \DoublePulse1|dblcount [7] = DFFEAS((\DoublePulse1|dblcount [7] $ (((!\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[6]~5 ) # (\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[6]~5COUT1_72 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[7]~7  = CARRY(((!\DoublePulse1|dblcount[6]~5 ) # (!\DoublePulse1|dblcount [7])))
// \DoublePulse1|dblcount[7]~7COUT1_73  = CARRY(((!\DoublePulse1|dblcount[6]~5COUT1_72 ) # (!\DoublePulse1|dblcount [7])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[5]~3 ),
	.cin0(\DoublePulse1|dblcount[6]~5 ),
	.cin1(\DoublePulse1|dblcount[6]~5COUT1_72 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [7]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[7]~7 ),
	.cout1(\DoublePulse1|dblcount[7]~7COUT1_73 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[7] .cin0_used = "true";
defparam \DoublePulse1|dblcount[7] .cin1_used = "true";
defparam \DoublePulse1|dblcount[7] .cin_used = "true";
defparam \DoublePulse1|dblcount[7] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[7] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[7] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[7] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[7] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N2
maxii_lcell \DoublePulse1|dblcount[8] (
// Equation(s):
// \DoublePulse1|dblcount [8] = DFFEAS((\DoublePulse1|dblcount [8] $ ((!(!\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[7]~7 ) # (\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[7]~7COUT1_73 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[8]~9  = CARRY(((\DoublePulse1|dblcount [8] & !\DoublePulse1|dblcount[7]~7 )))
// \DoublePulse1|dblcount[8]~9COUT1_74  = CARRY(((\DoublePulse1|dblcount [8] & !\DoublePulse1|dblcount[7]~7COUT1_73 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[5]~3 ),
	.cin0(\DoublePulse1|dblcount[7]~7 ),
	.cin1(\DoublePulse1|dblcount[7]~7COUT1_73 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [8]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[8]~9 ),
	.cout1(\DoublePulse1|dblcount[8]~9COUT1_74 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[8] .cin0_used = "true";
defparam \DoublePulse1|dblcount[8] .cin1_used = "true";
defparam \DoublePulse1|dblcount[8] .cin_used = "true";
defparam \DoublePulse1|dblcount[8] .lut_mask = "c30c";
defparam \DoublePulse1|dblcount[8] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[8] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[8] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[8] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N3
maxii_lcell \DoublePulse1|dblcount[9] (
// Equation(s):
// \DoublePulse1|dblcount [9] = DFFEAS(\DoublePulse1|dblcount [9] $ (((((!\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[8]~9 ) # (\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[8]~9COUT1_74 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[9]~11  = CARRY(((!\DoublePulse1|dblcount[8]~9 )) # (!\DoublePulse1|dblcount [9]))
// \DoublePulse1|dblcount[9]~11COUT1_75  = CARRY(((!\DoublePulse1|dblcount[8]~9COUT1_74 )) # (!\DoublePulse1|dblcount [9]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[5]~3 ),
	.cin0(\DoublePulse1|dblcount[8]~9 ),
	.cin1(\DoublePulse1|dblcount[8]~9COUT1_74 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [9]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[9]~11 ),
	.cout1(\DoublePulse1|dblcount[9]~11COUT1_75 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[9] .cin0_used = "true";
defparam \DoublePulse1|dblcount[9] .cin1_used = "true";
defparam \DoublePulse1|dblcount[9] .cin_used = "true";
defparam \DoublePulse1|dblcount[9] .lut_mask = "5a5f";
defparam \DoublePulse1|dblcount[9] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[9] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[9] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[9] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N4
maxii_lcell \DoublePulse1|dblcount[10] (
// Equation(s):
// \DoublePulse1|dblcount [10] = DFFEAS(\DoublePulse1|dblcount [10] $ ((((!(!\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[9]~11 ) # (\DoublePulse1|dblcount[5]~3  & \DoublePulse1|dblcount[9]~11COUT1_75 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[10]~13  = CARRY((\DoublePulse1|dblcount [10] & ((!\DoublePulse1|dblcount[9]~11COUT1_75 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[5]~3 ),
	.cin0(\DoublePulse1|dblcount[9]~11 ),
	.cin1(\DoublePulse1|dblcount[9]~11COUT1_75 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [10]),
	.cout(\DoublePulse1|dblcount[10]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[10] .cin0_used = "true";
defparam \DoublePulse1|dblcount[10] .cin1_used = "true";
defparam \DoublePulse1|dblcount[10] .cin_used = "true";
defparam \DoublePulse1|dblcount[10] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[10] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[10] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[10] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[10] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N5
maxii_lcell \DoublePulse1|dblcount[11] (
// Equation(s):
// \DoublePulse1|dblcount [11] = DFFEAS(\DoublePulse1|dblcount [11] $ ((((\DoublePulse1|dblcount[10]~13 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[11]~15  = CARRY(((!\DoublePulse1|dblcount[10]~13 )) # (!\DoublePulse1|dblcount [11]))
// \DoublePulse1|dblcount[11]~15COUT1_76  = CARRY(((!\DoublePulse1|dblcount[10]~13 )) # (!\DoublePulse1|dblcount [11]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[10]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [11]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[11]~15 ),
	.cout1(\DoublePulse1|dblcount[11]~15COUT1_76 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[11] .cin_used = "true";
defparam \DoublePulse1|dblcount[11] .lut_mask = "5a5f";
defparam \DoublePulse1|dblcount[11] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[11] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[11] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[11] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N6
maxii_lcell \DoublePulse1|dblcount[12] (
// Equation(s):
// \DoublePulse1|dblcount [12] = DFFEAS(\DoublePulse1|dblcount [12] $ ((((!(!\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[11]~15 ) # (\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[11]~15COUT1_76 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[12]~17  = CARRY((\DoublePulse1|dblcount [12] & ((!\DoublePulse1|dblcount[11]~15 ))))
// \DoublePulse1|dblcount[12]~17COUT1_77  = CARRY((\DoublePulse1|dblcount [12] & ((!\DoublePulse1|dblcount[11]~15COUT1_76 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[10]~13 ),
	.cin0(\DoublePulse1|dblcount[11]~15 ),
	.cin1(\DoublePulse1|dblcount[11]~15COUT1_76 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [12]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[12]~17 ),
	.cout1(\DoublePulse1|dblcount[12]~17COUT1_77 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[12] .cin0_used = "true";
defparam \DoublePulse1|dblcount[12] .cin1_used = "true";
defparam \DoublePulse1|dblcount[12] .cin_used = "true";
defparam \DoublePulse1|dblcount[12] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[12] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[12] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[12] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[12] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N7
maxii_lcell \DoublePulse1|dblcount[13] (
// Equation(s):
// \DoublePulse1|dblcount [13] = DFFEAS((\DoublePulse1|dblcount [13] $ (((!\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[12]~17 ) # (\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[12]~17COUT1_77 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[13]~19  = CARRY(((!\DoublePulse1|dblcount[12]~17 ) # (!\DoublePulse1|dblcount [13])))
// \DoublePulse1|dblcount[13]~19COUT1_78  = CARRY(((!\DoublePulse1|dblcount[12]~17COUT1_77 ) # (!\DoublePulse1|dblcount [13])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[10]~13 ),
	.cin0(\DoublePulse1|dblcount[12]~17 ),
	.cin1(\DoublePulse1|dblcount[12]~17COUT1_77 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [13]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[13]~19 ),
	.cout1(\DoublePulse1|dblcount[13]~19COUT1_78 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[13] .cin0_used = "true";
defparam \DoublePulse1|dblcount[13] .cin1_used = "true";
defparam \DoublePulse1|dblcount[13] .cin_used = "true";
defparam \DoublePulse1|dblcount[13] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[13] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[13] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[13] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[13] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N8
maxii_lcell \DoublePulse1|dblcount[14] (
// Equation(s):
// \DoublePulse1|dblcount [14] = DFFEAS(\DoublePulse1|dblcount [14] $ ((((!(!\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[13]~19 ) # (\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[13]~19COUT1_78 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[14]~21  = CARRY((\DoublePulse1|dblcount [14] & ((!\DoublePulse1|dblcount[13]~19 ))))
// \DoublePulse1|dblcount[14]~21COUT1_79  = CARRY((\DoublePulse1|dblcount [14] & ((!\DoublePulse1|dblcount[13]~19COUT1_78 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[10]~13 ),
	.cin0(\DoublePulse1|dblcount[13]~19 ),
	.cin1(\DoublePulse1|dblcount[13]~19COUT1_78 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [14]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[14]~21 ),
	.cout1(\DoublePulse1|dblcount[14]~21COUT1_79 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[14] .cin0_used = "true";
defparam \DoublePulse1|dblcount[14] .cin1_used = "true";
defparam \DoublePulse1|dblcount[14] .cin_used = "true";
defparam \DoublePulse1|dblcount[14] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[14] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[14] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[14] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[14] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y8_N9
maxii_lcell \DoublePulse1|dblcount[15] (
// Equation(s):
// \DoublePulse1|dblcount [15] = DFFEAS((\DoublePulse1|dblcount [15] $ (((!\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[14]~21 ) # (\DoublePulse1|dblcount[10]~13  & \DoublePulse1|dblcount[14]~21COUT1_79 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[15]~23  = CARRY(((!\DoublePulse1|dblcount[14]~21COUT1_79 ) # (!\DoublePulse1|dblcount [15])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[10]~13 ),
	.cin0(\DoublePulse1|dblcount[14]~21 ),
	.cin1(\DoublePulse1|dblcount[14]~21COUT1_79 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [15]),
	.cout(\DoublePulse1|dblcount[15]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[15] .cin0_used = "true";
defparam \DoublePulse1|dblcount[15] .cin1_used = "true";
defparam \DoublePulse1|dblcount[15] .cin_used = "true";
defparam \DoublePulse1|dblcount[15] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[15] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[15] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[15] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[15] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N0
maxii_lcell \DoublePulse1|dblcount[16] (
// Equation(s):
// \DoublePulse1|dblcount [16] = DFFEAS((\DoublePulse1|dblcount [16] $ ((!\DoublePulse1|dblcount[15]~23 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[16]~25  = CARRY(((\DoublePulse1|dblcount [16] & !\DoublePulse1|dblcount[15]~23 )))
// \DoublePulse1|dblcount[16]~25COUT1_80  = CARRY(((\DoublePulse1|dblcount [16] & !\DoublePulse1|dblcount[15]~23 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[15]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [16]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[16]~25 ),
	.cout1(\DoublePulse1|dblcount[16]~25COUT1_80 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[16] .cin_used = "true";
defparam \DoublePulse1|dblcount[16] .lut_mask = "c30c";
defparam \DoublePulse1|dblcount[16] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[16] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[16] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[16] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N1
maxii_lcell \DoublePulse1|dblcount[17] (
// Equation(s):
// \DoublePulse1|dblcount [17] = DFFEAS((\DoublePulse1|dblcount [17] $ (((!\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[16]~25 ) # (\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[16]~25COUT1_80 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[17]~27  = CARRY(((!\DoublePulse1|dblcount[16]~25 ) # (!\DoublePulse1|dblcount [17])))
// \DoublePulse1|dblcount[17]~27COUT1_81  = CARRY(((!\DoublePulse1|dblcount[16]~25COUT1_80 ) # (!\DoublePulse1|dblcount [17])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[15]~23 ),
	.cin0(\DoublePulse1|dblcount[16]~25 ),
	.cin1(\DoublePulse1|dblcount[16]~25COUT1_80 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [17]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[17]~27 ),
	.cout1(\DoublePulse1|dblcount[17]~27COUT1_81 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[17] .cin0_used = "true";
defparam \DoublePulse1|dblcount[17] .cin1_used = "true";
defparam \DoublePulse1|dblcount[17] .cin_used = "true";
defparam \DoublePulse1|dblcount[17] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[17] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[17] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[17] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[17] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N2
maxii_lcell \DoublePulse1|dblcount[18] (
// Equation(s):
// \DoublePulse1|dblcount [18] = DFFEAS((\DoublePulse1|dblcount [18] $ ((!(!\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[17]~27 ) # (\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[17]~27COUT1_81 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[18]~29  = CARRY(((\DoublePulse1|dblcount [18] & !\DoublePulse1|dblcount[17]~27 )))
// \DoublePulse1|dblcount[18]~29COUT1_82  = CARRY(((\DoublePulse1|dblcount [18] & !\DoublePulse1|dblcount[17]~27COUT1_81 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[15]~23 ),
	.cin0(\DoublePulse1|dblcount[17]~27 ),
	.cin1(\DoublePulse1|dblcount[17]~27COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [18]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[18]~29 ),
	.cout1(\DoublePulse1|dblcount[18]~29COUT1_82 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[18] .cin0_used = "true";
defparam \DoublePulse1|dblcount[18] .cin1_used = "true";
defparam \DoublePulse1|dblcount[18] .cin_used = "true";
defparam \DoublePulse1|dblcount[18] .lut_mask = "c30c";
defparam \DoublePulse1|dblcount[18] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[18] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[18] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[18] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N3
maxii_lcell \DoublePulse1|dblcount[19] (
// Equation(s):
// \DoublePulse1|dblcount [19] = DFFEAS(\DoublePulse1|dblcount [19] $ (((((!\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[18]~29 ) # (\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[18]~29COUT1_82 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[19]~31  = CARRY(((!\DoublePulse1|dblcount[18]~29 )) # (!\DoublePulse1|dblcount [19]))
// \DoublePulse1|dblcount[19]~31COUT1_83  = CARRY(((!\DoublePulse1|dblcount[18]~29COUT1_82 )) # (!\DoublePulse1|dblcount [19]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[15]~23 ),
	.cin0(\DoublePulse1|dblcount[18]~29 ),
	.cin1(\DoublePulse1|dblcount[18]~29COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [19]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[19]~31 ),
	.cout1(\DoublePulse1|dblcount[19]~31COUT1_83 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[19] .cin0_used = "true";
defparam \DoublePulse1|dblcount[19] .cin1_used = "true";
defparam \DoublePulse1|dblcount[19] .cin_used = "true";
defparam \DoublePulse1|dblcount[19] .lut_mask = "5a5f";
defparam \DoublePulse1|dblcount[19] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[19] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[19] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[19] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N4
maxii_lcell \DoublePulse1|dblcount[20] (
// Equation(s):
// \DoublePulse1|dblcount [20] = DFFEAS(\DoublePulse1|dblcount [20] $ ((((!(!\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[19]~31 ) # (\DoublePulse1|dblcount[15]~23  & \DoublePulse1|dblcount[19]~31COUT1_83 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[20]~33  = CARRY((\DoublePulse1|dblcount [20] & ((!\DoublePulse1|dblcount[19]~31COUT1_83 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[15]~23 ),
	.cin0(\DoublePulse1|dblcount[19]~31 ),
	.cin1(\DoublePulse1|dblcount[19]~31COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [20]),
	.cout(\DoublePulse1|dblcount[20]~33 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[20] .cin0_used = "true";
defparam \DoublePulse1|dblcount[20] .cin1_used = "true";
defparam \DoublePulse1|dblcount[20] .cin_used = "true";
defparam \DoublePulse1|dblcount[20] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[20] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[20] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[20] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[20] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N5
maxii_lcell \DoublePulse1|dblcount[21] (
// Equation(s):
// \DoublePulse1|dblcount [21] = DFFEAS(\DoublePulse1|dblcount [21] $ ((((\DoublePulse1|dblcount[20]~33 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[21]~35  = CARRY(((!\DoublePulse1|dblcount[20]~33 )) # (!\DoublePulse1|dblcount [21]))
// \DoublePulse1|dblcount[21]~35COUT1_84  = CARRY(((!\DoublePulse1|dblcount[20]~33 )) # (!\DoublePulse1|dblcount [21]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[20]~33 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [21]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[21]~35 ),
	.cout1(\DoublePulse1|dblcount[21]~35COUT1_84 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[21] .cin_used = "true";
defparam \DoublePulse1|dblcount[21] .lut_mask = "5a5f";
defparam \DoublePulse1|dblcount[21] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[21] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[21] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[21] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N6
maxii_lcell \DoublePulse1|dblcount[22] (
// Equation(s):
// \DoublePulse1|dblcount [22] = DFFEAS(\DoublePulse1|dblcount [22] $ ((((!(!\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[21]~35 ) # (\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[21]~35COUT1_84 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[22]~37  = CARRY((\DoublePulse1|dblcount [22] & ((!\DoublePulse1|dblcount[21]~35 ))))
// \DoublePulse1|dblcount[22]~37COUT1_85  = CARRY((\DoublePulse1|dblcount [22] & ((!\DoublePulse1|dblcount[21]~35COUT1_84 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[20]~33 ),
	.cin0(\DoublePulse1|dblcount[21]~35 ),
	.cin1(\DoublePulse1|dblcount[21]~35COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [22]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[22]~37 ),
	.cout1(\DoublePulse1|dblcount[22]~37COUT1_85 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[22] .cin0_used = "true";
defparam \DoublePulse1|dblcount[22] .cin1_used = "true";
defparam \DoublePulse1|dblcount[22] .cin_used = "true";
defparam \DoublePulse1|dblcount[22] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[22] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[22] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[22] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[22] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N7
maxii_lcell \DoublePulse1|dblcount[23] (
// Equation(s):
// \DoublePulse1|dblcount [23] = DFFEAS((\DoublePulse1|dblcount [23] $ (((!\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[22]~37 ) # (\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[22]~37COUT1_85 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[23]~39  = CARRY(((!\DoublePulse1|dblcount[22]~37 ) # (!\DoublePulse1|dblcount [23])))
// \DoublePulse1|dblcount[23]~39COUT1_86  = CARRY(((!\DoublePulse1|dblcount[22]~37COUT1_85 ) # (!\DoublePulse1|dblcount [23])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[20]~33 ),
	.cin0(\DoublePulse1|dblcount[22]~37 ),
	.cin1(\DoublePulse1|dblcount[22]~37COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [23]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[23]~39 ),
	.cout1(\DoublePulse1|dblcount[23]~39COUT1_86 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[23] .cin0_used = "true";
defparam \DoublePulse1|dblcount[23] .cin1_used = "true";
defparam \DoublePulse1|dblcount[23] .cin_used = "true";
defparam \DoublePulse1|dblcount[23] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[23] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[23] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[23] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[23] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N8
maxii_lcell \DoublePulse1|dblcount[24] (
// Equation(s):
// \DoublePulse1|dblcount [24] = DFFEAS(\DoublePulse1|dblcount [24] $ ((((!(!\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[23]~39 ) # (\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[23]~39COUT1_86 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[24]~41  = CARRY((\DoublePulse1|dblcount [24] & ((!\DoublePulse1|dblcount[23]~39 ))))
// \DoublePulse1|dblcount[24]~41COUT1_87  = CARRY((\DoublePulse1|dblcount [24] & ((!\DoublePulse1|dblcount[23]~39COUT1_86 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[20]~33 ),
	.cin0(\DoublePulse1|dblcount[23]~39 ),
	.cin1(\DoublePulse1|dblcount[23]~39COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [24]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[24]~41 ),
	.cout1(\DoublePulse1|dblcount[24]~41COUT1_87 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[24] .cin0_used = "true";
defparam \DoublePulse1|dblcount[24] .cin1_used = "true";
defparam \DoublePulse1|dblcount[24] .cin_used = "true";
defparam \DoublePulse1|dblcount[24] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[24] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[24] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[24] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[24] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y8_N9
maxii_lcell \DoublePulse1|dblcount[25] (
// Equation(s):
// \DoublePulse1|dblcount [25] = DFFEAS((\DoublePulse1|dblcount [25] $ (((!\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[24]~41 ) # (\DoublePulse1|dblcount[20]~33  & \DoublePulse1|dblcount[24]~41COUT1_87 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[25]~43  = CARRY(((!\DoublePulse1|dblcount[24]~41COUT1_87 ) # (!\DoublePulse1|dblcount [25])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[20]~33 ),
	.cin0(\DoublePulse1|dblcount[24]~41 ),
	.cin1(\DoublePulse1|dblcount[24]~41COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [25]),
	.cout(\DoublePulse1|dblcount[25]~43 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[25] .cin0_used = "true";
defparam \DoublePulse1|dblcount[25] .cin1_used = "true";
defparam \DoublePulse1|dblcount[25] .cin_used = "true";
defparam \DoublePulse1|dblcount[25] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[25] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[25] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[25] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[25] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N0
maxii_lcell \DoublePulse1|dblcount[26] (
// Equation(s):
// \DoublePulse1|dblcount [26] = DFFEAS((\DoublePulse1|dblcount [26] $ ((!\DoublePulse1|dblcount[25]~43 ))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[26]~45  = CARRY(((\DoublePulse1|dblcount [26] & !\DoublePulse1|dblcount[25]~43 )))
// \DoublePulse1|dblcount[26]~45COUT1_88  = CARRY(((\DoublePulse1|dblcount [26] & !\DoublePulse1|dblcount[25]~43 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[25]~43 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [26]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[26]~45 ),
	.cout1(\DoublePulse1|dblcount[26]~45COUT1_88 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[26] .cin_used = "true";
defparam \DoublePulse1|dblcount[26] .lut_mask = "c30c";
defparam \DoublePulse1|dblcount[26] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[26] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[26] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[26] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N1
maxii_lcell \DoublePulse1|dblcount[27] (
// Equation(s):
// \DoublePulse1|dblcount [27] = DFFEAS((\DoublePulse1|dblcount [27] $ (((!\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[26]~45 ) # (\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[26]~45COUT1_88 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[27]~47  = CARRY(((!\DoublePulse1|dblcount[26]~45 ) # (!\DoublePulse1|dblcount [27])))
// \DoublePulse1|dblcount[27]~47COUT1_89  = CARRY(((!\DoublePulse1|dblcount[26]~45COUT1_88 ) # (!\DoublePulse1|dblcount [27])))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [27]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[25]~43 ),
	.cin0(\DoublePulse1|dblcount[26]~45 ),
	.cin1(\DoublePulse1|dblcount[26]~45COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [27]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[27]~47 ),
	.cout1(\DoublePulse1|dblcount[27]~47COUT1_89 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[27] .cin0_used = "true";
defparam \DoublePulse1|dblcount[27] .cin1_used = "true";
defparam \DoublePulse1|dblcount[27] .cin_used = "true";
defparam \DoublePulse1|dblcount[27] .lut_mask = "3c3f";
defparam \DoublePulse1|dblcount[27] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[27] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[27] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[27] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N2
maxii_lcell \DoublePulse1|dblcount[28] (
// Equation(s):
// \DoublePulse1|dblcount [28] = DFFEAS((\DoublePulse1|dblcount [28] $ ((!(!\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[27]~47 ) # (\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[27]~47COUT1_89 )))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[28]~49  = CARRY(((\DoublePulse1|dblcount [28] & !\DoublePulse1|dblcount[27]~47 )))
// \DoublePulse1|dblcount[28]~49COUT1_90  = CARRY(((\DoublePulse1|dblcount [28] & !\DoublePulse1|dblcount[27]~47COUT1_89 )))

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [28]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[25]~43 ),
	.cin0(\DoublePulse1|dblcount[27]~47 ),
	.cin1(\DoublePulse1|dblcount[27]~47COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [28]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[28]~49 ),
	.cout1(\DoublePulse1|dblcount[28]~49COUT1_90 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[28] .cin0_used = "true";
defparam \DoublePulse1|dblcount[28] .cin1_used = "true";
defparam \DoublePulse1|dblcount[28] .cin_used = "true";
defparam \DoublePulse1|dblcount[28] .lut_mask = "c30c";
defparam \DoublePulse1|dblcount[28] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[28] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[28] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[28] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[28] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N3
maxii_lcell \DoublePulse1|dblcount[29] (
// Equation(s):
// \DoublePulse1|dblcount [29] = DFFEAS(\DoublePulse1|dblcount [29] $ (((((!\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[28]~49 ) # (\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[28]~49COUT1_90 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[29]~51  = CARRY(((!\DoublePulse1|dblcount[28]~49 )) # (!\DoublePulse1|dblcount [29]))
// \DoublePulse1|dblcount[29]~51COUT1_91  = CARRY(((!\DoublePulse1|dblcount[28]~49COUT1_90 )) # (!\DoublePulse1|dblcount [29]))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[25]~43 ),
	.cin0(\DoublePulse1|dblcount[28]~49 ),
	.cin1(\DoublePulse1|dblcount[28]~49COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [29]),
	.cout(),
	.cout0(\DoublePulse1|dblcount[29]~51 ),
	.cout1(\DoublePulse1|dblcount[29]~51COUT1_91 ));
// synopsys translate_off
defparam \DoublePulse1|dblcount[29] .cin0_used = "true";
defparam \DoublePulse1|dblcount[29] .cin1_used = "true";
defparam \DoublePulse1|dblcount[29] .cin_used = "true";
defparam \DoublePulse1|dblcount[29] .lut_mask = "5a5f";
defparam \DoublePulse1|dblcount[29] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[29] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[29] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[29] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[29] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N4
maxii_lcell \DoublePulse1|dblcount[30] (
// Equation(s):
// \DoublePulse1|dblcount [30] = DFFEAS(\DoublePulse1|dblcount [30] $ ((((!(!\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[29]~51 ) # (\DoublePulse1|dblcount[25]~43  & \DoublePulse1|dblcount[29]~51COUT1_91 ))))), GLOBAL(\clk~combout ), VCC, , 
// \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )
// \DoublePulse1|dblcount[30]~53  = CARRY((\DoublePulse1|dblcount [30] & ((!\DoublePulse1|dblcount[29]~51COUT1_91 ))))

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[25]~43 ),
	.cin0(\DoublePulse1|dblcount[29]~51 ),
	.cin1(\DoublePulse1|dblcount[29]~51COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [30]),
	.cout(\DoublePulse1|dblcount[30]~53 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[30] .cin0_used = "true";
defparam \DoublePulse1|dblcount[30] .cin1_used = "true";
defparam \DoublePulse1|dblcount[30] .cin_used = "true";
defparam \DoublePulse1|dblcount[30] .lut_mask = "a50a";
defparam \DoublePulse1|dblcount[30] .operation_mode = "arithmetic";
defparam \DoublePulse1|dblcount[30] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[30] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[30] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[30] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y8_N8
maxii_lcell \DoublePulse1|LessThan0~7 (
// Equation(s):
// \DoublePulse1|LessThan0~7_combout  = (!\DoublePulse1|dblcount [29] & (!\DoublePulse1|dblcount [28] & (!\DoublePulse1|dblcount [30] & !\DoublePulse1|dblcount [27])))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [29]),
	.datab(\DoublePulse1|dblcount [28]),
	.datac(\DoublePulse1|dblcount [30]),
	.datad(\DoublePulse1|dblcount [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~7 .lut_mask = "0001";
defparam \DoublePulse1|LessThan0~7 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~7 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~7 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~7 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \DoublePulse1|LessThan0~3 (
// Equation(s):
// \DoublePulse1|LessThan0~3_combout  = (!\DoublePulse1|dblcount [18] & (!\DoublePulse1|dblcount [15] & (!\DoublePulse1|dblcount [17] & !\DoublePulse1|dblcount [16])))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [18]),
	.datab(\DoublePulse1|dblcount [15]),
	.datac(\DoublePulse1|dblcount [17]),
	.datad(\DoublePulse1|dblcount [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~3 .lut_mask = "0001";
defparam \DoublePulse1|LessThan0~3 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~3 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~3 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~3 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \DoublePulse1|LessThan0~5 (
// Equation(s):
// \DoublePulse1|LessThan0~5_combout  = (!\DoublePulse1|dblcount [24] & (!\DoublePulse1|dblcount [23] & (!\DoublePulse1|dblcount [26] & !\DoublePulse1|dblcount [25])))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [24]),
	.datab(\DoublePulse1|dblcount [23]),
	.datac(\DoublePulse1|dblcount [26]),
	.datad(\DoublePulse1|dblcount [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~5 .lut_mask = "0001";
defparam \DoublePulse1|LessThan0~5 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~5 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~5 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~5 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \DoublePulse1|LessThan0~2 (
// Equation(s):
// \DoublePulse1|LessThan0~2_combout  = (!\DoublePulse1|dblcount [14] & (!\DoublePulse1|dblcount [13] & (!\DoublePulse1|dblcount [12] & !\DoublePulse1|dblcount [11])))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [14]),
	.datab(\DoublePulse1|dblcount [13]),
	.datac(\DoublePulse1|dblcount [12]),
	.datad(\DoublePulse1|dblcount [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~2 .lut_mask = "0001";
defparam \DoublePulse1|LessThan0~2 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~2 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~2 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~2 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \DoublePulse1|LessThan0~4 (
// Equation(s):
// \DoublePulse1|LessThan0~4_combout  = (!\DoublePulse1|dblcount [20] & (!\DoublePulse1|dblcount [21] & (!\DoublePulse1|dblcount [22] & !\DoublePulse1|dblcount [19])))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [20]),
	.datab(\DoublePulse1|dblcount [21]),
	.datac(\DoublePulse1|dblcount [22]),
	.datad(\DoublePulse1|dblcount [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~4 .lut_mask = "0001";
defparam \DoublePulse1|LessThan0~4 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~4 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~4 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~4 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \DoublePulse1|LessThan0~6 (
// Equation(s):
// \DoublePulse1|LessThan0~6_combout  = (\DoublePulse1|LessThan0~3_combout  & (\DoublePulse1|LessThan0~5_combout  & (\DoublePulse1|LessThan0~2_combout  & \DoublePulse1|LessThan0~4_combout )))

	.clk(gnd),
	.dataa(\DoublePulse1|LessThan0~3_combout ),
	.datab(\DoublePulse1|LessThan0~5_combout ),
	.datac(\DoublePulse1|LessThan0~2_combout ),
	.datad(\DoublePulse1|LessThan0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~6 .lut_mask = "8000";
defparam \DoublePulse1|LessThan0~6 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~6 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~6 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~6 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N1
maxii_lcell \DoublePulse1|LessThan1~0 (
// Equation(s):
// \DoublePulse1|LessThan1~0_combout  = ((!\DoublePulse1|dblcount [5] & (!\DoublePulse1|dblcount [6] & !\DoublePulse1|dblcount [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\DoublePulse1|dblcount [5]),
	.datac(\DoublePulse1|dblcount [6]),
	.datad(\DoublePulse1|dblcount [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan1~0 .lut_mask = "0003";
defparam \DoublePulse1|LessThan1~0 .operation_mode = "normal";
defparam \DoublePulse1|LessThan1~0 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan1~0 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan1~0 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N4
maxii_lcell \DoublePulse1|LessThan1~1 (
// Equation(s):
// \DoublePulse1|LessThan1~1_combout  = (!\DoublePulse1|dblcount [10] & (((\DoublePulse1|LessThan1~0_combout ) # (!\DoublePulse1|dblcount [9])) # (!\DoublePulse1|dblcount [8])))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [10]),
	.datab(\DoublePulse1|dblcount [8]),
	.datac(\DoublePulse1|dblcount [9]),
	.datad(\DoublePulse1|LessThan1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan1~1 .lut_mask = "5515";
defparam \DoublePulse1|LessThan1~1 .operation_mode = "normal";
defparam \DoublePulse1|LessThan1~1 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan1~1 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan1~1 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N5
maxii_lcell \DoublePulse1|LessThan1~2 (
// Equation(s):
// \DoublePulse1|LessThan1~2_combout  = (!\DoublePulse1|dblcount [31] & (\DoublePulse1|LessThan0~6_combout  & (\DoublePulse1|LessThan1~1_combout  & \DoublePulse1|LessThan0~7_combout )))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [31]),
	.datab(\DoublePulse1|LessThan0~6_combout ),
	.datac(\DoublePulse1|LessThan1~1_combout ),
	.datad(\DoublePulse1|LessThan0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan1~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan1~2 .lut_mask = "4000";
defparam \DoublePulse1|LessThan1~2 .operation_mode = "normal";
defparam \DoublePulse1|LessThan1~2 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan1~2 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan1~2 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan1~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N2
maxii_lcell \DoublePulse1|state.HIGH_STATE (
// Equation(s):
// \DoublePulse1|state.HIGH_STATE~regout  = DFFEAS((\DoublePulse1|state.HIGH_STATE~regout  & ((\DoublePulse1|LessThan0~8_combout ) # ((!\DoublePulse1|state.IDLE_STATE~regout  & \DoublePulse1|risingflg~regout )))) # (!\DoublePulse1|state.HIGH_STATE~regout  & 
// (!\DoublePulse1|state.IDLE_STATE~regout  & (\DoublePulse1|risingflg~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|state.HIGH_STATE~regout ),
	.datab(\DoublePulse1|state.IDLE_STATE~regout ),
	.datac(\DoublePulse1|risingflg~regout ),
	.datad(\DoublePulse1|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|state.HIGH_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|state.HIGH_STATE .lut_mask = "ba30";
defparam \DoublePulse1|state.HIGH_STATE .operation_mode = "normal";
defparam \DoublePulse1|state.HIGH_STATE .output_mode = "reg_only";
defparam \DoublePulse1|state.HIGH_STATE .register_cascade_mode = "off";
defparam \DoublePulse1|state.HIGH_STATE .sum_lutc_input = "datac";
defparam \DoublePulse1|state.HIGH_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \DoublePulse1|state.LOW_STATE (
// Equation(s):
// \DoublePulse1|state.LOW_STATE~regout  = DFFEAS((\DoublePulse1|LessThan1~2_combout  & ((\DoublePulse1|state.LOW_STATE~regout ) # ((!\DoublePulse1|LessThan0~8_combout  & \DoublePulse1|state.HIGH_STATE~regout )))) # (!\DoublePulse1|LessThan1~2_combout  & 
// (!\DoublePulse1|LessThan0~8_combout  & (\DoublePulse1|state.HIGH_STATE~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|LessThan1~2_combout ),
	.datab(\DoublePulse1|LessThan0~8_combout ),
	.datac(\DoublePulse1|state.HIGH_STATE~regout ),
	.datad(\DoublePulse1|state.LOW_STATE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|state.LOW_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|state.LOW_STATE .lut_mask = "ba30";
defparam \DoublePulse1|state.LOW_STATE .operation_mode = "normal";
defparam \DoublePulse1|state.LOW_STATE .output_mode = "reg_only";
defparam \DoublePulse1|state.LOW_STATE .register_cascade_mode = "off";
defparam \DoublePulse1|state.LOW_STATE .sum_lutc_input = "datac";
defparam \DoublePulse1|state.LOW_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N0
maxii_lcell \DoublePulse1|LessThan0~0 (
// Equation(s):
// \DoublePulse1|LessThan0~0_combout  = ((!\DoublePulse1|dblcount [6] & ((!\DoublePulse1|dblcount [5]) # (!\DoublePulse1|dblcount [4])))) # (!\DoublePulse1|dblcount [7])

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [4]),
	.datab(\DoublePulse1|dblcount [5]),
	.datac(\DoublePulse1|dblcount [6]),
	.datad(\DoublePulse1|dblcount [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~0 .lut_mask = "07ff";
defparam \DoublePulse1|LessThan0~0 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~0 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~0 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~0 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N2
maxii_lcell \DoublePulse1|LessThan0~1 (
// Equation(s):
// \DoublePulse1|LessThan0~1_combout  = ((!\DoublePulse1|dblcount [8] & (\DoublePulse1|LessThan0~0_combout  & !\DoublePulse1|dblcount [9]))) # (!\DoublePulse1|dblcount [10])

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [10]),
	.datab(\DoublePulse1|dblcount [8]),
	.datac(\DoublePulse1|LessThan0~0_combout ),
	.datad(\DoublePulse1|dblcount [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~1 .lut_mask = "5575";
defparam \DoublePulse1|LessThan0~1 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~1 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~1 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~1 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N0
maxii_lcell \DoublePulse1|dblcount[25]~56 (
// Equation(s):
// \DoublePulse1|dblcount[25]~56_combout  = (!\DoublePulse1|dblcount [31] & ((\DoublePulse1|state.LOW_STATE~regout  & (\DoublePulse1|LessThan1~1_combout )) # (!\DoublePulse1|state.LOW_STATE~regout  & ((\DoublePulse1|LessThan0~1_combout )))))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [31]),
	.datab(\DoublePulse1|state.LOW_STATE~regout ),
	.datac(\DoublePulse1|LessThan1~1_combout ),
	.datad(\DoublePulse1|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|dblcount[25]~56_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[25]~56 .lut_mask = "5140";
defparam \DoublePulse1|dblcount[25]~56 .operation_mode = "normal";
defparam \DoublePulse1|dblcount[25]~56 .output_mode = "comb_only";
defparam \DoublePulse1|dblcount[25]~56 .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[25]~56 .sum_lutc_input = "datac";
defparam \DoublePulse1|dblcount[25]~56 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N1
maxii_lcell \DoublePulse1|dblcount[25]~57 (
// Equation(s):
// \DoublePulse1|dblcount[25]~57_combout  = (((!\DoublePulse1|dblcount[25]~56_combout ) # (!\DoublePulse1|LessThan0~6_combout )) # (!\DoublePulse1|LessThan0~7_combout )) # (!\DoublePulse1|state.IDLE_STATE~regout )

	.clk(gnd),
	.dataa(\DoublePulse1|state.IDLE_STATE~regout ),
	.datab(\DoublePulse1|LessThan0~7_combout ),
	.datac(\DoublePulse1|LessThan0~6_combout ),
	.datad(\DoublePulse1|dblcount[25]~56_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|dblcount[25]~57_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[25]~57 .lut_mask = "7fff";
defparam \DoublePulse1|dblcount[25]~57 .operation_mode = "normal";
defparam \DoublePulse1|dblcount[25]~57 .output_mode = "comb_only";
defparam \DoublePulse1|dblcount[25]~57 .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[25]~57 .sum_lutc_input = "datac";
defparam \DoublePulse1|dblcount[25]~57 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y8_N5
maxii_lcell \DoublePulse1|dblcount[31] (
// Equation(s):
// \DoublePulse1|dblcount [31] = DFFEAS(\DoublePulse1|dblcount [31] $ ((((\DoublePulse1|dblcount[30]~53 )))), GLOBAL(\clk~combout ), VCC, , \DoublePulse1|dblcount[25]~58_combout , , , \DoublePulse1|dblcount[25]~57_combout , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|dblcount [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\DoublePulse1|dblcount[25]~57_combout ),
	.sload(gnd),
	.ena(\DoublePulse1|dblcount[25]~58_combout ),
	.cin(\DoublePulse1|dblcount[30]~53 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|dblcount [31]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|dblcount[31] .cin_used = "true";
defparam \DoublePulse1|dblcount[31] .lut_mask = "5a5a";
defparam \DoublePulse1|dblcount[31] .operation_mode = "normal";
defparam \DoublePulse1|dblcount[31] .output_mode = "reg_only";
defparam \DoublePulse1|dblcount[31] .register_cascade_mode = "off";
defparam \DoublePulse1|dblcount[31] .sum_lutc_input = "cin";
defparam \DoublePulse1|dblcount[31] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \DoublePulse1|LessThan0~8 (
// Equation(s):
// \DoublePulse1|LessThan0~8_combout  = (!\DoublePulse1|dblcount [31] & (\DoublePulse1|LessThan0~7_combout  & (\DoublePulse1|LessThan0~6_combout  & \DoublePulse1|LessThan0~1_combout )))

	.clk(gnd),
	.dataa(\DoublePulse1|dblcount [31]),
	.datab(\DoublePulse1|LessThan0~7_combout ),
	.datac(\DoublePulse1|LessThan0~6_combout ),
	.datad(\DoublePulse1|LessThan0~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|LessThan0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|LessThan0~8 .lut_mask = "4000";
defparam \DoublePulse1|LessThan0~8 .operation_mode = "normal";
defparam \DoublePulse1|LessThan0~8 .output_mode = "comb_only";
defparam \DoublePulse1|LessThan0~8 .register_cascade_mode = "off";
defparam \DoublePulse1|LessThan0~8 .sum_lutc_input = "datac";
defparam \DoublePulse1|LessThan0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N6
maxii_lcell \DoublePulse1|state.HIGH2_STATE (
// Equation(s):
// \DoublePulse1|state.HIGH2_STATE~regout  = DFFEAS((\DoublePulse1|state.LOW_STATE~regout  & (((\DoublePulse1|state.HIGH2_STATE~regout  & \DoublePulse1|LessThan0~8_combout )) # (!\DoublePulse1|LessThan1~2_combout ))) # (!\DoublePulse1|state.LOW_STATE~regout  
// & (\DoublePulse1|state.HIGH2_STATE~regout  & (\DoublePulse1|LessThan0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|state.LOW_STATE~regout ),
	.datab(\DoublePulse1|state.HIGH2_STATE~regout ),
	.datac(\DoublePulse1|LessThan0~8_combout ),
	.datad(\DoublePulse1|LessThan1~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|state.HIGH2_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|state.HIGH2_STATE .lut_mask = "c0ea";
defparam \DoublePulse1|state.HIGH2_STATE .operation_mode = "normal";
defparam \DoublePulse1|state.HIGH2_STATE .output_mode = "reg_only";
defparam \DoublePulse1|state.HIGH2_STATE .register_cascade_mode = "off";
defparam \DoublePulse1|state.HIGH2_STATE .sum_lutc_input = "datac";
defparam \DoublePulse1|state.HIGH2_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \DoublePulse1|state.IDLE_STATE (
// Equation(s):
// \DoublePulse1|state.IDLE_STATE~regout  = DFFEAS((\DoublePulse1|state.IDLE_STATE~regout  & (((\DoublePulse1|LessThan0~8_combout ) # (!\DoublePulse1|state.HIGH2_STATE~regout )))) # (!\DoublePulse1|state.IDLE_STATE~regout  & (\DoublePulse1|risingflg~regout  
// & ((\DoublePulse1|LessThan0~8_combout ) # (!\DoublePulse1|state.HIGH2_STATE~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|state.IDLE_STATE~regout ),
	.datab(\DoublePulse1|risingflg~regout ),
	.datac(\DoublePulse1|LessThan0~8_combout ),
	.datad(\DoublePulse1|state.HIGH2_STATE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|state.IDLE_STATE~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|state.IDLE_STATE .lut_mask = "e0ee";
defparam \DoublePulse1|state.IDLE_STATE .operation_mode = "normal";
defparam \DoublePulse1|state.IDLE_STATE .output_mode = "reg_only";
defparam \DoublePulse1|state.IDLE_STATE .register_cascade_mode = "off";
defparam \DoublePulse1|state.IDLE_STATE .sum_lutc_input = "datac";
defparam \DoublePulse1|state.IDLE_STATE .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y8_N3
maxii_lcell \DoublePulse1|Selector36~0 (
// Equation(s):
// \DoublePulse1|Selector36~0_combout  = (\DoublePulse1|K1~regout  & ((\DoublePulse1|state.LOW_STATE~regout ) # ((!\DoublePulse1|state.IDLE_STATE~regout  & \DoublePulse1|risingflg~regout )))) # (!\DoublePulse1|K1~regout  & 
// (!\DoublePulse1|state.IDLE_STATE~regout  & (\DoublePulse1|risingflg~regout )))

	.clk(gnd),
	.dataa(\DoublePulse1|K1~regout ),
	.datab(\DoublePulse1|state.IDLE_STATE~regout ),
	.datac(\DoublePulse1|risingflg~regout ),
	.datad(\DoublePulse1|state.LOW_STATE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\DoublePulse1|Selector36~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|Selector36~0 .lut_mask = "ba30";
defparam \DoublePulse1|Selector36~0 .operation_mode = "normal";
defparam \DoublePulse1|Selector36~0 .output_mode = "comb_only";
defparam \DoublePulse1|Selector36~0 .register_cascade_mode = "off";
defparam \DoublePulse1|Selector36~0 .sum_lutc_input = "datac";
defparam \DoublePulse1|Selector36~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N8
maxii_lcell \DoublePulse1|K1 (
// Equation(s):
// \DoublePulse1|K1~regout  = DFFEAS((\DoublePulse1|Selector36~0_combout ) # ((\DoublePulse1|LessThan0~8_combout  & ((\DoublePulse1|state.HIGH_STATE~regout ) # (\DoublePulse1|state.HIGH2_STATE~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\DoublePulse1|Selector36~0_combout ),
	.datab(\DoublePulse1|state.HIGH_STATE~regout ),
	.datac(\DoublePulse1|state.HIGH2_STATE~regout ),
	.datad(\DoublePulse1|LessThan0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\DoublePulse1|K1~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \DoublePulse1|K1 .lut_mask = "feaa";
defparam \DoublePulse1|K1 .operation_mode = "normal";
defparam \DoublePulse1|K1 .output_mode = "reg_only";
defparam \DoublePulse1|K1 .register_cascade_mode = "off";
defparam \DoublePulse1|K1 .sum_lutc_input = "datac";
defparam \DoublePulse1|K1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \LessThan3~6 (
// Equation(s):
// \LessThan3~6_combout  = (\LessThan3~0_combout  & (((\LessThan3~5_combout ) # (\LessThan3~4_combout ))))

	.clk(gnd),
	.dataa(\LessThan3~0_combout ),
	.datab(vcc),
	.datac(\LessThan3~5_combout ),
	.datad(\LessThan3~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan3~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan3~6 .lut_mask = "aaa0";
defparam \LessThan3~6 .operation_mode = "normal";
defparam \LessThan3~6 .output_mode = "comb_only";
defparam \LessThan3~6 .register_cascade_mode = "off";
defparam \LessThan3~6 .sum_lutc_input = "datac";
defparam \LessThan3~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \ad_in~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\ad_in~combout ),
	.padio(ad_in));
// synopsys translate_off
defparam \ad_in~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \ad|rsr[15]~1 (
// Equation(s):
// \ad|rsr[15]~1_combout  = (!\ad|clk_div [5] & (\ad|clk_div [4] & (!\ad|ad_count [4] & \ad|rsr[15]~0_combout )))

	.clk(gnd),
	.dataa(\ad|clk_div [5]),
	.datab(\ad|clk_div [4]),
	.datac(\ad|ad_count [4]),
	.datad(\ad|rsr[15]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\ad|rsr[15]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15]~1 .lut_mask = "0400";
defparam \ad|rsr[15]~1 .operation_mode = "normal";
defparam \ad|rsr[15]~1 .output_mode = "comb_only";
defparam \ad|rsr[15]~1 .register_cascade_mode = "off";
defparam \ad|rsr[15]~1 .sum_lutc_input = "datac";
defparam \ad|rsr[15]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N8
maxii_lcell \ad|rsr[0] (
// Equation(s):
// \ad|rsr [0] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad_in~combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad_in~combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[0] .lut_mask = "0000";
defparam \ad|rsr[0] .operation_mode = "normal";
defparam \ad|rsr[0] .output_mode = "reg_only";
defparam \ad|rsr[0] .register_cascade_mode = "off";
defparam \ad|rsr[0] .sum_lutc_input = "datac";
defparam \ad|rsr[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \ad|rsr[1] (
// Equation(s):
// \ad|rsr [1] = DFFEAS((((\ad|rsr [0]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[1] .lut_mask = "ff00";
defparam \ad|rsr[1] .operation_mode = "normal";
defparam \ad|rsr[1] .output_mode = "reg_only";
defparam \ad|rsr[1] .register_cascade_mode = "off";
defparam \ad|rsr[1] .sum_lutc_input = "datac";
defparam \ad|rsr[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N4
maxii_lcell \ad|rsr[2] (
// Equation(s):
// \ad|rsr [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[2] .lut_mask = "0000";
defparam \ad|rsr[2] .operation_mode = "normal";
defparam \ad|rsr[2] .output_mode = "reg_only";
defparam \ad|rsr[2] .register_cascade_mode = "off";
defparam \ad|rsr[2] .sum_lutc_input = "datac";
defparam \ad|rsr[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \ad|rsr[3] (
// Equation(s):
// \ad|rsr [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[3] .lut_mask = "0000";
defparam \ad|rsr[3] .operation_mode = "normal";
defparam \ad|rsr[3] .output_mode = "reg_only";
defparam \ad|rsr[3] .register_cascade_mode = "off";
defparam \ad|rsr[3] .sum_lutc_input = "datac";
defparam \ad|rsr[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N9
maxii_lcell \ad|rsr[4] (
// Equation(s):
// \ad|rsr [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[4] .lut_mask = "0000";
defparam \ad|rsr[4] .operation_mode = "normal";
defparam \ad|rsr[4] .output_mode = "reg_only";
defparam \ad|rsr[4] .register_cascade_mode = "off";
defparam \ad|rsr[4] .sum_lutc_input = "datac";
defparam \ad|rsr[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \ad|rsr[5] (
// Equation(s):
// \ad|rsr [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [4]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[5] .lut_mask = "0000";
defparam \ad|rsr[5] .operation_mode = "normal";
defparam \ad|rsr[5] .output_mode = "reg_only";
defparam \ad|rsr[5] .register_cascade_mode = "off";
defparam \ad|rsr[5] .sum_lutc_input = "datac";
defparam \ad|rsr[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \ad|rsr[6] (
// Equation(s):
// \ad|rsr [6] = DFFEAS((((\ad|rsr [5]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[6] .lut_mask = "ff00";
defparam \ad|rsr[6] .operation_mode = "normal";
defparam \ad|rsr[6] .output_mode = "reg_only";
defparam \ad|rsr[6] .register_cascade_mode = "off";
defparam \ad|rsr[6] .sum_lutc_input = "datac";
defparam \ad|rsr[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \ad|rsr[7] (
// Equation(s):
// \ad|rsr [7] = DFFEAS((((\ad|rsr [6]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[7] .lut_mask = "ff00";
defparam \ad|rsr[7] .operation_mode = "normal";
defparam \ad|rsr[7] .output_mode = "reg_only";
defparam \ad|rsr[7] .register_cascade_mode = "off";
defparam \ad|rsr[7] .sum_lutc_input = "datac";
defparam \ad|rsr[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \ad|rsr[8] (
// Equation(s):
// \ad|rsr [8] = DFFEAS((((\ad|rsr [7]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[8] .lut_mask = "ff00";
defparam \ad|rsr[8] .operation_mode = "normal";
defparam \ad|rsr[8] .output_mode = "reg_only";
defparam \ad|rsr[8] .register_cascade_mode = "off";
defparam \ad|rsr[8] .sum_lutc_input = "datac";
defparam \ad|rsr[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \ad|rsr[9] (
// Equation(s):
// \ad|rsr [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[9] .lut_mask = "0000";
defparam \ad|rsr[9] .operation_mode = "normal";
defparam \ad|rsr[9] .output_mode = "reg_only";
defparam \ad|rsr[9] .register_cascade_mode = "off";
defparam \ad|rsr[9] .sum_lutc_input = "datac";
defparam \ad|rsr[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \ad|rsr[10] (
// Equation(s):
// \ad|rsr [10] = DFFEAS((((\ad|rsr [9]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[10] .lut_mask = "ff00";
defparam \ad|rsr[10] .operation_mode = "normal";
defparam \ad|rsr[10] .output_mode = "reg_only";
defparam \ad|rsr[10] .register_cascade_mode = "off";
defparam \ad|rsr[10] .sum_lutc_input = "datac";
defparam \ad|rsr[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N0
maxii_lcell \ad|rsr[11] (
// Equation(s):
// \ad|rsr [11] = DFFEAS((((\ad|rsr [10]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[11] .lut_mask = "ff00";
defparam \ad|rsr[11] .operation_mode = "normal";
defparam \ad|rsr[11] .output_mode = "reg_only";
defparam \ad|rsr[11] .register_cascade_mode = "off";
defparam \ad|rsr[11] .sum_lutc_input = "datac";
defparam \ad|rsr[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \ad|rsr[12] (
// Equation(s):
// \ad|rsr [12] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[12] .lut_mask = "0000";
defparam \ad|rsr[12] .operation_mode = "normal";
defparam \ad|rsr[12] .output_mode = "reg_only";
defparam \ad|rsr[12] .register_cascade_mode = "off";
defparam \ad|rsr[12] .sum_lutc_input = "datac";
defparam \ad|rsr[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \ad|rsr[13] (
// Equation(s):
// \ad|rsr [13] = DFFEAS((((\ad|rsr [12]))), GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[13] .lut_mask = "ff00";
defparam \ad|rsr[13] .operation_mode = "normal";
defparam \ad|rsr[13] .output_mode = "reg_only";
defparam \ad|rsr[13] .register_cascade_mode = "off";
defparam \ad|rsr[13] .sum_lutc_input = "datac";
defparam \ad|rsr[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \ad|volt[13] (
// Equation(s):
// \ad|volt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[13] .lut_mask = "0000";
defparam \ad|volt[13] .operation_mode = "normal";
defparam \ad|volt[13] .output_mode = "reg_only";
defparam \ad|volt[13] .register_cascade_mode = "off";
defparam \ad|volt[13] .sum_lutc_input = "datac";
defparam \ad|volt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \ad|rsr[14] (
// Equation(s):
// \ad|rsr [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [13], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [13]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[14] .lut_mask = "0000";
defparam \ad|rsr[14] .operation_mode = "normal";
defparam \ad|rsr[14] .output_mode = "reg_only";
defparam \ad|rsr[14] .register_cascade_mode = "off";
defparam \ad|rsr[14] .sum_lutc_input = "datac";
defparam \ad|rsr[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \ad|volt[14] (
// Equation(s):
// \ad|volt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[14] .lut_mask = "0000";
defparam \ad|volt[14] .operation_mode = "normal";
defparam \ad|volt[14] .output_mode = "reg_only";
defparam \ad|volt[14] .register_cascade_mode = "off";
defparam \ad|volt[14] .sum_lutc_input = "datac";
defparam \ad|volt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \ad|rsr[15] (
// Equation(s):
// \ad|rsr [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \ad|rsr[15]~1_combout , \ad|rsr [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ad|rsr[15]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|rsr [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|rsr[15] .lut_mask = "0000";
defparam \ad|rsr[15] .operation_mode = "normal";
defparam \ad|rsr[15] .output_mode = "reg_only";
defparam \ad|rsr[15] .register_cascade_mode = "off";
defparam \ad|rsr[15] .sum_lutc_input = "datac";
defparam \ad|rsr[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \ad|volt[15] (
// Equation(s):
// \ad|volt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [15], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [15]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[15] .lut_mask = "0000";
defparam \ad|volt[15] .operation_mode = "normal";
defparam \ad|volt[15] .output_mode = "reg_only";
defparam \ad|volt[15] .register_cascade_mode = "off";
defparam \ad|volt[15] .sum_lutc_input = "datac";
defparam \ad|volt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \ad|volt[12] (
// Equation(s):
// \LED1_reg~0  = (!\ad|volt [13] & (!\ad|volt [14] & (!C1_volt[12] & !\ad|volt [15])))

	.clk(\clk~combout ),
	.dataa(\ad|volt [13]),
	.datab(\ad|volt [14]),
	.datac(\ad|rsr [12]),
	.datad(\ad|volt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED1_reg~0 ),
	.regout(\ad|volt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[12] .lut_mask = "0001";
defparam \ad|volt[12] .operation_mode = "normal";
defparam \ad|volt[12] .output_mode = "comb_only";
defparam \ad|volt[12] .register_cascade_mode = "off";
defparam \ad|volt[12] .sum_lutc_input = "qfbk";
defparam \ad|volt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \ad|volt[3] (
// Equation(s):
// \ad|volt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[3] .lut_mask = "0000";
defparam \ad|volt[3] .operation_mode = "normal";
defparam \ad|volt[3] .output_mode = "reg_only";
defparam \ad|volt[3] .register_cascade_mode = "off";
defparam \ad|volt[3] .sum_lutc_input = "datac";
defparam \ad|volt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \ad|volt[1] (
// Equation(s):
// \ad|volt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [1], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\ad|rsr [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[1] .lut_mask = "0000";
defparam \ad|volt[1] .operation_mode = "normal";
defparam \ad|volt[1] .output_mode = "reg_only";
defparam \ad|volt[1] .register_cascade_mode = "off";
defparam \ad|volt[1] .sum_lutc_input = "datac";
defparam \ad|volt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \ad|volt[2] (
// Equation(s):
// \LessThan10~0  = (\ad|volt [3] & (C1_volt[2] & ((\ad|volt [0]) # (\ad|volt [1]))))
// \ad|volt [2] = DFFEAS(\LessThan10~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [2], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [3]),
	.datab(\ad|volt [0]),
	.datac(\ad|rsr [2]),
	.datad(\ad|volt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~0 ),
	.regout(\ad|volt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[2] .lut_mask = "a080";
defparam \ad|volt[2] .operation_mode = "normal";
defparam \ad|volt[2] .output_mode = "reg_and_comb";
defparam \ad|volt[2] .register_cascade_mode = "off";
defparam \ad|volt[2] .sum_lutc_input = "qfbk";
defparam \ad|volt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \ad|volt[0] (
// Equation(s):
// \LessThan8~1  = (\ad|volt [2]) # ((\ad|volt [1]) # ((C1_volt[0]) # (\ad|volt [3])))
// \ad|volt [0] = DFFEAS(\LessThan8~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [2]),
	.datab(\ad|volt [1]),
	.datac(\ad|rsr [0]),
	.datad(\ad|volt [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~1 ),
	.regout(\ad|volt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[0] .lut_mask = "fffe";
defparam \ad|volt[0] .operation_mode = "normal";
defparam \ad|volt[0] .output_mode = "reg_and_comb";
defparam \ad|volt[0] .register_cascade_mode = "off";
defparam \ad|volt[0] .sum_lutc_input = "qfbk";
defparam \ad|volt[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N8
maxii_lcell \ad|volt[5] (
// Equation(s):
// \ad|volt [5] = DFFEAS((((\ad|rsr [5]))), GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ad|rsr [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\ad|volt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[5] .lut_mask = "ff00";
defparam \ad|volt[5] .operation_mode = "normal";
defparam \ad|volt[5] .output_mode = "reg_only";
defparam \ad|volt[5] .register_cascade_mode = "off";
defparam \ad|volt[5] .sum_lutc_input = "datac";
defparam \ad|volt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \ad|volt[11] (
// Equation(s):
// \always2~0  = (\ad|volt [6] & (((C1_volt[11] & \ad|volt [5]))))
// \ad|volt [11] = DFFEAS(\always2~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [11], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [6]),
	.datab(vcc),
	.datac(\ad|rsr [11]),
	.datad(\ad|volt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~0 ),
	.regout(\ad|volt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[11] .lut_mask = "a000";
defparam \ad|volt[11] .operation_mode = "normal";
defparam \ad|volt[11] .output_mode = "reg_and_comb";
defparam \ad|volt[11] .register_cascade_mode = "off";
defparam \ad|volt[11] .sum_lutc_input = "qfbk";
defparam \ad|volt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N0
maxii_lcell \ad|volt[10] (
// Equation(s):
// \LED2_reg~0  = ((\ad|volt [11] & (C1_volt[10])))
// \ad|volt [10] = DFFEAS(\LED2_reg~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [10], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|volt [11]),
	.datac(\ad|rsr [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED2_reg~0 ),
	.regout(\ad|volt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[10] .lut_mask = "c0c0";
defparam \ad|volt[10] .operation_mode = "normal";
defparam \ad|volt[10] .output_mode = "reg_and_comb";
defparam \ad|volt[10] .register_cascade_mode = "off";
defparam \ad|volt[10] .sum_lutc_input = "qfbk";
defparam \ad|volt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \ad|volt[7] (
// Equation(s):
// \LessThan10~2  = (!\ad|volt [6] & (((!C1_volt[7]))))
// \ad|volt [7] = DFFEAS(\LessThan10~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [7], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [6]),
	.datab(vcc),
	.datac(\ad|rsr [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~2 ),
	.regout(\ad|volt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[7] .lut_mask = "0505";
defparam \ad|volt[7] .operation_mode = "normal";
defparam \ad|volt[7] .output_mode = "reg_and_comb";
defparam \ad|volt[7] .register_cascade_mode = "off";
defparam \ad|volt[7] .sum_lutc_input = "qfbk";
defparam \ad|volt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \ad|volt[9] (
// Equation(s):
// \always2~2  = (\ad|volt [8]) # ((\ad|volt [10]) # ((C1_volt[9]) # (\ad|volt [7])))
// \ad|volt [9] = DFFEAS(\always2~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [8]),
	.datab(\ad|volt [10]),
	.datac(\ad|rsr [9]),
	.datad(\ad|volt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~2 ),
	.regout(\ad|volt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[9] .lut_mask = "fffe";
defparam \ad|volt[9] .operation_mode = "normal";
defparam \ad|volt[9] .output_mode = "reg_and_comb";
defparam \ad|volt[9] .register_cascade_mode = "off";
defparam \ad|volt[9] .sum_lutc_input = "qfbk";
defparam \ad|volt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N3
maxii_lcell \ad|volt[8] (
// Equation(s):
// \LessThan8~0  = ((\ad|volt [9]) # ((C1_volt[8]) # (\ad|volt [10])))
// \ad|volt [8] = DFFEAS(\LessThan8~0 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [8], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\ad|volt [9]),
	.datac(\ad|rsr [8]),
	.datad(\ad|volt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~0 ),
	.regout(\ad|volt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[8] .lut_mask = "fffc";
defparam \ad|volt[8] .operation_mode = "normal";
defparam \ad|volt[8] .output_mode = "reg_and_comb";
defparam \ad|volt[8] .register_cascade_mode = "off";
defparam \ad|volt[8] .sum_lutc_input = "qfbk";
defparam \ad|volt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \ad|volt[4] (
// Equation(s):
// \LessThan10~1  = (!\ad|volt [8] & (!\ad|volt [9] & (!C1_volt[4] & !\ad|volt [5])))
// \ad|volt [4] = DFFEAS(\LessThan10~1 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [4], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [8]),
	.datab(\ad|volt [9]),
	.datac(\ad|rsr [4]),
	.datad(\ad|volt [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan10~1 ),
	.regout(\ad|volt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[4] .lut_mask = "0001";
defparam \ad|volt[4] .operation_mode = "normal";
defparam \ad|volt[4] .output_mode = "reg_and_comb";
defparam \ad|volt[4] .register_cascade_mode = "off";
defparam \ad|volt[4] .sum_lutc_input = "qfbk";
defparam \ad|volt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \ad|volt[6] (
// Equation(s):
// \LessThan8~2  = (C1_volt[6]) # ((\ad|volt [5] & (\ad|volt [4] & \LessThan8~1 )))
// \ad|volt [6] = DFFEAS(\LessThan8~2 , GLOBAL(\clk~combout ), VCC, , !\ad|cs_n~regout , \ad|rsr [6], , , VCC)

	.clk(\clk~combout ),
	.dataa(\ad|volt [5]),
	.datab(\ad|volt [4]),
	.datac(\ad|rsr [6]),
	.datad(\LessThan8~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\ad|cs_n~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~2 ),
	.regout(\ad|volt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \ad|volt[6] .lut_mask = "f8f0";
defparam \ad|volt[6] .operation_mode = "normal";
defparam \ad|volt[6] .output_mode = "reg_and_comb";
defparam \ad|volt[6] .register_cascade_mode = "off";
defparam \ad|volt[6] .sum_lutc_input = "qfbk";
defparam \ad|volt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \LED2_reg~1 (
// Equation(s):
// \LED2_reg~1_combout  = (\LED2_reg~0  & ((\LessThan10~0 ) # ((!\LessThan10~1 ) # (!\LessThan10~2 ))))

	.clk(gnd),
	.dataa(\LessThan10~0 ),
	.datab(\LessThan10~2 ),
	.datac(\LED2_reg~0 ),
	.datad(\LessThan10~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED2_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED2_reg~1 .lut_mask = "b0f0";
defparam \LED2_reg~1 .operation_mode = "normal";
defparam \LED2_reg~1 .output_mode = "comb_only";
defparam \LED2_reg~1 .register_cascade_mode = "off";
defparam \LED2_reg~1 .sum_lutc_input = "datac";
defparam \LED2_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \LessThan8~3 (
// Equation(s):
// \LessThan8~3_combout  = (\ad|volt [11] & ((\LessThan8~0 ) # ((\ad|volt [7] & \LessThan8~2 ))))

	.clk(gnd),
	.dataa(\LessThan8~0 ),
	.datab(\ad|volt [7]),
	.datac(\ad|volt [11]),
	.datad(\LessThan8~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan8~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan8~3 .lut_mask = "e0a0";
defparam \LessThan8~3 .operation_mode = "normal";
defparam \LessThan8~3 .output_mode = "comb_only";
defparam \LessThan8~3 .register_cascade_mode = "off";
defparam \LessThan8~3 .sum_lutc_input = "datac";
defparam \LessThan8~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \always2~1 (
// Equation(s):
// \always2~1_combout  = ((\always2~0  & ((\LessThan8~1 ) # (\ad|volt [4])))) # (!\LED1_reg~0 )

	.clk(gnd),
	.dataa(\LessThan8~1 ),
	.datab(\always2~0 ),
	.datac(\ad|volt [4]),
	.datad(\LED1_reg~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~1 .lut_mask = "c8ff";
defparam \always2~1 .operation_mode = "normal";
defparam \always2~1 .output_mode = "comb_only";
defparam \always2~1 .register_cascade_mode = "off";
defparam \always2~1 .sum_lutc_input = "datac";
defparam \always2~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = (\ad|volt [10]) # (((\LessThan8~1 ) # (!\LessThan10~2 )) # (!\LessThan10~1 ))

	.clk(gnd),
	.dataa(\ad|volt [10]),
	.datab(\LessThan10~1 ),
	.datac(\LessThan8~1 ),
	.datad(\LessThan10~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LessThan6~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LessThan6~0 .lut_mask = "fbff";
defparam \LessThan6~0 .operation_mode = "normal";
defparam \LessThan6~0 .output_mode = "comb_only";
defparam \LessThan6~0 .register_cascade_mode = "off";
defparam \LessThan6~0 .sum_lutc_input = "datac";
defparam \LessThan6~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \always2~3 (
// Equation(s):
// \always2~3_combout  = (\always2~1_combout ) # ((\ad|volt [11] & (\always2~2 )) # (!\ad|volt [11] & ((!\LessThan6~0_combout ))))

	.clk(gnd),
	.dataa(\ad|volt [11]),
	.datab(\always2~2 ),
	.datac(\always2~1_combout ),
	.datad(\LessThan6~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\always2~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \always2~3 .lut_mask = "f8fd";
defparam \always2~3 .operation_mode = "normal";
defparam \always2~3 .output_mode = "comb_only";
defparam \always2~3 .register_cascade_mode = "off";
defparam \always2~3 .sum_lutc_input = "datac";
defparam \always2~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \LED3_reg~4 (
// Equation(s):
// \LED3_reg~4_combout  = (\always2~3_combout ) # ((\LessThan3~0_combout  & ((\LessThan3~5_combout ) # (\LessThan3~4_combout ))))

	.clk(gnd),
	.dataa(\LessThan3~5_combout ),
	.datab(\LessThan3~0_combout ),
	.datac(\LessThan3~4_combout ),
	.datad(\always2~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED3_reg~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED3_reg~4 .lut_mask = "ffc8";
defparam \LED3_reg~4 .operation_mode = "normal";
defparam \LED3_reg~4 .output_mode = "comb_only";
defparam \LED3_reg~4 .register_cascade_mode = "off";
defparam \LED3_reg~4 .sum_lutc_input = "datac";
defparam \LED3_reg~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell LED1_reg(
// Equation(s):
// \LED1_reg~regout  = DFFEAS((!\LessThan3~6_combout  & (((\LED2_reg~1_combout  & \LessThan8~3_combout )) # (!\LED1_reg~0 ))), GLOBAL(\clk~combout ), VCC, , \LED3_reg~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan3~6_combout ),
	.datab(\LED1_reg~0 ),
	.datac(\LED2_reg~1_combout ),
	.datad(\LessThan8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LED3_reg~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED1_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED1_reg.lut_mask = "5111";
defparam LED1_reg.operation_mode = "normal";
defparam LED1_reg.output_mode = "reg_only";
defparam LED1_reg.register_cascade_mode = "off";
defparam LED1_reg.sum_lutc_input = "datac";
defparam LED1_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \LED2_reg~2 (
// Equation(s):
// \LED2_reg~2_combout  = (((\LED2_reg~1_combout ) # (!\LessThan8~3_combout )) # (!\LED1_reg~0 ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\LED1_reg~0 ),
	.datac(\LED2_reg~1_combout ),
	.datad(\LessThan8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED2_reg~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED2_reg~2 .lut_mask = "f3ff";
defparam \LED2_reg~2 .operation_mode = "normal";
defparam \LED2_reg~2 .output_mode = "comb_only";
defparam \LED2_reg~2 .register_cascade_mode = "off";
defparam \LED2_reg~2 .sum_lutc_input = "datac";
defparam \LED2_reg~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell LED2_reg(
// Equation(s):
// \LED2_reg~regout  = DFFEAS((!\LessThan3~6_combout  & ((\always2~3_combout  & ((!\LED2_reg~2_combout ))) # (!\always2~3_combout  & (\LED2_reg~regout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\LED2_reg~regout ),
	.datab(\always2~3_combout ),
	.datac(\LessThan3~6_combout ),
	.datad(\LED2_reg~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED2_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED2_reg.lut_mask = "020e";
defparam LED2_reg.operation_mode = "normal";
defparam LED2_reg.output_mode = "reg_only";
defparam LED2_reg.register_cascade_mode = "off";
defparam LED2_reg.sum_lutc_input = "datac";
defparam LED2_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \LED3_reg~2 (
// Equation(s):
// \LED3_reg~2_combout  = (((!\LED1_reg~0 ))) # (!\ad|volt [11])

	.clk(gnd),
	.dataa(\ad|volt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\LED1_reg~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\LED3_reg~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \LED3_reg~2 .lut_mask = "55ff";
defparam \LED3_reg~2 .operation_mode = "normal";
defparam \LED3_reg~2 .output_mode = "comb_only";
defparam \LED3_reg~2 .register_cascade_mode = "off";
defparam \LED3_reg~2 .sum_lutc_input = "datac";
defparam \LED3_reg~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell LED3_reg(
// Equation(s):
// \LED3_reg~regout  = DFFEAS((\LessThan6~0_combout  & (!\LED3_reg~2_combout  & (!\LessThan3~6_combout  & !\LessThan8~3_combout ))), GLOBAL(\clk~combout ), VCC, , \LED3_reg~4_combout , , , , )

	.clk(\clk~combout ),
	.dataa(\LessThan6~0_combout ),
	.datab(\LED3_reg~2_combout ),
	.datac(\LessThan3~6_combout ),
	.datad(\LessThan8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\LED3_reg~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED3_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED3_reg.lut_mask = "0002";
defparam LED3_reg.operation_mode = "normal";
defparam LED3_reg.output_mode = "reg_only";
defparam LED3_reg.register_cascade_mode = "off";
defparam LED3_reg.sum_lutc_input = "datac";
defparam LED3_reg.synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell LED4_reg(
// Equation(s):
// \LED4_reg~regout  = DFFEAS((((!\LED3_reg~4_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\LED3_reg~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\LED4_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam LED4_reg.lut_mask = "00ff";
defparam LED4_reg.operation_mode = "normal";
defparam LED4_reg.output_mode = "reg_only";
defparam LED4_reg.register_cascade_mode = "off";
defparam LED4_reg.sum_lutc_input = "datac";
defparam LED4_reg.synch_mode = "off";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \adclk~I (
	.datain(!\ad|adclk~regout ),
	.oe(vcc),
	.combout(),
	.padio(adclk));
// synopsys translate_off
defparam \adclk~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \tx~I (
	.datain(!\rs232|uart_tx_inst|tx~regout ),
	.oe(vcc),
	.combout(),
	.padio(tx));
// synopsys translate_off
defparam \tx~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \cs_n~I (
	.datain(!\ad|cs_n~regout ),
	.oe(vcc),
	.combout(),
	.padio(cs_n));
// synopsys translate_off
defparam \cs_n~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_1~I (
	.datain(\DoublePulse1|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_1));
// synopsys translate_off
defparam \K_1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_109,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_2~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(K_2));
// synopsys translate_off
defparam \K_2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_3~I (
	.datain(\DoublePulse1|K1~regout ),
	.oe(vcc),
	.combout(),
	.padio(K_3));
// synopsys translate_off
defparam \K_3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \K_4~I (
	.datain(gnd),
	.oe(vcc),
	.combout(),
	.padio(K_4));
// synopsys translate_off
defparam \K_4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED1~I (
	.datain(!\LED1_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED1));
// synopsys translate_off
defparam \LED1~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED2~I (
	.datain(!\LED2_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED2));
// synopsys translate_off
defparam \LED2~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED3~I (
	.datain(!\LED3_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED3));
// synopsys translate_off
defparam \LED3~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED4~I (
	.datain(!\LED4_reg~regout ),
	.oe(vcc),
	.combout(),
	.padio(LED4));
// synopsys translate_off
defparam \LED4~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \LED5~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(LED5));
// synopsys translate_off
defparam \LED5~I .operation_mode = "output";
// synopsys translate_on

endmodule
