<profile>

<section name = "Vivado HLS Report for 'pidfixed'" level="0">
<item name = "Date">Wed Jul 18 21:22:42 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">pidfixed</item>
<item name = "Solution">pidfixed</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">4.10</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">34, 34, 34, 34, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 9, -, -</column>
<column name="Expression">-, -, 0, 348</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 12, 5410, 4053</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 161</column>
<column name="Register">-, -, 921, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 9, 5, 8</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="pidfixed_CTRL_s_axi_U">pidfixed_CTRL_s_axi, 0, 0, 454, 648</column>
<column name="pidfixed_mul_16s_cud_U4">pidfixed_mul_16s_cud, 0, 4, 193, 21</column>
<column name="pidfixed_mul_16s_cud_U5">pidfixed_mul_16s_cud, 0, 4, 193, 21</column>
<column name="pidfixed_mul_16s_cud_U6">pidfixed_mul_16s_cud, 0, 4, 193, 21</column>
<column name="pidfixed_sdiv_24nbkb_U1">pidfixed_sdiv_24nbkb, 0, 0, 1459, 1114</column>
<column name="pidfixed_sdiv_24nbkb_U2">pidfixed_sdiv_24nbkb, 0, 0, 1459, 1114</column>
<column name="pidfixed_sdiv_24nbkb_U3">pidfixed_sdiv_24nbkb, 0, 0, 1459, 1114</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="pidfixed_mul_mul_dEe_U7">pidfixed_mul_mul_dEe, i0 * i1</column>
<column name="pidfixed_mul_mul_dEe_U9">pidfixed_mul_mul_dEe, i0 * i1</column>
<column name="pidfixed_mul_mul_dEe_U11">pidfixed_mul_mul_dEe, i0 * i1</column>
<column name="pidfixed_mul_mul_eOg_U8">pidfixed_mul_mul_eOg, i0 * i1</column>
<column name="pidfixed_mul_mul_eOg_U10">pidfixed_mul_mul_eOg, i0 * i1</column>
<column name="pidfixed_mul_mul_eOg_U12">pidfixed_mul_mul_eOg, i0 * i1</column>
<column name="pidfixed_mul_mul_fYi_U13">pidfixed_mul_mul_fYi, i0 * i1</column>
<column name="pidfixed_mul_mul_fYi_U14">pidfixed_mul_mul_fYi, i0 * i1</column>
<column name="pidfixed_mul_mul_fYi_U15">pidfixed_mul_mul_fYi, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_13_fu_513_p2">+, 0, 0, 37, 30, 30</column>
<column name="p_Val2_22_fu_546_p2">+, 0, 0, 37, 30, 30</column>
<column name="p_Val2_27_fu_635_p2">+, 0, 0, 16, 16, 16</column>
<column name="p_Val2_31_fu_655_p2">+, 0, 0, 16, 16, 16</column>
<column name="p_Val2_3_fu_480_p2">+, 0, 0, 37, 30, 30</column>
<column name="p_Val2_s_6_fu_645_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp1_fu_640_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp2_fu_650_p2">+, 0, 0, 16, 16, 16</column>
<column name="tmp_fu_630_p2">+, 0, 0, 16, 16, 16</column>
<column name="p_Val2_16_fu_318_p2">-, 0, 0, 24, 17, 17</column>
<column name="p_Val2_18_fu_249_p2">-, 0, 0, 23, 16, 16</column>
<column name="p_Val2_24_fu_352_p2">-, 0, 0, 24, 17, 17</column>
<column name="p_Val2_2_fu_225_p2">-, 0, 0, 23, 16, 16</column>
<column name="p_Val2_6_fu_284_p2">-, 0, 0, 24, 17, 17</column>
<column name="p_Val2_8_fu_237_p2">-, 0, 0, 23, 16, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">161, 36, 1, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Kd_pitch_V_read_reg_735">16, 0, 16, 0</column>
<column name="Kd_roll_V_read_reg_750">16, 0, 16, 0</column>
<column name="Kd_yaw_V_read_reg_720">16, 0, 16, 0</column>
<column name="Ki_pitch_V_read_reg_740">16, 0, 16, 0</column>
<column name="Ki_roll_V_read_reg_755">16, 0, 16, 0</column>
<column name="Ki_yaw_V_read_reg_725">16, 0, 16, 0</column>
<column name="Kp_pitch_V_read_reg_745">16, 0, 16, 0</column>
<column name="Kp_roll_V_read_reg_760">16, 0, 16, 0</column>
<column name="Kp_yaw_V_read_reg_730">16, 0, 16, 0</column>
<column name="ap_CS_fsm">35, 0, 35, 0</column>
<column name="dt_V_read_reg_714">16, 0, 16, 0</column>
<column name="integral_pitch_V">16, 0, 16, 0</column>
<column name="integral_roll_V">16, 0, 16, 0</column>
<column name="integral_yaw_V">16, 0, 16, 0</column>
<column name="p_Val2_10_reg_896">23, 0, 23, 0</column>
<column name="p_Val2_11_reg_928">16, 0, 16, 0</column>
<column name="p_Val2_14_reg_958">16, 0, 16, 0</column>
<column name="p_Val2_16_reg_834">17, 0, 17, 0</column>
<column name="p_Val2_17_reg_1018">23, 0, 23, 0</column>
<column name="p_Val2_18_reg_781">16, 0, 16, 0</column>
<column name="p_Val2_19_reg_906">23, 0, 23, 0</column>
<column name="p_Val2_24_reg_859">17, 0, 17, 0</column>
<column name="p_Val2_25_reg_1023">23, 0, 23, 0</column>
<column name="p_Val2_26_reg_933">16, 0, 16, 0</column>
<column name="p_Val2_27_reg_1028">16, 0, 16, 0</column>
<column name="p_Val2_28_reg_963">16, 0, 16, 0</column>
<column name="p_Val2_2_reg_765">16, 0, 16, 0</column>
<column name="p_Val2_30_reg_916">16, 0, 16, 0</column>
<column name="p_Val2_31_reg_1038">16, 0, 16, 0</column>
<column name="p_Val2_5_reg_953">16, 0, 16, 0</column>
<column name="p_Val2_6_reg_809">17, 0, 17, 0</column>
<column name="p_Val2_7_reg_1013">23, 0, 23, 0</column>
<column name="p_Val2_8_reg_773">16, 0, 16, 0</column>
<column name="p_Val2_s_6_reg_1033">16, 0, 16, 0</column>
<column name="p_Val2_s_reg_886">23, 0, 23, 0</column>
<column name="previous_error_pitch">16, 0, 16, 0</column>
<column name="previous_error_roll_s">16, 0, 16, 0</column>
<column name="previous_error_yaw_V">16, 0, 16, 0</column>
<column name="r_V_1_reg_968">23, 0, 23, 0</column>
<column name="r_V_2_reg_901">30, 0, 30, 0</column>
<column name="r_V_3_reg_973">23, 0, 23, 0</column>
<column name="r_V_4_reg_911">30, 0, 30, 0</column>
<column name="r_V_5_reg_978">23, 0, 23, 0</column>
<column name="r_V_reg_891">30, 0, 30, 0</column>
<column name="tmp_13_cast_reg_943">30, 0, 30, 0</column>
<column name="tmp_1_cast_reg_938">30, 0, 30, 0</column>
<column name="tmp_23_cast_reg_948">30, 0, 30, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWADDR">in, 8, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARADDR">in, 8, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pidfixed, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pidfixed, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pidfixed, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.10</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_9', pidfixed.cpp:92">bitconcatenate, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'r.V', pidfixed.cpp:92">sdiv, 4.10, 4.10, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
