

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul'
================================================================
* Date:           Thu May  9 14:19:12 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_32 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       76|       76|  0.760 us|  0.760 us|   77|   77|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5  |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
        |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3488|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   254|    2419|    6011|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     541|    -|
|Register         |        -|     -|    1941|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   254|    4360|   10040|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    10|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                           |control_s_axi                                  |        0|   0|  246|   424|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256     |fiat_25519_carry_mul_Pipeline_ARRAY_1_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273     |fiat_25519_carry_mul_Pipeline_ARRAY_2_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333      |fiat_25519_carry_mul_Pipeline_ARRAY_WRITE      |        0|   0|   34|   127|    0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290  |fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5  |        0|  76|  647|  3613|    0|
    |mem_m_axi_U                                               |mem_m_axi                                      |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_64_1_1_U116                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U117                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U118                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U119                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U120                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U121                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U122                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U123                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U124                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U125                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U126                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U127                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U128                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U129                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U130                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U131                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U132                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U133                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U134                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U135                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U136                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U137                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U138                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U139                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U140                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U141                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U142                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U143                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U144                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U145                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U146                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U147                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U148                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U149                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U150                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U151                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U152                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U153                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U154                                 |mul_32ns_32ns_64_1_1                           |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U156                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U157                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U159                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U160                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U162                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U163                                   |mul_32s_6ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U155                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U158                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U161                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U164                                   |mul_32s_7ns_32_1_1                             |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U165                                  |mul_39ns_6ns_44_1_1                            |        0|   2|    0|    27|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+
    |Total                                                     |                                               |        4| 254| 2419|  6011|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln49_10_fu_909_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_11_fu_915_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_12_fu_921_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_13_fu_927_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_15_fu_945_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_16_fu_951_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_17_fu_957_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_18_fu_715_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_19_fu_963_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_1_fu_817_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_21_fu_984_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_22_fu_990_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_23_fu_996_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln49_24_fu_1002_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_25_fu_721_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln49_26_fu_1008_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_28_fu_1024_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln49_29_fu_1030_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln49_30_fu_1036_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_31_fu_1042_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_32_fu_1048_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_33_fu_1053_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_34_fu_1059_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln49_3_fu_847_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_4_fu_853_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_6_fu_872_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_7_fu_878_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_8_fu_884_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln74_1_fu_1150_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_2_fu_1184_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_3_fu_1253_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_4_fu_1287_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_5_fu_1321_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_6_fu_1355_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_7_fu_1389_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_8_fu_1423_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln74_fu_1116_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln75_1_fu_1210_p2   |         +|   0|  0|  32|          25|          25|
    |add_ln75_fu_1501_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln76_1_fu_1216_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln76_fu_1534_p2     |         +|   0|  0|  33|          26|          26|
    |arr_1_fu_802_p2         |         +|   0|  0|  71|          64|          64|
    |arr_2_fu_823_p2         |         +|   0|  0|  64|          64|          64|
    |arr_3_fu_859_p2         |         +|   0|  0|  64|          64|          64|
    |arr_4_fu_890_p2         |         +|   0|  0|  64|          64|          64|
    |arr_5_fu_933_p2         |         +|   0|  0|  64|          64|          64|
    |arr_6_fu_968_p2         |         +|   0|  0|  64|          64|          64|
    |arr_7_fu_1013_p2        |         +|   0|  0|  64|          64|          64|
    |arr_8_fu_1065_p2        |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_1525_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1555_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1222_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_4_fu_1439_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_5_fu_1444_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_6_fu_1450_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_7_fu_1456_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_8_fu_1462_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_9_fu_1468_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_fu_1492_p2       |         +|   0|  0|  33|          26|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|3488|        3257|        3257|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  159|         35|    1|         35|
    |grp_fu_350_p0  |   14|          3|   32|         96|
    |grp_fu_350_p1  |   14|          3|   32|         96|
    |grp_fu_354_p0  |   14|          3|   32|         96|
    |grp_fu_354_p1  |   14|          3|   32|         96|
    |grp_fu_358_p0  |   14|          3|   32|         96|
    |grp_fu_358_p1  |   14|          3|   32|         96|
    |grp_fu_362_p0  |   14|          3|   32|         96|
    |grp_fu_362_p1  |   14|          3|   32|         96|
    |grp_fu_366_p0  |   14|          3|   32|         96|
    |grp_fu_366_p1  |   14|          3|   32|         96|
    |grp_fu_370_p0  |   14|          3|   32|         96|
    |grp_fu_370_p1  |   14|          3|   32|         96|
    |grp_fu_506_p0  |   14|          3|   32|         96|
    |grp_fu_511_p0  |   14|          3|   32|         96|
    |grp_fu_516_p0  |   14|          3|   32|         96|
    |mem_ARADDR     |   26|          5|   64|        320|
    |mem_ARLEN      |   20|          4|   32|        128|
    |mem_ARVALID    |   20|          4|    1|          4|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |   14|          3|    1|          3|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  541|        116|  681|       2232|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln49_18_reg_1881                                                   |  64|   0|   64|          0|
    |add_ln49_25_reg_1896                                                   |  64|   0|   64|          0|
    |add_ln75_1_reg_1988                                                    |  25|   0|   25|          0|
    |add_ln76_1_reg_1994                                                    |  26|   0|   26|          0|
    |ap_CS_fsm                                                              |  34|   0|   34|          0|
    |arr_1_reg_1932                                                         |  64|   0|   64|          0|
    |arr_2_reg_1937                                                         |  64|   0|   64|          0|
    |arr_3_reg_1942                                                         |  64|   0|   64|          0|
    |arr_4_reg_1947                                                         |  64|   0|   64|          0|
    |arr_5_reg_1952                                                         |  64|   0|   64|          0|
    |arr_6_reg_1957                                                         |  64|   0|   64|          0|
    |arr_7_reg_1962                                                         |  64|   0|   64|          0|
    |arr_8_reg_1967                                                         |  64|   0|   64|          0|
    |arr_reg_1840                                                           |  64|   0|   64|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_256_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_273_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_333_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_55_5_fu_290_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln74_3_reg_1978                                                   |  39|   0|   39|          0|
    |mul_ln49_20_reg_1861                                                   |  32|   0|   32|          0|
    |mul_ln49_26_reg_1866                                                   |  32|   0|   32|          0|
    |mul_ln49_28_reg_1871                                                   |  32|   0|   32|          0|
    |mul_ln49_36_reg_1876                                                   |  32|   0|   32|          0|
    |mul_ln49_44_reg_1886                                                   |  32|   0|   32|          0|
    |mul_ln49_46_reg_1891                                                   |  32|   0|   32|          0|
    |mul_ln49_49_reg_1901                                                   |  64|   0|   64|          0|
    |mul_ln49_56_reg_1906                                                   |  32|   0|   32|          0|
    |out1_w_1_reg_2049                                                      |  25|   0|   25|          0|
    |out1_w_2_reg_2054                                                      |  27|   0|   27|          0|
    |out1_w_3_reg_1999                                                      |  25|   0|   25|          0|
    |out1_w_4_reg_2009                                                      |  26|   0|   26|          0|
    |out1_w_5_reg_2014                                                      |  25|   0|   25|          0|
    |out1_w_6_reg_2019                                                      |  26|   0|   26|          0|
    |out1_w_7_reg_2024                                                      |  25|   0|   25|          0|
    |out1_w_8_reg_2029                                                      |  26|   0|   26|          0|
    |out1_w_9_reg_2034                                                      |  25|   0|   25|          0|
    |out1_w_reg_2044                                                        |  26|   0|   26|          0|
    |reg_561                                                                |  32|   0|   32|          0|
    |reg_565                                                                |  32|   0|   32|          0|
    |reg_569                                                                |  32|   0|   32|          0|
    |trunc_ln24_1_reg_1742                                                  |  62|   0|   62|          0|
    |trunc_ln31_1_reg_1748                                                  |  62|   0|   62|          0|
    |trunc_ln74_18_reg_2004                                                 |  39|   0|   39|          0|
    |trunc_ln74_9_reg_1983                                                  |  26|   0|   26|          0|
    |trunc_ln74_reg_1972                                                    |  26|   0|   26|          0|
    |trunc_ln87_1_reg_1754                                                  |  62|   0|   62|          0|
    |zext_ln49_10_reg_1845                                                  |  32|   0|   64|         32|
    |zext_ln49_11_reg_1852                                                  |  32|   0|   64|         32|
    |zext_ln49_1_reg_1809                                                   |  32|   0|   64|         32|
    |zext_ln49_2_reg_1814                                                   |  32|   0|   64|         32|
    |zext_ln49_7_reg_1821                                                   |  32|   0|   64|         32|
    |zext_ln49_9_reg_1833                                                   |  32|   0|   64|         32|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |1941|   0| 2133|        192|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                   mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                   mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                   mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                   mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                   mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                   mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                   mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                   mem|       pointer|
+-----------------------+-----+-----+------------+----------------------+--------------+

