#ifndef __lk_customize_build_spl_d9_ref_lk_customize_chipdev_ddr_dw_umctl2_module_config_h_H
#define __lk_customize_build_spl_d9_ref_lk_customize_chipdev_ddr_dw_umctl2_module_config_h_H
#define MODULE_COMPILEFLAGS ""
#define MODULE_CFLAGS ""
#define MODULE_CPPFLAGS ""
#define MODULE_ASMFLAGS ""
#define MODULE_LDFLAGS ""
#define MODULE_OPTFLAGS ""
#define MODULE_INCLUDES ""
#define MODULE_SRCDEPS ""
#define MODULE_DEPS ""
#define MODULE_SRCS "_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_SRC_DW_UMCTL2_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_SRC_RUN_DDR_INIT_SEQ_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_FW_S_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_LPDDR4_PMU_TRAIN_STRINGS_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_LPDDR4_PMU_TRAIN_2D_STRING_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_LPDDR4X_PMU_TRAIN_1D_STRING_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_LPDDR4X_PMU_TRAIN_2D_STRING_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_DDR4_PMU_TRAIN_1D_STRING_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_DDR4_PMU_TRAIN_2D_STRING_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_DDR3_PMU_TRAIN_1D_STRING_C_LK_CUSTOMIZE_CHIPDEV_DDR_DW_UMCTL2_FW_STREAMING_STR_C"
#endif
