
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003546                       # Number of seconds simulated
sim_ticks                                  3545682195                       # Number of ticks simulated
final_tick                               531461938854                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  64771                       # Simulator instruction rate (inst/s)
host_op_rate                                    81975                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 227384                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877228                       # Number of bytes of host memory used
host_seconds                                 15593.35                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1278269066                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       134400                       # Number of bytes read from this memory
system.physmem.bytes_read::total               135936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        91648                       # Number of bytes written to this memory
system.physmem.bytes_written::total             91648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1050                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1062                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             716                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  716                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       433203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     37905258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38338461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       433203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             433203                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25847776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25847776                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25847776                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       433203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     37905258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               64186238                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                  8502836                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3123658                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2542489                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       209800                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1278526                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1222029                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           317233                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9232                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3445269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17065603                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3123658                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1539262                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3578860                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1079648                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         528065                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1682895                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         83045                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8418523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.498314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.304900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4839663     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           191463      2.27%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           248267      2.95%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           375665      4.46%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           367286      4.36%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           282292      3.35%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           162729      1.93%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           249116      2.96%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1702042     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8418523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.367367                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.007048                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3560421                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        517921                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3446887                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         27203                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         866085                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       527818                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           218                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20405822                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1192                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         866085                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3749779                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          103043                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       139195                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3280323                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        280093                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19806063                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            70                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         120122                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         88334                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents           15                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27590746                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92222269                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92222269                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17072327                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10518377                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4220                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2399                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            802507                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1840604                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       970892                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        18805                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       334743                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18403831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14779986                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        27758                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6041654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18397172                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          681                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8418523                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.755651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.896139                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2926172     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1848897     21.96%     56.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1200615     14.26%     70.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       812155      9.65%     80.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       760775      9.04%     89.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       408291      4.85%     94.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       296778      3.53%     98.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        90549      1.08%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        74291      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8418523                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           72650     68.74%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15781     14.93%     83.68% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17251     16.32%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12300741     83.23%     83.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       208771      1.41%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1457465      9.86%     94.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       811342      5.49%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14779986                       # Type of FU issued
system.switch_cpus.iq.rate                   1.738242                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              105682                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007150                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38111933                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24449583                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14364351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14885668                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        50456                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       713329                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       248131                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         866085                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           60417                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         10092                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18407849                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       119762                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1840604                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       970892                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2347                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           7642                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126061                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       120880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       246941                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14495337                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1373080                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       284647                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     5                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2166120                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2028819                       # Number of branches executed
system.switch_cpus.iew.exec_stores             793040                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.704765                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14368287                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14364351                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9224092                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          25904965                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.689360                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356074                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12290937                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6116928                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3332                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       213093                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7552438                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.627413                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.151125                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2913884     38.58%     38.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2171598     28.75%     67.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       797249     10.56%     77.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       456195      6.04%     83.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       381990      5.06%     88.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       189785      2.51%     91.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       187004      2.48%     93.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        80517      1.07%     95.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       374216      4.95%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7552438                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12290937                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1850032                       # Number of memory references committed
system.switch_cpus.commit.loads               1127275                       # Number of loads committed
system.switch_cpus.commit.membars                1666                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1762761                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11078752                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       250825                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        374216                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25586087                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            37682319                       # The number of ROB writes
system.switch_cpus.timesIdled                    3317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   84313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12290937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.850284                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.850284                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.176078                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.176078                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65226562                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19836070                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18850094                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3332                       # number of misc regfile writes
system.l2.replacements                           1062                       # number of replacements
system.l2.tagsinuse                       8191.830317                       # Cycle average of tags in use
system.l2.total_refs                           496474                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9254                       # Sample count of references to valid blocks.
system.l2.avg_refs                          53.649665                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           539.231393                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      11.970242                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     538.055354                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7102.573329                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.065824                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001461                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.065681                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.867013                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999979                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data         4307                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    4307                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2540                       # number of Writeback hits
system.l2.Writeback_hits::total                  2540                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data          4307                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4307                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data         4307                       # number of overall hits
system.l2.overall_hits::total                    4307                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1047                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1059                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1050                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1062                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1050                       # number of overall misses
system.l2.overall_misses::total                  1062                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst       539760                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     37491321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        38031081                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       161002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        161002                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       539760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     37652323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         38192083                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       539760                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     37652323                       # number of overall miss cycles
system.l2.overall_miss_latency::total        38192083                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         5354                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5366                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2540                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2540                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         5357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5369                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         5357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5369                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.195555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.197354                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.196005                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.197802                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.196005                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.197802                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst        44980                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 35808.329513                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 35912.257790                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 53667.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53667.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        44980                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 35859.355238                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 35962.413371                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        44980                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 35859.355238                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 35962.413371                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  716                       # number of writebacks
system.l2.writebacks::total                       716                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1047                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1059                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1050                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1062                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1050                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1062                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       469805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     31378872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     31848677                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       143281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       143281                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       469805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     31522153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     31991958                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       469805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     31522153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     31991958                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.195555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.197354                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.196005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.197802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.196005                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.197802                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39150.416667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29970.269341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 30074.293673                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 47760.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 47760.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39150.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 30021.098095                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 30124.254237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39150.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 30021.098095                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 30124.254237                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                494.970221                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001690497                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    495                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2023617.165657                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    11.970221                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.019183                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.793222                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1682880                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1682880                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1682880                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1682880                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1682880                       # number of overall hits
system.cpu.icache.overall_hits::total         1682880                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           15                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           15                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             15                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           15                       # number of overall misses
system.cpu.icache.overall_misses::total            15                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       712411                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       712411                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       712411                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       712411                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       712411                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       712411                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1682895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1682895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1682895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1682895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1682895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1682895                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 47494.066667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47494.066667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 47494.066667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47494.066667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 47494.066667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47494.066667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       553100                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       553100                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       553100                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       553100                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       553100                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       553100                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 46091.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46091.666667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 46091.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46091.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 46091.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46091.666667                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   5357                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                157739935                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   5613                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               28102.607340                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   226.753391                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      29.246609                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.885755                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.114245                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1044342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1044342                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       718997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718997                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1760                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1760                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1666                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1666                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1763339                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1763339                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1763339                       # number of overall hits
system.cpu.dcache.overall_hits::total         1763339                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        13657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13657                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        13980                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          13980                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        13980                       # number of overall misses
system.cpu.dcache.overall_misses::total         13980                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    424147373                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    424147373                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     17472508                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17472508                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    441619881                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    441619881                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    441619881                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    441619881                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1057999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1057999                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       719320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1666                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1777319                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1777319                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1777319                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1777319                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012908                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007866                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31057.140880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31057.140880                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 54094.452012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54094.452012                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 31589.404936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31589.404936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 31589.404936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31589.404936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2540                       # number of writebacks
system.cpu.dcache.writebacks::total              2540                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         8303                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8303                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         8623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8623                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         8623                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8623                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         5354                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5354                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         5357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5357                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         5357                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5357                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     73913080                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     73913080                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       166593                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       166593                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     74079673                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     74079673                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     74079673                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     74079673                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005060                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003014                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003014                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003014                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003014                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13805.207322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13805.207322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        55531                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        55531                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 13828.574389                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13828.574389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 13828.574389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13828.574389                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
