Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Mon May 12 10:04:50 2014
| Host         : ubuntu running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file dmas_wrapper_timing_summary_routed.rpt -pb dmas_wrapper_timing_summary_routed.pb
| Design       : dmas_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.08 2013-09-28
------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 8 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.529      -11.406                     76                33094        0.027        0.000                      0                33094        3.750        0.000                       0                 14463  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.529      -11.406                     76                32622        0.027        0.000                      0                32622        3.750        0.000                       0                 14463  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.261        0.000                      0                  472        0.167        0.000                      0                  472  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           76  Failing Endpoints,  Worst Slack       -0.529ns,  Total Violation      -11.406ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.529ns  (required time - arrival time)
  Source:                 dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmas_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NARROW_CNT.narrow_addr_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.365ns  (logic 4.001ns (38.600%)  route 6.364ns (61.400%))
  Logic Levels:           15  (CARRY4=3 LUT3=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.006ns = ( 14.006 - 10.000 ) 
    Source Clock Delay      (SCD):    4.576ns
    Clock Pessimism Removal (CPR):    0.528ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       1.695     4.576    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X67Y74                                                      r  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y74         FDRE (Prop_fdre_C_Q)         0.419     4.995 f  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]/Q
                         net (fo=5, routed)           0.814     5.809    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands_reg[4]
    SLICE_X64Y74         LUT3 (Prop_lut3_I2_O)        0.299     6.108 r  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[3]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     6.108    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_m_axi_arlen[3]_INST_0_i_24
    SLICE_X64Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.658 r  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[3]_INST_0_i_22/CO[3]
                         net (fo=1, routed)           0.301     6.959    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/last_incr_split0__0
    SLICE_X65Y73         LUT5 (Prop_lut5_I1_O)        0.429     7.388 r  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.263     7.651    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_m_axi_arlen[3]_INST_0_i_16
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.124     7.775 f  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[3]_INST_0_i_10/O
                         net (fo=13, routed)          0.404     8.179    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_m_axi_arlen[3]_INST_0_i_10
    SLICE_X66Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.303 f  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[7]_INST_0_i_9/O
                         net (fo=7, routed)           0.458     8.761    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_m_axi_arlen[7]_INST_0_i_9
    SLICE_X67Y72         LUT5 (Prop_lut5_I1_O)        0.124     8.885 r  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.626     9.511    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/base_len[0]
    SLICE_X66Y71         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.061 r  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[3]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    10.061    dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/n_0_m_axi_arlen[3]_INST_0
    SLICE_X66Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.392 r  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/m_axi_arlen[7]_INST_0/O[3]
                         net (fo=4, routed)           0.460    10.851    dmas_i/axi_bram_ctrl_0/s_axi_arlen[7]
    SLICE_X67Y71         LUT3 (Prop_lut3_I2_O)        0.307    11.158 r  dmas_i/axi_bram_ctrl_0/brst_cnt[7]_i_4/O
                         net (fo=10, routed)          0.712    11.870    dmas_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/curr_arlen[7]
    SLICE_X67Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.994 r  dmas_i/axi_bram_ctrl_0/GEN_NARROW_CNT.narrow_addr_int[1]_i_117/O
                         net (fo=1, routed)           0.409    12.404    dmas_i/axi_bram_ctrl_0/n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_117
    SLICE_X65Y68         LUT5 (Prop_lut5_I0_O)        0.124    12.528 r  dmas_i/axi_bram_ctrl_0/GEN_NARROW_CNT.narrow_addr_int[1]_i_53__0/O
                         net (fo=1, routed)           0.536    13.064    dmas_i/axi_bram_ctrl_0/n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_53__0
    SLICE_X67Y67         LUT6 (Prop_lut6_I5_O)        0.124    13.188 r  dmas_i/axi_bram_ctrl_0/GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0/O
                         net (fo=1, routed)           0.933    14.120    dmas_i/axi_bram_ctrl_0/n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_16__0
    SLICE_X83Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.244 r  dmas_i/axi_bram_ctrl_0/GEN_NARROW_CNT.narrow_addr_int[1]_i_7/O
                         net (fo=2, routed)           0.161    14.405    dmas_i/axi_bram_ctrl_0/n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_7
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.529 r  dmas_i/axi_bram_ctrl_0/GEN_NARROW_CNT.narrow_addr_int[1]_i_3__0/O
                         net (fo=1, routed)           0.288    14.818    dmas_i/axi_bram_ctrl_0/n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_3__0
    SLICE_X85Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.942 r  dmas_i/axi_bram_ctrl_0/GEN_NARROW_CNT.narrow_addr_int[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.942    dmas_i/axi_bram_ctrl_0/n_0_GEN_NARROW_CNT.narrow_addr_int[1]_i_1__0
    SLICE_X85Y66         FDRE                                         r  dmas_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NARROW_CNT.narrow_addr_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0                                          0.000    10.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.467 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       1.539    14.006    dmas_i/axi_bram_ctrl_0/s_axi_aclk
    SLICE_X85Y66                                                      r  dmas_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NARROW_CNT.narrow_addr_int_reg[1]/C
                         clock pessimism              0.528    14.534    
                         clock uncertainty           -0.154    14.380    
    SLICE_X85Y66         FDRE (Setup_fdre_C_D)        0.032    14.412    dmas_i/axi_bram_ctrl_0/U0/gext_inst.abcv3_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NARROW_CNT.narrow_addr_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -14.942    
  -------------------------------------------------------------------
                         slack                                 -0.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmas_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.128%)  route 0.200ns (51.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       0.635     1.830    dmas_i/axi_dma_0/U0/m_axi_s2mm_aclk
    SLICE_X51Y101                                                     r  dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.141     1.971 r  dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]/Q
                         net (fo=1, routed)           0.200     2.172    dmas_i/axi_dma_0/U0/m_axis_s2mm_sts_tdata_int[9]
    SLICE_X47Y102        LUT3 (Prop_lut3_I0_O)        0.045     2.217 r  dmas_i/axi_dma_0/U0/INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.217    dmas_i/axi_dma_0/U0/n_0_INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1
    SLICE_X47Y102        FDRE                                         r  dmas_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       0.911     2.284    dmas_i/axi_dma_0/U0/s_axi_lite_aclk
    SLICE_X47Y102                                                     r  dmas_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]/C
                         clock pessimism             -0.187     2.098    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.092     2.190    dmas_i/axi_dma_0/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y19  dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X62Y75  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X62Y78  dmas_i/axi_mem_intercon/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.261ns  (required time - arrival time)
  Source:                 dmas_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.178ns  (logic 0.642ns (7.850%)  route 7.536ns (92.150%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.186ns = ( 14.186 - 10.000 ) 
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       1.781     4.662    dmas_i/proc_sys_reset/U0/slowest_sync_clk
    SLICE_X98Y62                                                      r  dmas_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y62         FDRE (Prop_fdre_C_Q)         0.518     5.180 r  dmas_i/proc_sys_reset/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=118, routed)         5.461    10.641    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/s_axi_aresetn
    SLICE_X36Y140        LUT1 (Prop_lut1_I0_O)        0.124    10.765 f  dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/incr_need_to_split_q_i_1/O
                         net (fo=157, routed)         2.075    12.840    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/n_0_incr_need_to_split_q_i_1
    SLICE_X80Y144        FDPE                                         f  dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0                                          0.000    10.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    12.376    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.467 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       1.719    14.186    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X80Y144                                                     r  dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg/C
                         clock pessimism              0.428    14.614    
                         clock uncertainty           -0.154    14.460    
    SLICE_X80Y144        FDPE (Recov_fdpe_C_PRE)     -0.359    14.101    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  1.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.694%)  route 0.195ns (54.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       0.636     1.831    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X46Y139                                                     r  dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y139        FDPE (Prop_fdpe_C_Q)         0.164     1.995 f  dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.195     2.190    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/RD_RST
    SLICE_X50Y139        FDCE                                         f  dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0                                          0.000     0.000 r  dmas_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    dmas_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  dmas_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=14464, routed)       0.904     2.277    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/s_axi_aclk
    SLICE_X50Y139                                                     r  dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.187     2.091    
    SLICE_X50Y139        FDCE (Remov_fdce_C_CLR)     -0.067     2.024    dmas_i/processing_system7_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.167    





