{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509414868089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509414868089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 21:54:27 2017 " "Processing started: Mon Oct 30 21:54:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509414868089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509414868089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cam482 -c cam482 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cam482 -c cam482" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509414868089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509414868489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509414868489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_reg_file-rtl " "Found design unit 1: one_bit_reg_file-rtl" {  } { { "one_bit_reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/one_bit_reg_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_reg_file " "Found entity 1: one_bit_reg_file" {  } { { "one_bit_reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/one_bit_reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509414877562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rtl " "Found design unit 1: reg_file-rtl" {  } { { "reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509414877562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam482.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam482.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam482-rtl " "Found design unit 1: cam482-rtl" {  } { { "cam482.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/cam482.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""} { "Info" "ISGN_ENTITY_NAME" "1 cam482 " "Found entity 1: cam482" {  } { { "cam482.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/cam482.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509414877562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_file-rtl " "Found design unit 1: key_file-rtl" {  } { { "key_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/key_file.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_file " "Found entity 1: key_file" {  } { { "key_file.vhd" "" { Text "C:/Users/jld60/Documents/project_workspace/cam482/key_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509414877562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509414877562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cam482 " "Elaborating entity \"cam482\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509414877593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_file key_file:key_file_inst " "Elaborating entity \"key_file\" for hierarchy \"key_file:key_file_inst\"" {  } { { "cam482.vhd" "key_file_inst" { Text "C:/Users/jld60/Documents/project_workspace/cam482/cam482.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509414877609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file_inst " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file_inst\"" {  } { { "cam482.vhd" "reg_file_inst" { Text "C:/Users/jld60/Documents/project_workspace/cam482/cam482.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509414877609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_reg_file one_bit_reg_file:valid_file_inst " "Elaborating entity \"one_bit_reg_file\" for hierarchy \"one_bit_reg_file:valid_file_inst\"" {  } { { "cam482.vhd" "valid_file_inst" { Text "C:/Users/jld60/Documents/project_workspace/cam482/cam482.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509414877625 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "one_bit_reg_file:hit_file_inst\|Ram0 " "RAM logic \"one_bit_reg_file:hit_file_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "one_bit_reg_file.vhd" "Ram0" { Text "C:/Users/jld60/Documents/project_workspace/cam482/one_bit_reg_file.vhd" 143 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509414878047 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "one_bit_reg_file:valid_file_inst\|Ram0 " "RAM logic \"one_bit_reg_file:valid_file_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "one_bit_reg_file.vhd" "Ram0" { Text "C:/Users/jld60/Documents/project_workspace/cam482/one_bit_reg_file.vhd" 143 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509414878047 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reg_file:reg_file_inst\|Ram0 " "RAM logic \"reg_file:reg_file_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "reg_file.vhd" "Ram0" { Text "C:/Users/jld60/Documents/project_workspace/cam482/reg_file.vhd" 233 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509414878047 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "key_file:key_file_inst\|Ram0 " "RAM logic \"key_file:key_file_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "key_file.vhd" "Ram0" { Text "C:/Users/jld60/Documents/project_workspace/cam482/key_file.vhd" 243 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1509414878047 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1509414878047 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509414882254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509414883955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509414883955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2686 " "Implemented 2686 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "125 " "Implemented 125 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509414884141 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509414884141 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2494 " "Implemented 2494 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509414884141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509414884141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "932 " "Peak virtual memory: 932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509414884141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 21:54:44 2017 " "Processing ended: Mon Oct 30 21:54:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509414884141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509414884141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509414884141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509414884141 ""}
