Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 18 23:39:57 2024
| Host         : DESKTOP-DNC9NIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_train_gen_timing_summary_routed.rpt -pb pulse_train_gen_timing_summary_routed.pb -rpx pulse_train_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_train_gen
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.912        0.000                      0                    4        0.280        0.000                      0                    4       41.160        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.912        0.000                      0                    4        0.280        0.000                      0                    4       41.160        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.912ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.545     5.089    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  count_reg[1]/Q
                         net (fo=4, routed)           0.697     6.204    count_reg_n_0_[1]
    SLICE_X36Y83         LUT5 (Prop_lut5_I2_O)        0.296     6.500 r  active_i_1/O
                         net (fo=1, routed)           0.000     6.500    active_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000    83.330    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428    88.122    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  active_reg/C
                         clock pessimism              0.296    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.029    88.412    active_reg
  -------------------------------------------------------------------
                         required time                         88.412    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                 81.912    

Slack (MET) :             81.921ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.715ns (50.903%)  route 0.690ns (49.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.545     5.089    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  count_reg[1]/Q
                         net (fo=4, routed)           0.690     6.197    count_reg_n_0_[1]
    SLICE_X36Y83         LUT4 (Prop_lut4_I2_O)        0.296     6.493 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.493    count[0]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000    83.330    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428    88.122    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.296    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.031    88.414    count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.414    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                 81.921    

Slack (MET) :             81.930ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.545     5.089    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  count_reg[1]/Q
                         net (fo=4, routed)           0.697     6.204    count_reg_n_0_[1]
    SLICE_X36Y83         LUT4 (Prop_lut4_I2_O)        0.324     6.528 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.528    count[2]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000    83.330    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428    88.122    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.296    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.075    88.458    count_reg[2]
  -------------------------------------------------------------------
                         required time                         88.458    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 81.930    

Slack (MET) :             81.937ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 88.122 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.448    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.545     5.089    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  count_reg[1]/Q
                         net (fo=4, routed)           0.690     6.197    count_reg_n_0_[1]
    SLICE_X36Y83         LUT3 (Prop_lut3_I1_O)        0.324     6.521 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.521    count[1]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000    83.330    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868    86.604    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428    88.122    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.296    88.419    
                         clock uncertainty           -0.035    88.383    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)        0.075    88.458    count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.458    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                 81.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.460    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  active_reg/Q
                         net (fo=2, routed)           0.185     1.785    active
    SLICE_X36Y83         LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  active_i_1/O
                         net (fo=1, routed)           0.000     1.830    active_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  active_reg/C
                         clock pessimism             -0.512     1.460    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.091     1.551    active_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.460    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.128     1.588 r  count_reg[2]/Q
                         net (fo=3, routed)           0.172     1.760    count_reg_n_0_[2]
    SLICE_X36Y83         LUT4 (Prop_lut4_I1_O)        0.102     1.862 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.862    count[2]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.512     1.460    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.107     1.567    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.460    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.128     1.588 f  count_reg[2]/Q
                         net (fo=3, routed)           0.173     1.761    count_reg_n_0_[2]
    SLICE_X36Y83         LUT4 (Prop_lut4_I1_O)        0.099     1.860 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    count[0]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.512     1.460    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.092     1.552    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.878    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.556     1.460    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  count_reg[0]/Q
                         net (fo=4, routed)           0.236     1.836    count_reg_n_0_[0]
    SLICE_X36Y83         LUT3 (Prop_lut3_I0_O)        0.043     1.879 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    count[1]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.512     1.460    
    SLICE_X36Y83         FDRE (Hold_fdre_C_D)         0.107     1.567    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { MASTER_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  MASTER_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y83   active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y83   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y83   count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X36Y83   count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X36Y83   count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X36Y83   count_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            TRIGGER_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.752ns  (logic 4.975ns (51.015%)  route 4.777ns (48.985%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           4.777     6.240    TRIGGER_OUT_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512     9.752 r  TRIGGER_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     9.752    TRIGGER_OUT
    M3                                                                r  TRIGGER_OUT (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            TRIGGER_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.220ns  (logic 1.444ns (44.846%)  route 1.776ns (55.154%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           1.776     2.007    TRIGGER_OUT_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.220 r  TRIGGER_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.220    TRIGGER_OUT
    M3                                                                r  TRIGGER_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MASTER_CLK
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RAM_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.661ns  (logic 5.103ns (43.764%)  route 6.558ns (56.236%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  MASTER_CLK (IN)
                         net (fo=0)                   0.000    41.660    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           3.865    47.001    MASTER_CLK_IBUF
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.124    47.125 f  RAM_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.693    49.818    RAM_CLK_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    53.321 f  RAM_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    53.321    RAM_CLK
    L3                                                                f  RAM_CLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MASTER_CLK
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RAM_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.965ns  (logic 1.493ns (37.664%)  route 2.472ns (62.336%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.645     1.889    MASTER_CLK_IBUF
    SLICE_X36Y83         LUT2 (Prop_lut2_I0_O)        0.045     1.934 r  RAM_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.827     2.761    RAM_CLK_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.965 r  RAM_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    RAM_CLK
    L3                                                                r  RAM_CLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.613ns (35.923%)  route 2.877ns (64.077%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           2.877     4.340    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.150     4.490 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.490    count[2]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428     4.792    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.464ns  (logic 1.587ns (35.550%)  route 2.877ns (64.450%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           2.877     4.340    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.124     4.464 r  active_i_1/O
                         net (fo=1, routed)           0.000     4.464    active_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428     4.792    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  active_reg/C

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.357ns  (logic 1.615ns (37.070%)  route 2.742ns (62.930%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           2.742     4.205    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.357 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.357    count[1]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428     4.792    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 1.587ns (36.663%)  route 2.742ns (63.337%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           2.742     4.205    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.124     4.329 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.329    count[0]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           1.868     3.274    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.428     4.792    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.274ns (19.032%)  route 1.166ns (80.968%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           1.166     1.397    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.043     1.440 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.440    count[1]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.276ns (19.145%)  route 1.166ns (80.855%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           1.166     1.397    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.045     1.442 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.442    count[0]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.276ns (18.521%)  route 1.214ns (81.479%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           1.214     1.445    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.490 r  active_i_1/O
                         net (fo=1, routed)           0.000     1.490    active_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  active_reg/C

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.277ns (18.576%)  route 1.214ns (81.424%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trigger_IBUF_inst/O
                         net (fo=5, routed)           1.214     1.445    TRIGGER_OUT_OBUF
    SLICE_X36Y83         LUT4 (Prop_lut4_I3_O)        0.046     1.491 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.491    count[2]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.120    MASTER_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  MASTER_CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.822     1.972    MASTER_CLK_IBUF_BUFG
    SLICE_X36Y83         FDRE                                         r  count_reg[2]/C





