(edif TwoInput4BitMUX
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 10 2 20 43 45)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure TwoInput4BitMUX.ngc TwoInput4BitMUX.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell NAND3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell NAND4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library TwoInput4BitMUX_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell TwoInput4BitMUX
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port a
              (direction INPUT)
            )
            (port b
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port (rename &_A "_A")
              (direction INPUT)
            )
            (port (rename &_B "_B")
              (direction INPUT)
            )
            (port (rename &_C "_C")
              (direction INPUT)
            )
            (port (rename &_D "_D")
              (direction INPUT)
            )
            (designator "xc3s100e-4-cp132")
            (property TYPE (string "TwoInput4BitMUX") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "TwoInput4BitMUX_TwoInput4BitMUX") (owner "Xilinx"))
          )
          (contents
            (instance XLXI_1
              (viewRef view_1 (cellRef NAND3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_2
              (viewRef view_1 (cellRef NAND3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_3
              (viewRef view_1 (cellRef NAND3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_4
              (viewRef view_1 (cellRef NAND3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_5
              (viewRef view_1 (cellRef NAND4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_6
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XLXI_7
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename a_IBUF_renamed_0 "a_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_IBUF_renamed_1 "b_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &A_IBUF_renamed_2 "&A_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &B_IBUF_renamed_3 "&B_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &C_IBUF_renamed_4 "&C_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename &D_IBUF_renamed_5 "&D_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Q_OBUF_renamed_6 "Q_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net &A_IBUF
              (joined
                (portRef I0 (instanceRef XLXI_1))
                (portRef O (instanceRef &A_IBUF_renamed_2))
              )
            )
            (net &B_IBUF
              (joined
                (portRef I0 (instanceRef XLXI_2))
                (portRef O (instanceRef &B_IBUF_renamed_3))
              )
            )
            (net &C_IBUF
              (joined
                (portRef I0 (instanceRef XLXI_3))
                (portRef O (instanceRef &C_IBUF_renamed_4))
              )
            )
            (net &D_IBUF
              (joined
                (portRef I0 (instanceRef XLXI_4))
                (portRef O (instanceRef &D_IBUF_renamed_5))
              )
            )
            (net Q
              (joined
                (portRef Q)
                (portRef O (instanceRef Q_OBUF_renamed_6))
              )
            )
            (net Q_OBUF
              (joined
                (portRef O (instanceRef XLXI_5))
                (portRef I (instanceRef Q_OBUF_renamed_6))
              )
            )
            (net XLXN_1
              (joined
                (portRef O (instanceRef XLXI_1))
                (portRef I3 (instanceRef XLXI_5))
              )
            )
            (net XLXN_10
              (joined
                (portRef I2 (instanceRef XLXI_1))
                (portRef I2 (instanceRef XLXI_2))
                (portRef I2 (instanceRef XLXI_3))
                (portRef I2 (instanceRef XLXI_4))
                (portRef O (instanceRef XLXI_6))
              )
            )
            (net XLXN_2
              (joined
                (portRef O (instanceRef XLXI_2))
                (portRef I2 (instanceRef XLXI_5))
              )
            )
            (net XLXN_23
              (joined
                (portRef I1 (instanceRef XLXI_1))
                (portRef I1 (instanceRef XLXI_2))
                (portRef I1 (instanceRef XLXI_3))
                (portRef I1 (instanceRef XLXI_4))
                (portRef O (instanceRef XLXI_7))
              )
            )
            (net XLXN_3
              (joined
                (portRef O (instanceRef XLXI_3))
                (portRef I1 (instanceRef XLXI_5))
              )
            )
            (net XLXN_4
              (joined
                (portRef O (instanceRef XLXI_4))
                (portRef I0 (instanceRef XLXI_5))
              )
            )
            (net (rename &_A "_A")
              (joined
                (portRef &_A)
                (portRef I (instanceRef &A_IBUF_renamed_2))
              )
            )
            (net (rename &_B "_B")
              (joined
                (portRef &_B)
                (portRef I (instanceRef &B_IBUF_renamed_3))
              )
            )
            (net (rename &_C "_C")
              (joined
                (portRef &_C)
                (portRef I (instanceRef &C_IBUF_renamed_4))
              )
            )
            (net (rename &_D "_D")
              (joined
                (portRef &_D)
                (portRef I (instanceRef &D_IBUF_renamed_5))
              )
            )
            (net a
              (joined
                (portRef a)
                (portRef I (instanceRef a_IBUF_renamed_0))
              )
            )
            (net a_IBUF
              (joined
                (portRef I (instanceRef XLXI_6))
                (portRef O (instanceRef a_IBUF_renamed_0))
              )
            )
            (net b
              (joined
                (portRef b)
                (portRef I (instanceRef b_IBUF_renamed_1))
              )
            )
            (net b_IBUF
              (joined
                (portRef I (instanceRef XLXI_7))
                (portRef O (instanceRef b_IBUF_renamed_1))
              )
            )
          )
      )
    )
  )

  (design TwoInput4BitMUX
    (cellRef TwoInput4BitMUX
      (libraryRef TwoInput4BitMUX_lib)
    )
    (property PART (string "xc3s100e-4-cp132") (owner "Xilinx"))
  )
)

