Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 20 17:28:12 2018
| Host         : LAPTOP-9JDU4L02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.244        0.000                      0                21013        0.017        0.000                      0                21013        4.020        0.000                       0                 11072  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.244        0.000                      0                20273        0.017        0.000                      0                20273        4.020        0.000                       0                 11072  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.450        0.000                      0                  740        0.735        0.000                      0                  740  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 5.181ns (53.915%)  route 4.429ns (46.085%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.665     2.973    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/Q
                         net (fo=25, routed)          1.223     4.652    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.776 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.776    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig112_out
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.174 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.174    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           1.059     6.461    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.059 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.708     7.768    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.071 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.071    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.472    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.806 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.692     9.497    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303     9.800 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.800    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.201 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.201    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.535 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.746    11.282    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[17]
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.303    11.585 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    11.585    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.135 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.135    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.249    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.583 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    12.583    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[21]
    SLICE_X18Y37         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.496    12.688    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X18Y37         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)        0.062    12.827    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 1.574ns (16.870%)  route 7.756ns (83.130%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=42, routed)          7.756    12.279    system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X0Y75          LUT4 (Prop_lut4_I0_O)        0.124    12.403 r  system_i/optical/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip_irpt_enable_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.403    system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]
    SLICE_X0Y75          FDRE                                         r  system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.520    12.712    system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X0Y75          FDRE                                         r  system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[0]/C
                         clock pessimism              0.116    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.079    12.753    system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.753    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 1.574ns (16.870%)  route 7.756ns (83.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.765     3.073    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=42, routed)          7.756    12.279    system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_wdata[0]
    SLICE_X0Y75          LUT6 (Prop_lut6_I4_O)        0.124    12.403 r  system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.403    system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.520    12.712    system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X0Y75          FDRE                                         r  system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/C
                         clock pessimism              0.116    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.081    12.755    system_i/optical/U0/INTR_CTRLR_GEN.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.499ns  (logic 5.070ns (53.377%)  route 4.429ns (46.623%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.665     2.973    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/Q
                         net (fo=25, routed)          1.223     4.652    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.776 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.776    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig112_out
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.174 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.174    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           1.059     6.461    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.059 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.708     7.768    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.071 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.071    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.472    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.806 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.692     9.497    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303     9.800 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.800    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.201 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.201    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.535 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.746    11.282    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[17]
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.303    11.585 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    11.585    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.135 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.135    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.249 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.249    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.472 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    12.472    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[20]
    SLICE_X18Y37         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.496    12.688    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X18Y37         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X18Y37         FDRE (Setup_fdre_C_D)        0.062    12.827    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                         -12.472    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 5.067ns (53.362%)  route 4.429ns (46.638%))
  Logic Levels:           14  (CARRY4=10 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.665     2.973    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/Q
                         net (fo=25, routed)          1.223     4.652    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.776 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.776    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig112_out
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.174 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.174    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           1.059     6.461    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.059 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.708     7.768    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.071 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.071    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.472    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.806 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.692     9.497    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303     9.800 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.800    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.201 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.201    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.535 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.746    11.282    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[17]
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.303    11.585 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    11.585    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.135 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.135    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.469 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[1]
                         net (fo=1, routed)           0.000    12.469    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[17]
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.495    12.687    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.062    12.826    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.475ns  (logic 5.046ns (53.258%)  route 4.429ns (46.742%))
  Logic Levels:           14  (CARRY4=10 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.665     2.973    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/Q
                         net (fo=25, routed)          1.223     4.652    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.776 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.776    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig112_out
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.174 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.174    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           1.059     6.461    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.059 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.708     7.768    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.071 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.071    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.472    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.806 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.692     9.497    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303     9.800 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.800    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.201 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.201    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.535 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.746    11.282    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[17]
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.303    11.585 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    11.585    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.135 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.135    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.448 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[3]
                         net (fo=1, routed)           0.000    12.448    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[19]
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.495    12.687    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.062    12.826    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.452ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 4.972ns (52.890%)  route 4.429ns (47.110%))
  Logic Levels:           14  (CARRY4=10 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.665     2.973    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/Q
                         net (fo=25, routed)          1.223     4.652    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.776 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.776    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig112_out
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.174 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.174    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           1.059     6.461    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.059 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.708     7.768    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.071 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.071    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.472    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.806 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.692     9.497    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303     9.800 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.800    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.201 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.201    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.535 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.746    11.282    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[17]
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.303    11.585 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    11.585    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.135 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.135    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.374 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[2]
                         net (fo=1, routed)           0.000    12.374    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[18]
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.495    12.687    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.062    12.826    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/D_r1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 5.326ns (56.498%)  route 4.101ns (43.502%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.663     2.971    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/s_axil_aclk
    SLICE_X30Y56         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/D_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/D_r1_reg[1]/Q
                         net (fo=34, routed)          1.458     4.947    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X25Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.071 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.071    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig114_out
    SLICE_X25Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.603 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.603    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.717 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.717    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.831 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           0.876     6.708    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X24Y67         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     7.338 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.506     7.844    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.306     8.150 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.150    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.551 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.551    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.885 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.772     9.658    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.303     9.961 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.961    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.337 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.337    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.454    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.708 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/CO[0]
                         net (fo=2, routed)           0.487    11.195    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1_n_3
    SLICE_X34Y67         LUT2 (Prop_lut2_I1_O)        0.367    11.562 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    11.562    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_5_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.075 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.075    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.398 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[1]
                         net (fo=1, routed)           0.000    12.398    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[21]
    SLICE_X34Y68         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.480    12.672    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y68         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X34Y68         FDRE (Setup_fdre_C_D)        0.109    12.857    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 4.956ns (52.810%)  route 4.429ns (47.190%))
  Logic Levels:           14  (CARRY4=10 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.665     2.973    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X15Y31         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg2_reg[5]/Q
                         net (fo=25, routed)          1.223     4.652    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/A[5]
    SLICE_X13Y28         LUT4 (Prop_lut4_I1_O)        0.124     4.776 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     4.776    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig112_out
    SLICE_X13Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.174 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.174    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.288 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.288    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.402 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           1.059     6.461    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X14Y28         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.059 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.708     7.768    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.303     8.071 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.071    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.472 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.472    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.806 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.692     9.497    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X13Y35         LUT2 (Prop_lut2_I1_O)        0.303     9.800 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.800    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.201 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.201    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.535 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/O[1]
                         net (fo=2, routed)           0.746    11.282    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7__0[17]
    SLICE_X18Y35         LUT2 (Prop_lut2_I0_O)        0.303    11.585 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4/O
                         net (fo=1, routed)           0.000    11.585    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_3__4_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.135 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.135    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__2_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.358 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/O[0]
                         net (fo=1, routed)           0.000    12.358    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[16]
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.495    12.687    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X18Y36         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X18Y36         FDRE (Setup_fdre_C_D)        0.062    12.826    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/D_r1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 5.222ns (56.013%)  route 4.101ns (43.987%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.663     2.971    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/s_axil_aclk
    SLICE_X30Y56         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/D_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.518     3.489 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/D_r1_reg[1]/Q
                         net (fo=34, routed)          1.458     4.947    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X25Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.071 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.000     5.071    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig114_out
    SLICE_X25Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.603 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.603    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X25Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.717 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.717    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11
    SLICE_X25Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.831 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.muxcy0_CARRY4/CO[3]
                         net (fo=2, routed)           0.876     6.708    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X24Y67         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630     7.338 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4/O[1]
                         net (fo=1, routed)           0.506     7.844    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[17].ppadd.b_is_even.stageMSB.xorcy0__0
    SLICE_X26Y67         LUT2 (Prop_lut2_I1_O)        0.306     8.150 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3/O
                         net (fo=1, routed)           0.000     8.150    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__3_n_0
    SLICE_X26Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.551 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.551    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__2_n_0
    SLICE_X26Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.885 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__3/i__carry__3/O[1]
                         net (fo=1, routed)           0.772     9.658    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__0[17]
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.303     9.961 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4/O
                         net (fo=1, routed)           0.000     9.961    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__2_i_2__4_n_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.337 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.337    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__2_n_0
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.454 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    10.454    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__4/i__carry__3_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.708 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1/CO[0]
                         net (fo=2, routed)           0.487    11.195    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_1_n_3
    SLICE_X34Y67         LUT2 (Prop_lut2_I1_O)        0.367    11.562 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_5/O
                         net (fo=1, routed)           0.000    11.562    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/i__carry__3_i_5_n_0
    SLICE_X34Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.075 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.075    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__3_n_0
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.294 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_inferred__5/i__carry__4/O[0]
                         net (fo=1, routed)           0.000    12.294    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[20]
    SLICE_X34Y68         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.480    12.672    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X34Y68         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.230    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X34Y68         FDRE (Setup_fdre_C_D)        0.109    12.857    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         12.857    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.925%)  route 0.212ns (60.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.564     0.905    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X14Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.212     1.258    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/m_payload_i_reg[64][25]
    SLICE_X11Y50         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.834     1.204    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X11Y50         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.066     1.241    system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.548     0.889    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X21Y26         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[30].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.215     1.245    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[29]_0[8]
    SLICE_X25Y26         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.813     1.183    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X25Y26         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X25Y26         FDRE (Hold_fdre_C_D)         0.070     1.219    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[31].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.618%)  route 0.180ns (58.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.556     0.897    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X22Y88         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.180     1.204    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[64][27]
    SLICE_X21Y87         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.825     1.195    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X21Y87         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y87         FDRE (Hold_fdre_C_D)         0.013     1.174    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.190%)  route 0.228ns (61.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.555     0.896    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X22Y62         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[25]/Q
                         net (fo=2, routed)           0.228     1.265    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rdata[25]
    SLICE_X19Y60         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.828     1.198    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X19Y60         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[25]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X19Y60         FDRE (Hold_fdre_C_D)         0.070     1.234    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (47.050%)  route 0.167ns (52.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.558     0.899    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X20Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.167     1.213    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[64][31]
    SLICE_X25Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.827     1.197    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X25Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X25Y95         FDRE (Hold_fdre_C_D)         0.018     1.181    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.249ns (60.967%)  route 0.159ns (39.033%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.556     0.897    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y13         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y13         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=2, routed)           0.159     1.197    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[11]
    SLICE_X21Y13         LUT3 (Prop_lut3_I1_O)        0.045     1.242 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.242    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[11]
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.305 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.305    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[11]
    SLICE_X21Y13         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.825     1.195    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y13         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.105     1.266    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.251ns (61.297%)  route 0.158ns (38.703%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.556     0.897    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X23Y13         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.158     1.196    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[16]_0[8]
    SLICE_X21Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.241 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.241    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[9]
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.306 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.306    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[9]
    SLICE_X21Y13         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.825     1.195    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y13         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.105     1.266    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.080%)  route 0.200ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.561     0.902    system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X23Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[22]/Q
                         net (fo=2, routed)           0.200     1.229    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/m_axi_rdata[22]
    SLICE_X21Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.831     1.201    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/aclk
    SLICE_X21Y49         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[22]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.022     1.189    system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.252%)  route 0.159ns (38.748%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.558     0.899    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y11         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.159     1.199    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/D[2]
    SLICE_X21Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.244 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.244    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[2]
    SLICE_X21Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.310 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.310    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[2]
    SLICE_X21Y11         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.828     1.198    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X21Y11         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.105     1.269    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.016%)  route 0.217ns (56.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.558     0.899    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X20Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.217     1.280    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[64][30]
    SLICE_X25Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.827     1.197    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X25Y95         FDRE                                         r  system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X25Y95         FDRE (Hold_fdre_C_D)         0.075     1.238    system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y61   system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y62   system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y62   system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y62   system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y62   system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y63   system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y63   system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y21    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum0_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X5Y21    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum0_reg[11]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y70   system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y59    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y59    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y53    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y65    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y53    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y63    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y63    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y63    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y63    system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y57   system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X20Y57   system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y61   system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.735ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.926ns  (logic 0.580ns (8.374%)  route 6.346ns (91.626%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.504     9.948    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X5Y24          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.534    12.726    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X5Y24          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en2_reg/C
                         clock pessimism              0.230    12.957    
                         clock uncertainty           -0.154    12.803    
    SLICE_X5Y24          FDCE (Recov_fdce_C_CLR)     -0.405    12.398    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/en2_reg
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.590ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum0_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.580ns (8.545%)  route 6.208ns (91.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.366     9.810    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X5Y23          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum0_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.536    12.728    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X5Y23          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum0_reg[16]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X5Y23          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.590    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 0.580ns (8.553%)  route 6.202ns (91.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.360     9.804    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X1Y19          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.536    12.728    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X1Y19          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[2]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X1Y19          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[2]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 0.580ns (8.553%)  route 6.202ns (91.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.360     9.804    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X1Y19          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.536    12.728    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X1Y19          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[3]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X1Y19          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR3_reg[3]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 0.580ns (8.553%)  route 6.202ns (91.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.360     9.804    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X1Y19          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.536    12.728    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X1Y19          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[2]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X1Y19          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[2]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.782ns  (logic 0.580ns (8.553%)  route 6.202ns (91.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.360     9.804    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X1Y19          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.536    12.728    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X1Y19          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[3]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X1Y19          FDCE (Recov_fdce_C_CLR)     -0.405    12.400    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/TimeR4_reg[3]
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.580ns (8.694%)  route 6.092ns (91.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.250     9.694    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X9Y21          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.495    12.688    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X9Y21          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[0]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    12.359    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[0]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.580ns (8.694%)  route 6.092ns (91.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.250     9.694    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X9Y21          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.495    12.688    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X9Y21          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[1]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    12.359    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[1]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.672ns  (logic 0.580ns (8.694%)  route 6.092ns (91.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.250     9.694    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X9Y21          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.495    12.688    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X9Y21          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X9Y21          FDCE (Recov_fdce_C_CLR)     -0.405    12.359    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]
  -------------------------------------------------------------------
                         required time                         12.359    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 0.580ns (8.545%)  route 6.208ns (91.455%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.714     3.022    system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y28          FDRE                                         r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.456     3.478 r  system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=29, routed)          2.842     6.320    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aresetn
    SLICE_X35Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.444 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         3.366     9.810    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM_reg[2]_0
    SLICE_X4Y23          FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       1.536    12.728    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/s_axil_aclk
    SLICE_X4Y23          FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum_reg[16]/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X4Y23          FDCE (Recov_fdce_C_CLR)     -0.319    12.486    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/Sum_reg[16]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  2.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.310     1.381    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.426 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2/O
                         net (fo=109, routed)         0.417     1.843    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0
    SLICE_X36Y52         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.859     1.229    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/s_axil_aclk
    SLICE_X36Y52         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[10]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X36Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.310     1.381    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.426 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2/O
                         net (fo=109, routed)         0.417     1.843    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0
    SLICE_X36Y52         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.859     1.229    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/s_axil_aclk
    SLICE_X36Y52         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[11]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X36Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.310     1.381    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.426 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2/O
                         net (fo=109, routed)         0.417     1.843    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0
    SLICE_X36Y52         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.859     1.229    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/s_axil_aclk
    SLICE_X36Y52         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[6]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X36Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.186ns (20.378%)  route 0.727ns (79.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.310     1.381    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.426 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2/O
                         net (fo=109, routed)         0.417     1.843    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Ctrl_en_i_2_n_0
    SLICE_X36Y52         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.859     1.229    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/s_axil_aclk
    SLICE_X36Y52         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[7]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X36Y52         FDCE (Remov_fdce_C_CLR)     -0.092     1.108    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/I_l5_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.286%)  route 0.731ns (79.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.382     1.453    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.498 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Counter[0]_i_2/O
                         net (fo=96, routed)          0.349     1.847    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X41Y50         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.861     1.231    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/s_axil_aclk
    SLICE_X41Y50         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[4]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.286%)  route 0.731ns (79.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.382     1.453    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.498 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Counter[0]_i_2/O
                         net (fo=96, routed)          0.349     1.847    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X41Y50         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.861     1.231    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/s_axil_aclk
    SLICE_X41Y50         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[5]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.286%)  route 0.731ns (79.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.382     1.453    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.498 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Counter[0]_i_2/O
                         net (fo=96, routed)          0.349     1.847    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X41Y50         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.861     1.231    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/s_axil_aclk
    SLICE_X41Y50         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[6]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.186ns (20.286%)  route 0.731ns (79.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.382     1.453    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.498 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Counter[0]_i_2/O
                         net (fo=96, routed)          0.349     1.847    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X41Y50         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.861     1.231    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/s_axil_aclk
    SLICE_X41Y50         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[7]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X41Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_motor_PWMGennerator/Counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/oSpeedPID_temp_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.186ns (20.191%)  route 0.735ns (79.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.590     0.931    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X36Y46         FDRE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.382     1.453    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/slv_reg14_reg[0][0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.498 f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Counter[0]_i_2/O
                         net (fo=96, routed)          0.353     1.852    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/KD_r2_reg[0]_0
    SLICE_X40Y50         FDCE                                         f  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/oSpeedPID_temp_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.861     1.231    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/s_axil_aclk
    SLICE_X40Y50         FDCE                                         r  system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/oSpeedPID_temp_reg[7]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.110    system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/oSpeedPID_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/oSpeed_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.408%)  route 0.554ns (72.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.551     0.892    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/s_axil_aclk
    SLICE_X24Y29         FDRE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/slv_reg14_reg[0]/Q
                         net (fo=5, routed)           0.356     1.412    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/slv_reg14_reg[0][0]
    SLICE_X32Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.457 f  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0/FSM_sequential_FSM[2]_i_2/O
                         net (fo=165, routed)         0.197     1.654    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_Timer_0_n_0
    SLICE_X32Y28         FDCE                                         f  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/oSpeed_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11072, routed)       0.819     1.189    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/s_axil_aclk
    SLICE_X32Y28         FDCE                                         r  system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/oSpeed_reg[6]/C
                         clock pessimism             -0.262     0.927    
    SLICE_X32Y28         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/oSpeed_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.795    





