
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib
Imported 229 cell types from liberty file.
[INFO] Using SDC file '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v' to AST representation.
Storing AST representation for module `$abstract\pfd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v' to AST representation.
Storing AST representation for module `$abstract\loop_filter'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v' to AST representation.
Storing AST representation for module `$abstract\dco_nco'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v' to AST representation.
Storing AST representation for module `$abstract\divider'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v
Parsing SystemVerilog input from `/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v' to AST representation.
Storing AST representation for module `$abstract\pll_top'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

8. Executing AST frontend in derive mode using pre-parsed AST for module `\pll_top'.
Generating RTLIL representation for module `\pll_top'.

8.1. Analyzing design hierarchy..
Top module:  \pll_top

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\divider'.
Generating RTLIL representation for module `\divider'.

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\dco_nco'.
Generating RTLIL representation for module `\dco_nco'.

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\loop_filter'.
Generating RTLIL representation for module `\loop_filter'.

8.5. Executing AST frontend in derive mode using pre-parsed AST for module `\pfd'.
Generating RTLIL representation for module `\pfd'.

8.6. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd

8.7. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd
Removing unused module `$abstract\pll_top'.
Removing unused module `$abstract\divider'.
Removing unused module `$abstract\dco_nco'.
Removing unused module `$abstract\loop_filter'.
Removing unused module `$abstract\pfd'.
Removed 5 unused modules.
Renaming module pll_top to pll_top.

9. Generating Graphviz representation of design.
Writing dot description to `/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/hierarchy.dot'.
Dumping module pll_top to page 1.

10. Executing HIERARCHY pass (managing design hierarchy).

10.1. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd

10.2. Analyzing design hierarchy..
Top module:  \pll_top
Used module:     \divider
Used module:     \dco_nco
Used module:     \loop_filter
Used module:     \pfd
Removed 0 unused modules.

11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1 in module pll_top.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19 in module loop_filter.
Marked 1 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13 in module dco_nco.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5 in module divider.
Marked 3 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29 in module pfd.
Marked 1 switch rules as full_case in process $proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25 in module pfd.
Removed a total of 0 dead cases.

13. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 0 assignments to connections.

14. Executing PROC_INIT pass (extract init attributes).

15. Executing PROC_ARST pass (detect async resets in processes).

16. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

17. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
     1/3: $0\dynamic_ki[4:0]
     2/3: $0\dynamic_kp[4:0]
     3/3: $0\unlock_timer[5:0]
Creating decoders for process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
     1/4: $0\zero_error_count[4:0]
     2/4: $0\integrator[31:0]
     3/4: $0\dco_ctrl[31:0]
     4/4: $0\lock_detect[0:0]
Creating decoders for process `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
     1/1: $0\accumulator[31:0]
Creating decoders for process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
     1/2: $0\clk_out[0:0]
     2/2: $0\counter[31:0]
Creating decoders for process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
     1/3: $0\sample_en[0:0]
     2/3: $0\state[1:0]
     3/3: $0\error_out[3:0]
Creating decoders for process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
     1/2: $0\fb_sync[2:0]
     2/2: $0\ref_sync[2:0]

18. Executing PROC_DLATCH pass (convert process syncs to latches).

19. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pll_top.\dynamic_kp' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$146' with positive edge clock.
Creating register for signal `\pll_top.\dynamic_ki' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$147' with positive edge clock.
Creating register for signal `\pll_top.\unlock_timer' using process `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
  created $dff cell `$procdff$148' with positive edge clock.
Creating register for signal `\loop_filter.\lock_detect' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$149' with positive edge clock.
Creating register for signal `\loop_filter.\dco_ctrl' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$150' with positive edge clock.
Creating register for signal `\loop_filter.\integrator' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$151' with positive edge clock.
Creating register for signal `\loop_filter.\zero_error_count' using process `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
  created $dff cell `$procdff$152' with positive edge clock.
Creating register for signal `\dco_nco.\accumulator' using process `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
  created $dff cell `$procdff$153' with positive edge clock.
Creating register for signal `\divider.\clk_out' using process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
  created $dff cell `$procdff$154' with positive edge clock.
Creating register for signal `\divider.\counter' using process `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
  created $dff cell `$procdff$155' with positive edge clock.
Creating register for signal `\pfd.\error_out' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$156' with positive edge clock.
Creating register for signal `\pfd.\sample_en' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$157' with positive edge clock.
Creating register for signal `\pfd.\state' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
  created $dff cell `$procdff$158' with positive edge clock.
Creating register for signal `\pfd.\ref_sync' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
  created $dff cell `$procdff$159' with positive edge clock.
Creating register for signal `\pfd.\fb_sync' using process `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
  created $dff cell `$procdff$160' with positive edge clock.

20. Executing PROC_MEMWR pass (convert process memory writes to cells).

21. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
Removing empty process `pll_top.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:28$1'.
Found and cleaned up 4 empty switches in `\loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
Removing empty process `loop_filter.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:28$19'.
Found and cleaned up 1 empty switch in `\dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
Removing empty process `dco_nco.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:13$13'.
Found and cleaned up 3 empty switches in `\divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
Removing empty process `divider.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:10$5'.
Found and cleaned up 6 empty switches in `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
Removing empty process `pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:33$29'.
Found and cleaned up 1 empty switch in `\pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
Removing empty process `pfd.$proc$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:12$25'.
Cleaned up 18 empty switches.

22. Executing CHECK pass (checking for obvious problems).
Checking module pll_top...
Checking module loop_filter...
Checking module dco_nco...
Checking module divider...
Checking module pfd...
Found and reported 0 problems.

23. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~3 debug messages>
Optimizing module loop_filter.
<suppressed ~5 debug messages>
Optimizing module dco_nco.
<suppressed ~1 debug messages>
Optimizing module divider.
<suppressed ~3 debug messages>
Optimizing module pfd.
<suppressed ~7 debug messages>

24. Executing FLATTEN pass (flatten design).
Deleting now unused module loop_filter.
Deleting now unused module dco_nco.
Deleting now unused module divider.
Deleting now unused module pfd.
<suppressed ~4 debug messages>

25. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 6 unused cells and 63 unused wires.
<suppressed ~7 debug messages>

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

30. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

32. Executing OPT_DFF pass (perform DFF optimizations).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

34. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

35. Rerunning OPT passes. (Maybe there is more to do…)

36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~15 debug messages>

37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

38. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

39. Executing OPT_DFF pass (perform DFF optimizations).

40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

41. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

42. Executing FSM pass (extract and optimize FSM).

42.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking pll_top.dynamic_ki as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking pll_top.dynamic_kp as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking pll_top.pfd_inst.error_out as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register pll_top.pfd_inst.state.

42.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\pfd_inst.state' from module `\pll_top'.
  found $dff cell for state register: $flatten\pfd_inst.$procdff$158
  root of input selection tree: $flatten\pfd_inst.$0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst_n
  found state code: 2'00
  found ctrl input: $flatten\pfd_inst.$procmux$119_CMP
  found ctrl input: $flatten\pfd_inst.$procmux$122_CMP
  found ctrl input: $flatten\pfd_inst.$procmux$128_CMP
  found ctrl input: \pfd_inst.ref_rise
  found ctrl input: \pfd_inst.fb_rise
  found ctrl input: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:46$32_Y
  found ctrl input: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:47$34_Y
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\pfd_inst.$procmux$128_CMP
  found ctrl output: $flatten\pfd_inst.$procmux$122_CMP
  found ctrl output: $flatten\pfd_inst.$procmux$119_CMP
  ctrl inputs: { \pfd_inst.ref_rise \pfd_inst.fb_rise $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:46$32_Y $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:47$34_Y \rst_n }
  ctrl outputs: { $flatten\pfd_inst.$0\state[1:0] $flatten\pfd_inst.$procmux$119_CMP $flatten\pfd_inst.$procmux$122_CMP $flatten\pfd_inst.$procmux$128_CMP }
  transition:       2'00 5'----0 ->       2'00 5'00001
  transition:       2'00 5'--001 ->       2'00 5'00001
  transition:       2'00 5'--011 ->       2'10 5'10001
  transition:       2'00 5'--1-1 ->       2'01 5'01001
  transition:       2'10 5'----0 ->       2'00 5'00100
  transition:       2'10 5'0---1 ->       2'10 5'10100
  transition:       2'10 5'1---1 ->       2'00 5'00100
  transition:       2'01 5'----0 ->       2'00 5'00010
  transition:       2'01 5'-0--1 ->       2'01 5'01010
  transition:       2'01 5'-1--1 ->       2'00 5'00010

42.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pfd_inst.state$165' from module `\pll_top'.

42.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 10 unused cells and 10 unused wires.
<suppressed ~11 debug messages>

42.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pfd_inst.state$165' from module `\pll_top'.
  Removing unused output signal $flatten\pfd_inst.$0\state[1:0] [0].
  Removing unused output signal $flatten\pfd_inst.$0\state[1:0] [1].

42.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\pfd_inst.state$165' from module `\pll_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

42.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\pfd_inst.state$165' from module `pll_top':
-------------------------------------

  Information on FSM $fsm$\pfd_inst.state$165 (\pfd_inst.state):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rst_n
    1: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:47$34_Y
    2: $flatten\pfd_inst.$logic_and$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:46$32_Y
    3: \pfd_inst.fb_rise
    4: \pfd_inst.ref_rise

  Output signals:
    0: $flatten\pfd_inst.$procmux$128_CMP
    1: $flatten\pfd_inst.$procmux$122_CMP
    2: $flatten\pfd_inst.$procmux$119_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'001
      1:     0 5'--001   ->     0 3'001
      2:     0 5'--011   ->     1 3'001
      3:     0 5'--1-1   ->     2 3'001
      4:     1 5'----0   ->     0 3'100
      5:     1 5'1---1   ->     0 3'100
      6:     1 5'0---1   ->     1 3'100
      7:     2 5'----0   ->     0 3'010
      8:     2 5'-1--1   ->     0 3'010
      9:     2 5'-0--1   ->     2 3'010

-------------------------------------

42.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\pfd_inst.state$165' from module `\pll_top'.

43. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~1 debug messages>

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

48. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$148 ($dff) from module pll_top (D = $procmux$54_Y, Q = \unlock_timer, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$207 ($sdff) from module pll_top (D = $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4_Y [5:0], Q = \unlock_timer).
Adding SRST signal on $procdff$147 ($dff) from module pll_top (D = $procmux$39_Y [2], Q = \dynamic_ki [2], rval = 1'1).
Adding SRST signal on $procdff$147 ($dff) from module pll_top (D = { $procmux$36_Y [4:3] $procmux$36_Y [1:0] }, Q = { \dynamic_ki [4:3] \dynamic_ki [1:0] }, rval = 4'0101).
Adding SRST signal on $procdff$146 ($dff) from module pll_top (D = $procmux$48_Y [4:2], Q = \dynamic_kp [4:2], rval = 3'100).
Adding SRST signal on $procdff$146 ($dff) from module pll_top (D = $procmux$45_Y [1:0], Q = \dynamic_kp [1:0], rval = 2'01).
Adding SRST signal on $flatten\pfd_inst.$procdff$160 ($dff) from module pll_top (D = { \pfd_inst.fb_sync [1:0] \div_inst.clk_out }, Q = \pfd_inst.fb_sync, rval = 3'000).
Adding SRST signal on $flatten\pfd_inst.$procdff$159 ($dff) from module pll_top (D = { \pfd_inst.ref_sync [1:0] \ref_clk }, Q = \pfd_inst.ref_sync, rval = 3'000).
Adding SRST signal on $flatten\pfd_inst.$procdff$156 ($dff) from module pll_top (D = $flatten\pfd_inst.$procmux$133_Y, Q = \pfd_inst.error_out, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$227 ($sdff) from module pll_top (D = $flatten\pfd_inst.$procmux$133_Y, Q = \pfd_inst.error_out).
Adding SRST signal on $flatten\lf_inst.$procdff$152 ($dff) from module pll_top (D = $flatten\lf_inst.$procmux$68_Y, Q = \lf_inst.zero_error_count, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$231 ($sdff) from module pll_top (D = $flatten\lf_inst.$procmux$66_Y, Q = \lf_inst.zero_error_count).
Adding EN signal on $flatten\lf_inst.$procdff$151 ($dff) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0], Q = \lf_inst.integrator).
Adding EN signal on $flatten\lf_inst.$procdff$150 ($dff) from module pll_top (D = $flatten\lf_inst.$0\dco_ctrl[31:0], Q = \lf_inst.dco_ctrl).
Adding SRST signal on $flatten\lf_inst.$procdff$149 ($dff) from module pll_top (D = $flatten\lf_inst.$procmux$89_Y, Q = \lf_inst.lock_detect, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$243 ($sdff) from module pll_top (D = $flatten\lf_inst.$procmux$87_Y, Q = \lf_inst.lock_detect).
Adding SRST signal on $flatten\div_inst.$procdff$155 ($dff) from module pll_top (D = $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9_Y, Q = \div_inst.counter, rval = 0).
Adding SRST signal on $flatten\div_inst.$procdff$154 ($dff) from module pll_top (D = $flatten\div_inst.$procmux$101_Y, Q = \div_inst.clk_out, rval = 1'0).
Adding SRST signal on $flatten\dco_inst.$procdff$153 ($dff) from module pll_top (D = $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15_Y, Q = \dco_inst.accumulator, rval = 0).

49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 16 unused cells and 22 unused wires.
<suppressed ~17 debug messages>

50. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~1 debug messages>

51. Rerunning OPT passes. (Maybe there is more to do…)

52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

55. Executing OPT_DFF pass (perform DFF optimizations).

56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

57. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

58. Rerunning OPT passes. (Maybe there is more to do…)

59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

62. Executing OPT_DFF pass (perform DFF optimizations).

63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

64. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

65. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 5) from mux cell pll_top.$procmux$36 ($mux).
Removed top 26 bits (of 32) from port B of cell pll_top.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:45$3 ($lt).
Removed top 31 bits (of 32) from port B of cell pll_top.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4 ($add).
Removed top 26 bits (of 32) from port Y of cell pll_top.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4 ($add).
Removed top 2 bits (of 5) from mux cell pll_top.$procmux$39 ($mux).
Removed top 2 bits (of 3) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$177 ($eq).
Removed top 1 bits (of 2) from port B of cell pll_top.$auto$opt_dff.cc:195:make_patterns_logic$239 ($ne).
Removed top 1 bits (of 3) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$190 ($eq).
Removed top 1 bits (of 2) from port B of cell pll_top.$flatten\pfd_inst.$eq$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:24$28 ($eq).
Removed top 1 bits (of 2) from port B of cell pll_top.$flatten\pfd_inst.$eq$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pfd.v:23$27 ($eq).
Removed top 1 bits (of 4) from FF cell pll_top.$auto$ff.cc:266:slice$214 ($sdff).
Removed top 1 bits (of 2) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$203 ($eq).
Removed top 31 bits (of 32) from port B of cell pll_top.$flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24 ($add).
Removed top 27 bits (of 32) from port Y of cell pll_top.$flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24 ($add).
Removed top 27 bits (of 32) from port B of cell pll_top.$flatten\lf_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:44$23 ($lt).
Removed top 28 bits (of 32) from port A of cell pll_top.$flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17 ($sshl).
Removed top 1 bits (of 5) from port B of cell pll_top.$flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17 ($sshl).
Removed top 28 bits (of 32) from port A of cell pll_top.$flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16 ($sshl).
Removed top 1 bits (of 2) from port B of cell pll_top.$auto$fsm_map.cc:77:implement_pattern_cache$194 ($eq).
Removed top 1 bits (of 32) from port B of cell pll_top.$flatten\div_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:25$12 ($lt).
Removed top 31 bits (of 32) from port B of cell pll_top.$flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9 ($add).
Removed top 31 bits (of 32) from port B of cell pll_top.$flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7 ($sub).
Removed top 26 bits (of 32) from wire pll_top.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4_Y.
Removed top 27 bits (of 32) from wire pll_top.$flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24_Y.
Removed top 2 bits (of 5) from wire pll_top.$procmux$36_Y.
Removed top 2 bits (of 5) from wire pll_top.$procmux$39_Y.
Removed top 1 bits (of 5) from wire pll_top.dynamic_ki.

66. Executing PEEPOPT pass (run peephole optimizers).

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

68. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pll_top:
  creating $macc model for $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4 ($add).
  creating $macc model for $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15 ($add).
  creating $macc model for $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9 ($add).
  creating $macc model for $flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7 ($sub).
  creating $macc model for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:23$18 ($add).
  creating $macc model for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:40$21 ($add).
  creating $macc model for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24 ($add).
  creating $alu model for $macc $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24.
  creating $alu model for $macc $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:40$21.
  creating $alu model for $macc $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:23$18.
  creating $alu model for $macc $flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7.
  creating $alu model for $macc $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9.
  creating $alu model for $macc $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15.
  creating $alu model for $macc $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4.
  creating $alu model for $flatten\div_inst.$ge$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$8 ($ge): new $alu
  creating $alu model for $flatten\div_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:25$12 ($lt): new $alu
  creating $alu model for $flatten\lf_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:44$23 ($lt): new $alu
  creating $alu model for $lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:45$3 ($lt): new $alu
  creating $alu cell for $lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:45$3: $auto$alumacc.cc:485:replace_alu$265
  creating $alu cell for $flatten\lf_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:44$23: $auto$alumacc.cc:485:replace_alu$276
  creating $alu cell for $flatten\div_inst.$lt$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:25$12: $auto$alumacc.cc:485:replace_alu$287
  creating $alu cell for $flatten\div_inst.$ge$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$8: $auto$alumacc.cc:485:replace_alu$298
  creating $alu cell for $add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/pll_top.v:46$4: $auto$alumacc.cc:485:replace_alu$307
  creating $alu cell for $flatten\dco_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/dco_nco.v:18$15: $auto$alumacc.cc:485:replace_alu$310
  creating $alu cell for $flatten\div_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:21$9: $auto$alumacc.cc:485:replace_alu$313
  creating $alu cell for $flatten\div_inst.$sub$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/divider.v:16$7: $auto$alumacc.cc:485:replace_alu$316
  creating $alu cell for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:23$18: $auto$alumacc.cc:485:replace_alu$319
  creating $alu cell for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:40$21: $auto$alumacc.cc:485:replace_alu$322
  creating $alu cell for $flatten\lf_inst.$add$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:45$24: $auto$alumacc.cc:485:replace_alu$325
  created 11 $alu and 0 $macc cells.

69. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module pll_top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17 ($sshl):
    Found 1 activation_patterns using ctrl signal { \pfd_inst.sample_en \rst_n }.
    Found 1 candidates: $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16
    Analyzing resource sharing with $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16 ($sshl):
      Found 1 activation_patterns using ctrl signal { \pfd_inst.sample_en \rst_n }.
      Activation pattern for cell $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:19$17: { \pfd_inst.sample_en \rst_n } = 2'11
      Activation pattern for cell $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16: { \pfd_inst.sample_en \rst_n } = 2'11
      Size of SAT problem: 0 cells, 9 variables, 18 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \pfd_inst.sample_en \rst_n } = 2'11
  Analyzing resource sharing options for $flatten\lf_inst.$sshl$/Users/refikyalcin/vlsi/digital/Tiny-PLL/src/loop_filter.v:18$16 ($sshl):
    Found 1 activation_patterns using ctrl signal { \pfd_inst.sample_en \rst_n }.
    No candidates found.

70. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~6 debug messages>

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

72. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

73. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$253: { $auto$rtlil.cc:2493:Not$302 $auto$rtlil.cc:2496:ReduceAnd$304 $auto$fsm_map.cc:74:implement_pattern_cache$174 }
  Optimizing cells in module \pll_top.
Performed a total of 1 changes.

74. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

75. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$214 ($sdff) from module pll_top.

76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

77. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

78. Rerunning OPT passes. (Maybe there is more to do…)

79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

82. Executing OPT_DFF pass (perform DFF optimizations).

83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

84. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

85. Executing MEMORY pass.

85.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

85.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

85.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

85.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

85.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

85.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

85.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

85.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

85.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

85.10. Executing MEMORY_COLLECT pass (generating $mem cells).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

87. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~10 debug messages>

88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

89. Executing OPT_DFF pass (perform DFF optimizations).

90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

91. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

92. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

93. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

95. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
    Consolidated identical input bits for $pmux cell $flatten\pfd_inst.$procmux$133:
      Old ports: A=4'0000, B=8'00011111, Y=$flatten\pfd_inst.$procmux$133_Y
      New ports: A=2'00, B=4'0111, Y=$flatten\pfd_inst.$procmux$133_Y [1:0]
      New connections: $flatten\pfd_inst.$procmux$133_Y [3:2] = { $flatten\pfd_inst.$procmux$133_Y [1] $flatten\pfd_inst.$procmux$133_Y [1] }
    Consolidated identical input bits for $mux cell $procmux$36:
      Old ports: A=3'001, B=3'101, Y=$auto$wreduce.cc:461:run$258 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$258 [2]
      New connections: $auto$wreduce.cc:461:run$258 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $procmux$45:
      Old ports: A=5'01101, B=5'10001, Y=$procmux$45_Y
      New ports: A=2'01, B=2'10, Y={ $procmux$45_Y [4] $procmux$45_Y [2] }
      New connections: { $procmux$45_Y [3] $procmux$45_Y [1:0] } = { $procmux$45_Y [2] 2'01 }
  Optimizing cells in module \pll_top.
    Consolidated identical input bits for $mux cell $procmux$39:
      Old ports: A=$auto$wreduce.cc:461:run$258 [2:0], B=3'001, Y=$auto$wreduce.cc:461:run$259 [2:0]
      New ports: A=$auto$wreduce.cc:461:run$258 [2], B=1'0, Y=$auto$wreduce.cc:461:run$259 [2]
      New connections: $auto$wreduce.cc:461:run$259 [1:0] = 2'01
    Consolidated identical input bits for $mux cell $procmux$48:
      Old ports: A=$procmux$45_Y, B=5'01101, Y=$procmux$48_Y
      New ports: A={ $procmux$45_Y [4] $procmux$45_Y [2] }, B=2'01, Y={ $procmux$48_Y [4] $procmux$48_Y [2] }
      New connections: { $procmux$48_Y [3] $procmux$48_Y [1:0] } = { $procmux$48_Y [2] 2'01 }
  Optimizing cells in module \pll_top.
Performed a total of 5 changes.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

97. Executing OPT_SHARE pass.

98. Executing OPT_DFF pass (perform DFF optimizations).

99. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

100. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~1 debug messages>

101. Rerunning OPT passes. (Maybe there is more to do…)

102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

105. Executing OPT_SHARE pass.

106. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$220 ($sdff) from module pll_top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$220 ($sdff) from module pll_top.

107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

108. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

109. Rerunning OPT passes. (Maybe there is more to do…)

110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

113. Executing OPT_SHARE pass.

114. Executing OPT_DFF pass (perform DFF optimizations).

115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

116. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

117. Executing TECHMAP pass (map to technology primitives).

117.1. Executing Verilog-2005 frontend: /nix/store/zxzmb2hdyjahy1lq6yglcx6sxy6zrddi-yosys-with-plugins/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/zxzmb2hdyjahy1lq6yglcx6sxy6zrddi-yosys-with-plugins/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

117.2. Continuing TECHMAP pass.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$e891e6b399cf52748460a311fafe476815d24bd7\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$constmap:d4a99f94d8b988315ac26cb293503cc0505d7d44$paramod$43187a314ebde2b47c7f11cbb127e22be88c3adc\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$constmap:ac9d0fd48a9d0335a0597225e1f9a3c61d54c17a$paramod$a16a8fa8f78162c64d34ed94ca636bee51eab1ff\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~2624 debug messages>

118. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~726 debug messages>

119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~498 debug messages>
Removed a total of 166 cells.

120. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$540 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [1], Q = \lf_inst.integrator [1]).
Adding EN signal on $auto$ff.cc:266:slice$541 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [2], Q = \lf_inst.integrator [2]).
Adding EN signal on $auto$ff.cc:266:slice$542 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [3], Q = \lf_inst.integrator [3]).
Adding EN signal on $auto$ff.cc:266:slice$543 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [4], Q = \lf_inst.integrator [4]).
Adding EN signal on $auto$ff.cc:266:slice$544 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [5], Q = \lf_inst.integrator [5]).
Adding EN signal on $auto$ff.cc:266:slice$545 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [6], Q = \lf_inst.integrator [6]).
Adding EN signal on $auto$ff.cc:266:slice$546 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [7], Q = \lf_inst.integrator [7]).
Adding EN signal on $auto$ff.cc:266:slice$547 ($_DFFE_PP_) from module pll_top (D = $flatten\lf_inst.$0\integrator[31:0] [8], Q = \lf_inst.integrator [8]).

121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 324 unused cells and 731 unused wires.
<suppressed ~325 debug messages>

122. Rerunning OPT passes (Removed registers in this run.)

123. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~13 debug messages>

124. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

125. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$687 ($_DFFE_PP_) from module pll_top (D = \initial_freq [0], Q = \lf_inst.dco_ctrl [0]).

126. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 1 unused cells and 24 unused wires.
<suppressed ~2 debug messages>

127. Rerunning OPT passes (Removed registers in this run.)

128. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

130. Executing OPT_DFF pass (perform DFF optimizations).

131. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

132. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

134. Executing OPT_DFF pass (perform DFF optimizations).

135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

136. Executing ABC pass (technology mapping using ABC).

136.1. Extracting gate netlist of module `\pll_top' to `<abc-temp-dir>/input.blif'..
Replacing 8 occurrences of constant undef bits with constant zero bits
Extracted 1443 gates and 1661 wires to a netlist network with 215 inputs and 154 outputs.

136.1.1. Executing ABC.
Running ABC command: "/nix/store/0lcxf72vg49zlzrv7vlsnv0ibna09hwx-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

136.1.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:               MUX cells:       65
ABC RESULTS:               NOT cells:      130
ABC RESULTS:                OR cells:      178
ABC RESULTS:              XNOR cells:       76
ABC RESULTS:               NOR cells:      143
ABC RESULTS:              NAND cells:       88
ABC RESULTS:            ANDNOT cells:      446
ABC RESULTS:               AND cells:       37
ABC RESULTS:               XOR cells:      227
ABC RESULTS:        internal signals:     1292
ABC RESULTS:           input signals:      215
ABC RESULTS:          output signals:      154
Removing temp directory.

137. Executing OPT pass (performing simple optimizations).

137.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.
<suppressed ~121 debug messages>

137.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

137.3. Executing OPT_DFF pass (perform DFF optimizations).

137.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 2 unused cells and 903 unused wires.
<suppressed ~5 debug messages>

137.5. Finished fast OPT passes.

138. Executing HIERARCHY pass (managing design hierarchy).

138.1. Analyzing design hierarchy..
Top module:  \pll_top

138.2. Analyzing design hierarchy..
Top module:  \pll_top
Removed 0 unused modules.

139. Executing CHECK pass (checking for obvious problems).
Checking module pll_top...
Found and reported 0 problems.

140. Printing statistics.

=== pll_top ===

   Number of wires:               1382
   Number of wire bits:           1959
   Number of public wires:          50
   Number of public wire bits:     523
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1556
     $_ANDNOT_                     444
     $_AND_                         37
     $_DFFE_PN_                     54
     $_DFFE_PP_                      9
     $_DFF_P_                        4
     $_MUX_                         63
     $_NAND_                        88
     $_NOR_                        137
     $_NOT_                        127
     $_ORNOT_                       21
     $_OR_                         178
     $_SDFFE_PN0P_                   8
     $_SDFFE_PP0P_                   6
     $_SDFF_PN0_                    40
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    32
     $_XNOR_                        76
     $_XOR_                        227
     $scopeinfo                      4

141. Generating Graphviz representation of design.
Writing dot description to `/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module pll_top to page 1.

142. Executing OPT pass (performing simple optimizations).

142.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

142.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

142.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pll_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

142.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pll_top.
Performed a total of 0 changes.

142.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pll_top'.
Removed a total of 0 cells.

142.6. Executing OPT_DFF pass (perform DFF optimizations).

142.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..

142.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll_top.

142.9. Finished OPT passes. (There is nothing left to do.)

143. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 4 unused cells and 29 unused wires.
<suppressed ~33 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/e097938cffd0416cabc44d12e1de2294.lib ",
   "modules": {
      "\\pll_top": {
         "num_wires":         1353,
         "num_wire_bits":     1668,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1552,
         "num_cells_by_type": {
            "$_ANDNOT_": 444,
            "$_AND_": 37,
            "$_DFFE_PN_": 54,
            "$_DFFE_PP_": 9,
            "$_DFF_P_": 4,
            "$_MUX_": 63,
            "$_NAND_": 88,
            "$_NOR_": 137,
            "$_NOT_": 127,
            "$_ORNOT_": 21,
            "$_OR_": 178,
            "$_SDFFE_PN0P_": 8,
            "$_SDFFE_PP0P_": 6,
            "$_SDFF_PN0_": 40,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 32,
            "$_XNOR_": 76,
            "$_XOR_": 227
         }
      }
   },
      "design": {
         "num_wires":         1353,
         "num_wire_bits":     1668,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1552,
         "num_cells_by_type": {
            "$_ANDNOT_": 444,
            "$_AND_": 37,
            "$_DFFE_PN_": 54,
            "$_DFFE_PP_": 9,
            "$_DFF_P_": 4,
            "$_MUX_": 63,
            "$_NAND_": 88,
            "$_NOR_": 137,
            "$_NOT_": 127,
            "$_ORNOT_": 21,
            "$_OR_": 178,
            "$_SDFFE_PN0P_": 8,
            "$_SDFFE_PP0P_": 6,
            "$_SDFF_PN0_": 40,
            "$_SDFF_PN1_": 1,
            "$_SDFF_PP0_": 32,
            "$_XNOR_": 76,
            "$_XOR_": 227
         }
      }
}

144. Printing statistics.

=== pll_top ===

   Number of wires:               1353
   Number of wire bits:           1668
   Number of public wires:          21
   Number of public wire bits:     232
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1552
     $_ANDNOT_                     444
     $_AND_                         37
     $_DFFE_PN_                     54
     $_DFFE_PP_                      9
     $_DFF_P_                        4
     $_MUX_                         63
     $_NAND_                        88
     $_NOR_                        137
     $_NOT_                        127
     $_ORNOT_                       21
     $_OR_                         178
     $_SDFFE_PN0P_                   8
     $_SDFFE_PP0P_                   6
     $_SDFF_PN0_                    40
     $_SDFF_PN1_                     1
     $_SDFF_PP0_                    32
     $_XNOR_                        76
     $_XOR_                        227

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PN_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PN0_ is unknown!
   Area for cell type $_SDFF_PN1_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!

145. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell gf180mcu_fd_sc_mcu7t5v0__dffnq_1 (noninv, pins=3, area=65.86) is a direct match for cell type $_DFF_N_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffq_1 (noninv, pins=3, area=63.66) is a direct match for cell type $_DFF_P_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_NN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_NN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 (noninv, pins=4, area=74.64) is a direct match for cell type $_DFF_PN0_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 (noninv, pins=4, area=79.03) is a direct match for cell type $_DFF_PN1_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 (noninv, pins=5, area=94.39) is a direct match for cell type $_DFFSR_NNN_.
  cell gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 (noninv, pins=5, area=85.61) is a direct match for cell type $_DFFSR_PNN_.
  final dff cell mappings:
    \gf180mcu_fd_sc_mcu7t5v0__dffnq_1 _DFF_N_ (.CLKN( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffq_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    \gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1 _DFF_NN0_ (.CLKN( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1 _DFF_NN1_ (.CLKN( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffrnq_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RN( R));
    \gf180mcu_fd_sc_mcu7t5v0__dffsnq_1 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SETN( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1 _DFFSR_NNN_ (.CLKN( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    \gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .RN( R), .SETN( S));
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

145.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\pll_top':
  mapped 154 $_DFF_P_ cells to \gf180mcu_fd_sc_mcu7t5v0__dffq_1 cells.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/e097938cffd0416cabc44d12e1de2294.lib ",
   "modules": {
      "\\pll_top": {
         "num_wires":         1517,
         "num_wire_bits":     1832,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1716,
         "area":              9803.763200,
         "num_cells_by_type": {
            "$_ANDNOT_": 444,
            "$_AND_": 37,
            "$_MUX_": 227,
            "$_NAND_": 88,
            "$_NOR_": 137,
            "$_NOT_": 127,
            "$_ORNOT_": 21,
            "$_OR_": 178,
            "$_XNOR_": 76,
            "$_XOR_": 227,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 154
         }
      }
   },
      "design": {
         "num_wires":         1517,
         "num_wire_bits":     1832,
         "num_pub_wires":     21,
         "num_pub_wire_bits": 232,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1716,
         "area":              9803.763200,
         "num_cells_by_type": {
            "$_ANDNOT_": 444,
            "$_AND_": 37,
            "$_MUX_": 227,
            "$_NAND_": 88,
            "$_NOR_": 137,
            "$_NOT_": 127,
            "$_ORNOT_": 21,
            "$_OR_": 178,
            "$_XNOR_": 76,
            "$_XOR_": 227,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 154
         }
      }
}

146. Printing statistics.

=== pll_top ===

   Number of wires:               1517
   Number of wire bits:           1832
   Number of public wires:          21
   Number of public wire bits:     232
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1716
     $_ANDNOT_                     444
     $_AND_                         37
     $_MUX_                        227
     $_NAND_                        88
     $_NOR_                        137
     $_NOT_                        127
     $_ORNOT_                       21
     $_OR_                         178
     $_XNOR_                        76
     $_XOR_                        227
     gf180mcu_fd_sc_mcu7t5v0__dffq_1    154

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\pll_top': 9803.763200
     of which used for sequential elements: 9803.763200 (100.00%)

[INFO] Using generated ABC script '/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/AREA_0.abc'…

147. Executing ABC pass (technology mapping using ABC).

147.1. Extracting gate netlist of module `\pll_top' to `/tmp/yosys-abc-ndac0q/input.blif'..
Extracted 1562 gates and 1784 wires to a netlist network with 220 inputs and 153 outputs.

147.1.1. Executing ABC.
Running ABC command: "/nix/store/0lcxf72vg49zlzrv7vlsnv0ibna09hwx-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-ndac0q/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ndac0q/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ndac0q/input.blif 
ABC: + read_lib -w /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/e097938cffd0416cabc44d12e1de2294.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__antenna" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__bufz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__dffsnq_4".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__endcap" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fill_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_16" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_32" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__fillcap_64" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__filltie" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__hold".
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtn_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "gf180mcu_fd_sc_mcu7t5v0__icgtp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_3".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_12".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "gf180mcu_fd_sc_mcu7t5v0__invz_16".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latrsnq_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "gf180mcu_fd_sc_mcu7t5v0__latsnq_4".
ABC: Library "gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00" from "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/e097938cffd0416cabc44d12e1de2294.lib" has 143 cells (72 skipped: 36 seq; 15 tri-state; 21 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =   23.83 MB. Time =     0.07 sec
ABC: Warning: Detected 6 multi-output gates (for example, "gf180mcu_fd_sc_mcu7t5v0__addf_1").
ABC: + read_constr -v /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN".
ABC: Setting output load to be 72.910004.
ABC: + source /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN) in the library.
ABC: WireLoad = "none"  Gates =   1143 (  7.1 %)   Cap = 18.2 ff ( 10.0 %)   Area =    20162.91 ( 83.2 %)   Delay = 13719.60 ps  (  6.8 %)               
ABC: Path  0 --       7 : 0   45 pi                                A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout = 242.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     377 : 1   13 gf180mcu_fd_sc_mcu7t5v0__clkinv_1 A =   8.78  Df = 684.1  -23.6 ps  S =1160.8 ps  Cin =  4.2 ff  Cout =  67.5 ff  Cmax = 228.4 ff  G = 1599  
ABC: Path  2 --    1265 : 3   24 gf180mcu_fd_sc_mcu7t5v0__nor3_1   A =  17.56  Df =4182.8-1949.4 ps  S =5953.6 ps  Cin =  4.1 ff  Cout = 130.8 ff  Cmax =  84.3 ff  G = 3189  
ABC: Path  3 --    1277 : 2    3 gf180mcu_fd_sc_mcu7t5v0__xor2_1   A =  26.34  Df =6403.4-3132.8 ps  S =1204.3 ps  Cin =  7.5 ff  Cout =  14.5 ff  Cmax = 124.3 ff  G =  194  
ABC: Path  4 --    1289 : 4    2 gf180mcu_fd_sc_mcu7t5v0__or4_1    A =  26.34  Df =7522.4-3689.0 ps  S = 346.6 ps  Cin =  2.8 ff  Cout =   9.5 ff  Cmax = 238.9 ff  G =  339  
ABC: Path  5 --    1307 : 4    3 gf180mcu_fd_sc_mcu7t5v0__oai31_1  A =  24.15  Df =8107.4-4061.7 ps  S = 961.1 ps  Cin =  4.5 ff  Cout =  12.1 ff  Cmax =  73.4 ff  G =  266  
ABC: Path  6 --    1337 : 2    2 gf180mcu_fd_sc_mcu7t5v0__nand2_1  A =  10.98  Df =8330.5-1140.2 ps  S = 367.5 ps  Cin =  4.7 ff  Cout =   9.6 ff  Cmax = 212.6 ff  G =  204  
ABC: Path  7 --    1367 : 5    2 gf180mcu_fd_sc_mcu7t5v0__oai221_1 A =  26.34  Df =8855.7-1315.6 ps  S = 860.1 ps  Cin =  4.8 ff  Cout =   8.9 ff  Cmax = 118.8 ff  G =  186  
ABC: Path  8 --    1368 : 3    4 gf180mcu_fd_sc_mcu7t5v0__oai21_1  A =  17.56  Df =9211.2-1169.5 ps  S = 690.6 ps  Cin =  4.9 ff  Cout =  18.0 ff  Cmax = 124.5 ff  G =  370  
ABC: Path  9 --    1398 : 4    2 gf180mcu_fd_sc_mcu7t5v0__nor4_1   A =  21.95  Df =9728.9-1408.3 ps  S = 850.1 ps  Cin =  3.8 ff  Cout =   8.5 ff  Cmax =  62.2 ff  G =  223  
ABC: Path 10 --    1422 : 4    2 gf180mcu_fd_sc_mcu7t5v0__oai31_1  A =  24.15  Df =9974.1-1139.3 ps  S = 673.2 ps  Cin =  4.5 ff  Cout =   6.9 ff  Cmax =  73.4 ff  G =  152  
ABC: Path 11 --    1424 : 3    2 gf180mcu_fd_sc_mcu7t5v0__and3_1   A =  21.95  Df =10469.0-1115.9 ps  S = 301.6 ps  Cin =  2.8 ff  Cout =  12.5 ff  Cmax = 237.8 ff  G =  448  
ABC: Path 12 --    1454 : 3    2 gf180mcu_fd_sc_mcu7t5v0__oai21_1  A =  17.56  Df =10765.3-1234.4 ps  S = 425.7 ps  Cin =  4.9 ff  Cout =   8.8 ff  Cmax = 124.5 ff  G =  181  
ABC: Path 13 --    1458 : 3    3 gf180mcu_fd_sc_mcu7t5v0__oai21_1  A =  17.56  Df =11035.2-1099.6 ps  S = 575.0 ps  Cin =  4.9 ff  Cout =  14.4 ff  Cmax = 124.5 ff  G =  296  
ABC: Path 14 --    1474 : 5    2 gf180mcu_fd_sc_mcu7t5v0__oai221_1 A =  26.34  Df =11619.9-1318.9 ps  S = 900.4 ps  Cin =  4.8 ff  Cout =  12.2 ff  Cmax = 118.8 ff  G =  256  
ABC: Path 15 --    1475 : 2    1 gf180mcu_fd_sc_mcu7t5v0__xor2_1   A =  26.34  Df =12314.4-1625.8 ps  S = 393.2 ps  Cin =  7.5 ff  Cout =   4.8 ff  Cmax = 124.3 ff  G =   64  
ABC: Path 16 --    1477 : 4    1 gf180mcu_fd_sc_mcu7t5v0__oai211_1 A =  21.95  Df =13719.6-2027.1 ps  S =2404.8 ps  Cin =  4.7 ff  Cout =  72.9 ff  Cmax = 122.3 ff  G = 1539  
ABC: Start-point = pi6 (\lf_inst.error_in [3]).  End-point = po118 ($auto$rtlil.cc:2739:MuxGate$6006).
ABC: netlist                       : i/o =  220/  153  lat =    0  nd =  1143  edge =   2866  area =20163.37  delay =17.00  lev = 17
ABC: + write_blif /tmp/yosys-abc-ndac0q/output.blif 

147.1.2. Re-integrating ABC results.
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai222_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai22_1 cells:       14
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi222_1 cells:        4
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi211_1 cells:       11
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__mux2_2 cells:        5
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai32_1 cells:        3
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or4_1 cells:        5
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and4_1 cells:       10
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai33_1 cells:        1
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor4_1 cells:       17
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi22_1 cells:       32
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai31_1 cells:       17
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi221_1 cells:       11
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor3_1 cells:       17
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand4_1 cells:       16
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor3_1 cells:       23
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand3_1 cells:       50
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or2_1 cells:       23
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai21_1 cells:       78
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and2_1 cells:       38
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__clkinv_1 cells:       81
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai221_1 cells:        4
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xor2_1 cells:      133
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__xnor2_1 cells:       37
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__oai211_1 cells:       40
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__or3_1 cells:        5
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__and3_1 cells:       10
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nor2_1 cells:      124
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__nand2_1 cells:      262
ABC RESULTS:   gf180mcu_fd_sc_mcu7t5v0__aoi21_1 cells:       71
ABC RESULTS:        internal signals:     1411
ABC RESULTS:           input signals:      220
ABC RESULTS:          output signals:      153
Removing temp directory.

148. Executing SETUNDEF pass (replace undef values with defined constants).

149. Executing HILOMAP pass (mapping to constant drivers).

150. Executing SPLITNETS pass (splitting up multi-bit signals).

151. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pll_top..
Removed 5 unused cells and 1835 unused wires.
<suppressed ~16 debug messages>

152. Executing INSBUF pass (insert buffer cells for connected wires).
Add pll_top/$auto$insbuf.cc:97:execute$7231: \lf_inst.integrator[0] -> \debug_dco_word [0]

153. Executing CHECK pass (checking for obvious problems).
Checking module pll_top...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane/runs/RUN_2025-12-22_15-30-35/tmp/e097938cffd0416cabc44d12e1de2294.lib ",
   "modules": {
      "\\pll_top": {
         "num_wires":         1272,
         "num_wire_bits":     1365,
         "num_pub_wires":     129,
         "num_pub_wire_bits": 222,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1298,
         "area":              29979.846400,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 38,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 71,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__aoi222_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 32,
            "gf180mcu_fd_sc_mcu7t5v0__buf_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 81,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 154,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 5,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 262,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 50,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 16,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 124,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 23,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 17,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 40,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 78,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__oai222_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 14,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 17,
            "gf180mcu_fd_sc_mcu7t5v0__oai32_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai33_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 23,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 37,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 133,
            "gf180mcu_fd_sc_mcu7t5v0__xor3_1": 17
         }
      }
   },
      "design": {
         "num_wires":         1272,
         "num_wire_bits":     1365,
         "num_pub_wires":     129,
         "num_pub_wire_bits": 222,
         "num_ports":         8,
         "num_port_bits":     101,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1298,
         "area":              29979.846400,
         "num_cells_by_type": {
            "gf180mcu_fd_sc_mcu7t5v0__and2_1": 38,
            "gf180mcu_fd_sc_mcu7t5v0__and3_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__and4_1": 10,
            "gf180mcu_fd_sc_mcu7t5v0__aoi211_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__aoi21_1": 71,
            "gf180mcu_fd_sc_mcu7t5v0__aoi221_1": 11,
            "gf180mcu_fd_sc_mcu7t5v0__aoi222_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__aoi22_1": 32,
            "gf180mcu_fd_sc_mcu7t5v0__buf_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__clkinv_1": 81,
            "gf180mcu_fd_sc_mcu7t5v0__dffq_1": 154,
            "gf180mcu_fd_sc_mcu7t5v0__mux2_2": 5,
            "gf180mcu_fd_sc_mcu7t5v0__nand2_1": 262,
            "gf180mcu_fd_sc_mcu7t5v0__nand3_1": 50,
            "gf180mcu_fd_sc_mcu7t5v0__nand4_1": 16,
            "gf180mcu_fd_sc_mcu7t5v0__nor2_1": 124,
            "gf180mcu_fd_sc_mcu7t5v0__nor3_1": 23,
            "gf180mcu_fd_sc_mcu7t5v0__nor4_1": 17,
            "gf180mcu_fd_sc_mcu7t5v0__oai211_1": 40,
            "gf180mcu_fd_sc_mcu7t5v0__oai21_1": 78,
            "gf180mcu_fd_sc_mcu7t5v0__oai221_1": 4,
            "gf180mcu_fd_sc_mcu7t5v0__oai222_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__oai22_1": 14,
            "gf180mcu_fd_sc_mcu7t5v0__oai31_1": 17,
            "gf180mcu_fd_sc_mcu7t5v0__oai32_1": 3,
            "gf180mcu_fd_sc_mcu7t5v0__oai33_1": 1,
            "gf180mcu_fd_sc_mcu7t5v0__or2_1": 23,
            "gf180mcu_fd_sc_mcu7t5v0__or3_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__or4_1": 5,
            "gf180mcu_fd_sc_mcu7t5v0__xnor2_1": 37,
            "gf180mcu_fd_sc_mcu7t5v0__xor2_1": 133,
            "gf180mcu_fd_sc_mcu7t5v0__xor3_1": 17
         }
      }
}

154. Printing statistics.

=== pll_top ===

   Number of wires:               1272
   Number of wire bits:           1365
   Number of public wires:         129
   Number of public wire bits:     222
   Number of ports:                  8
   Number of port bits:            101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1298
     gf180mcu_fd_sc_mcu7t5v0__and2_1     38
     gf180mcu_fd_sc_mcu7t5v0__and3_1     10
     gf180mcu_fd_sc_mcu7t5v0__and4_1     10
     gf180mcu_fd_sc_mcu7t5v0__aoi211_1     11
     gf180mcu_fd_sc_mcu7t5v0__aoi21_1     71
     gf180mcu_fd_sc_mcu7t5v0__aoi221_1     11
     gf180mcu_fd_sc_mcu7t5v0__aoi222_1      4
     gf180mcu_fd_sc_mcu7t5v0__aoi22_1     32
     gf180mcu_fd_sc_mcu7t5v0__buf_1      1
     gf180mcu_fd_sc_mcu7t5v0__clkinv_1     81
     gf180mcu_fd_sc_mcu7t5v0__dffq_1    154
     gf180mcu_fd_sc_mcu7t5v0__mux2_2      5
     gf180mcu_fd_sc_mcu7t5v0__nand2_1    262
     gf180mcu_fd_sc_mcu7t5v0__nand3_1     50
     gf180mcu_fd_sc_mcu7t5v0__nand4_1     16
     gf180mcu_fd_sc_mcu7t5v0__nor2_1    124
     gf180mcu_fd_sc_mcu7t5v0__nor3_1     23
     gf180mcu_fd_sc_mcu7t5v0__nor4_1     17
     gf180mcu_fd_sc_mcu7t5v0__oai211_1     40
     gf180mcu_fd_sc_mcu7t5v0__oai21_1     78
     gf180mcu_fd_sc_mcu7t5v0__oai221_1      4
     gf180mcu_fd_sc_mcu7t5v0__oai222_1      1
     gf180mcu_fd_sc_mcu7t5v0__oai22_1     14
     gf180mcu_fd_sc_mcu7t5v0__oai31_1     17
     gf180mcu_fd_sc_mcu7t5v0__oai32_1      3
     gf180mcu_fd_sc_mcu7t5v0__oai33_1      1
     gf180mcu_fd_sc_mcu7t5v0__or2_1     23
     gf180mcu_fd_sc_mcu7t5v0__or3_1      5
     gf180mcu_fd_sc_mcu7t5v0__or4_1      5
     gf180mcu_fd_sc_mcu7t5v0__xnor2_1     37
     gf180mcu_fd_sc_mcu7t5v0__xor2_1    133
     gf180mcu_fd_sc_mcu7t5v0__xor3_1     17

   Chip area for module '\pll_top': 29979.846400
     of which used for sequential elements: 9803.763200 (32.70%)

155. Executing Verilog backend.
Dumping module `\pll_top'.

156. Executing JSON backend.
