

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'
================================================================
* Date:           Mon Oct 16 16:29:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12549|    12549|  0.188 ms|  0.188 ms|  12549|  12549|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_56_3_VITIS_LOOP_57_4  |    12547|    12547|         5|          1|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%scale_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale"   --->   Operation 9 'read' 'scale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln15_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln15"   --->   Operation 10 'read' 'sext_ln15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln54_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln54"   --->   Operation 11 'read' 'sext_ln54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln15_cast = sext i62 %sext_ln15_read"   --->   Operation 12 'sext' 'sext_ln15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln54_cast = sext i62 %sext_ln54_read"   --->   Operation 13 'sext' 'sext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 301056, void @empty_51, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_20, i32 0, i32 0, void @empty_35, i32 0, i32 150528, void @empty_47, void @empty_34, void @empty_35, i32 16, i32 16, i32 16, i32 16, void @empty_35, void @empty_35, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten9"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i50"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i14 %indvar_flatten9" [kernel_stage0.cpp:56]   --->   Operation 18 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%icmp_ln56 = icmp_eq  i14 %indvar_flatten9_load, i14 12544" [kernel_stage0.cpp:56]   --->   Operation 19 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%add_ln56 = add i14 %indvar_flatten9_load, i14 1" [kernel_stage0.cpp:56]   --->   Operation 20 'add' 'add_ln56' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc31.loopexit.i, void %for.inc34.loopexit.i.exitStub" [kernel_stage0.cpp:56]   --->   Operation 21 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln57 = store i14 %add_ln56, i14 %indvar_flatten9" [kernel_stage0.cpp:57]   --->   Operation 22 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 10.9>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln15_cast" [kernel_stage0.cpp:15]   --->   Operation 23 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (10.9ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [kernel_stage0.cpp:59]   --->   Operation 24 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln56)> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 4.90>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %gmem0_addr_read" [kernel_stage0.cpp:59]   --->   Operation 25 'bitcast' 'bitcast_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (4.90ns)   --->   "%mul28_i = fmul i32 %bitcast_ln59, i32 %scale_read" [kernel_stage0.cpp:59]   --->   Operation 26 'fmul' 'mul28_i' <Predicate = (!icmp_ln56)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.90>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln54_cast" [kernel_stage0.cpp:54]   --->   Operation 29 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (4.90ns)   --->   "%mul28_i = fmul i32 %bitcast_ln59, i32 %scale_read" [kernel_stage0.cpp:59]   --->   Operation 31 'fmul' 'mul28_i' <Predicate = (!icmp_ln56)> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 10.9>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_3_VITIS_LOOP_57_4_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [kernel_stage0.cpp:57]   --->   Operation 35 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %mul28_i" [kernel_stage0.cpp:59]   --->   Operation 36 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (10.9ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem3_addr, i32 %bitcast_ln59_1, i4 15" [kernel_stage0.cpp:59]   --->   Operation 37 'write' 'write_ln59' <Predicate = true> <Delay = 10.9> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc.i50" [kernel_stage0.cpp:57]   --->   Operation 38 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15ns, clock uncertainty: 4.05ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten9') [6]  (0 ns)
	'load' operation ('indvar_flatten9_load', kernel_stage0.cpp:56) on local variable 'indvar_flatten9' [17]  (0 ns)
	'add' operation ('add_ln56', kernel_stage0.cpp:56) [24]  (0.765 ns)
	'store' operation ('store_ln57', kernel_stage0.cpp:57) of variable 'add_ln56', kernel_stage0.cpp:56 on local variable 'indvar_flatten9' [36]  (0.387 ns)

 <State 2>: 10.9ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', kernel_stage0.cpp:15) [21]  (0 ns)
	bus read operation ('gmem0_addr_read', kernel_stage0.cpp:59) on port 'gmem0' (kernel_stage0.cpp:59) [31]  (10.9 ns)

 <State 3>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul28_i', kernel_stage0.cpp:59) [33]  (4.9 ns)

 <State 4>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul28_i', kernel_stage0.cpp:59) [33]  (4.9 ns)

 <State 5>: 10.9ns
The critical path consists of the following:
	bus write operation ('write_ln59', kernel_stage0.cpp:59) on port 'gmem3' (kernel_stage0.cpp:59) [35]  (10.9 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
