Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec 21 03:23:45 2023
| Host         : Eric-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               9 |            5 |
| No           | Yes                   | No                     |              35 |           14 |
| Yes          | No                    | No                     |              23 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              71 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                         Enable Signal                        |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | datap/input_int/bounceCenter/output_buf_i_1__3_n_0           |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | datap/input_int/bounceDown/output_buf_i_1__0_n_0             |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | datap/input_int/bounceLeft/output_buf_i_1__1_n_0             |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | datap/input_int/bounceRight/output_buf_i_1__2_n_0            |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | datap/input_int/bounceUp/output_buf_i_1_n_0                  |                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | datap/input_int/redCenter/FSM_onehot_current_state_reg[0][0] |                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | datap/Timer_com/E[0]                                         | datap/input_int/bounceCenter/SS[0]     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | cntl/FSM_onehot_current_state_reg[2]_2[0]                    | datap/Timer_com/SR[0]                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                              |                                        |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG | datap/input_int/bounceCenter/count_reg_n_0                   | rst_IBUF                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | datap/input_int/bounceDown/count_reg_n_0                     | rst_IBUF                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | datap/input_int/bounceLeft/count_reg_n_0                     | rst_IBUF                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | datap/input_int/bounceRight/count_reg_n_0                    | rst_IBUF                               |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | datap/input_int/bounceUp/count                               | rst_IBUF                               |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | datap/input_int/redCenter/q_reg_0[0]                         |                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | cntl/E[0]                                                    |                                        |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | cntl/en_timer                                                | cntl/FSM_onehot_current_state_reg[2]_1 |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG |                                                              | rst_IBUF                               |               19 |             44 |         2.32 |
+----------------+--------------------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


