Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 75b1f018b6b44e4ba4a4e00a4c05d9f4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] adder_32 is not declared [C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/ALU2.v:12]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port addr [C:/Users/27486/Desktop/lab5/project_1/project_1.srcs/sources_1/new/top.v:139]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
