// Seed: 829729345
module module_0 (
    output tri0 id_0,
    input  wire id_1
);
  assign id_0 = -1;
  assign id_0 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 void id_2
);
  assign id_0 = !-1'h0;
  integer id_4 = 1 == -1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand id_0,
    input wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    input uwire id_10,
    output uwire id_11,
    input wire id_12
);
  always id_11 = id_7;
  assign module_0.type_0 = 0;
endmodule
