#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun 20 18:01:41 2023
# Process ID: 3067630
# Current directory: /home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_distortion_0_0_synth_1
# Command line: vivado -log audio_processing_axis_audio_distortion_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_processing_axis_audio_distortion_0_0.tcl
# Log file: /home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_distortion_0_0_synth_1/audio_processing_axis_audio_distortion_0_0.vds
# Journal file: /home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_distortion_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/maniek/.Xilinx/Vivado/Vivado_init.tcl'
source audio_processing_axis_audio_distortion_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maniek/Vivado/ip_repo/spi_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maniek/git/audio-processing/pl/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/maniek/Vivado/ip_repo/ssd1306_driver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/HGST/Programy/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top audio_processing_axis_audio_distortion_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3067777 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1825.219 ; gain = 93.867 ; free physical = 873 ; free virtual = 17236
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'audio_processing_axis_audio_distortion_0_0' [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/bd/audio_processing/ip/audio_processing_axis_audio_distortion_0_0/synth/audio_processing_axis_audio_distortion_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axis_audio_distortion' [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/imports/rtl/distortion.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'axis_audio_distortion' (1#1) [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/imports/rtl/distortion.vhdl:25]
INFO: [Synth 8-6155] done synthesizing module 'audio_processing_axis_audio_distortion_0_0' (2#1) [/home/maniek/Vivado/audio-effect-box/audio-effect-box.srcs/sources_1/bd/audio_processing/ip/audio_processing_axis_audio_distortion_0_0/synth/audio_processing_axis_audio_distortion_0_0.v:58]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tlast
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1878.969 ; gain = 147.617 ; free physical = 728 ; free virtual = 17083
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.969 ; gain = 147.617 ; free physical = 684 ; free virtual = 17039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1878.969 ; gain = 147.617 ; free physical = 684 ; free virtual = 17039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.012 ; gain = 0.000 ; free physical = 532 ; free virtual = 16395
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2237.012 ; gain = 0.000 ; free physical = 532 ; free virtual = 16396
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2238.012 ; gain = 1.000 ; free physical = 532 ; free virtual = 16395
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 658 ; free virtual = 16534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 659 ; free virtual = 16534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 660 ; free virtual = 16535
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "m_axis_tdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 641 ; free virtual = 16517
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_audio_distortion 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[7]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[6]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[5]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[4]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[3]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[2]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[1]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tdata[0]
WARNING: [Synth 8-3331] design axis_audio_distortion has unconnected port s_axis_tlast
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[0]' (FDRE) to 'inst/m_axis_tdata_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[1]' (FDRE) to 'inst/m_axis_tdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[2]' (FDRE) to 'inst/m_axis_tdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[3]' (FDRE) to 'inst/m_axis_tdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[4]' (FDRE) to 'inst/m_axis_tdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[5]' (FDRE) to 'inst/m_axis_tdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/m_axis_tdata_reg[6]' (FDRE) to 'inst/m_axis_tdata_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\m_axis_tdata_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 527 ; free virtual = 16422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1505 ; free virtual = 17117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1505 ; free virtual = 17117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1489 ; free virtual = 17100
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1488 ; free virtual = 17097
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1502 ; free virtual = 17112
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1617 ; free virtual = 17227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1621 ; free virtual = 17231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 1948 ; free virtual = 17558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 2058 ; free virtual = 17668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   431|
|2     |LUT1   |   176|
|3     |LUT2   |  2579|
|4     |LUT3   |    37|
|5     |LUT4   |    43|
|6     |LUT5   |    30|
|7     |LUT6   |   211|
|8     |FDRE   |    91|
|9     |FDSE   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |  3603|
|2     |  inst   |axis_audio_distortion |  3603|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 2082 ; free virtual = 17692
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2238.012 ; gain = 147.617 ; free physical = 2403 ; free virtual = 18013
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2238.012 ; gain = 506.660 ; free physical = 2403 ; free virtual = 18013
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 431 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'audio_processing_axis_audio_distortion_0_0' is not ideal for floorplanning, since the cellview 'axis_audio_distortion' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.027 ; gain = 0.000 ; free physical = 2292 ; free virtual = 17898
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2244.027 ; gain = 525.262 ; free physical = 2333 ; free virtual = 17939
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.027 ; gain = 0.000 ; free physical = 2331 ; free virtual = 17937
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_distortion_0_0_synth_1/audio_processing_axis_audio_distortion_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.039 ; gain = 0.000 ; free physical = 2357 ; free virtual = 17965
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/maniek/Vivado/audio-effect-box/audio-effect-box.runs/audio_processing_axis_audio_distortion_0_0_synth_1/audio_processing_axis_audio_distortion_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_processing_axis_audio_distortion_0_0_utilization_synth.rpt -pb audio_processing_axis_audio_distortion_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 18:02:19 2023...
