{"hierarchy":{"top_level":4,"1":{"insts":{"m4":3,"m1":2,"m0":2,"m5":3,"m2":2,"m3":3}},"4":{"insts":{"v2":5,"v0":5,"v1":5,"v3":5,"xi0":1,"c0":6}}},"modelMap":{"NAND3_SCHEM_BASIC":[1],"nmos":[3,2],"cap":[6],"vsource":[5]},"cellviews":[["NAND3","NAND3_SCHEM_BASIC","schematic"],["NCSU_TechLib_FreePDK15","pmos","hspiceD"],["NCSU_TechLib_FreePDK15","nmos","hspiceD"],["NAND3","NAND3_SCHEM_BASIC_TB","schematic"],["analogLib","vsource","hspiceD"],["analogLib","cap","hspiceD"]]}
