============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:32:10 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_SF_0_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     530            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     630          100     
                                              
             Setup:-      11                  
       Uncertainty:-      50                  
     Required Time:=     569                  
      Launch Clock:-     100                  
         Data Path:-     467                  
             Slack:=       2                  

#-------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[24]/CK                    -       -      R     (arrival)    393     -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[24]/Q                     -       CK->Q  F     DFFRX2         5  10.3    32    57     157    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1104/Y       -       A->Y   R     INVX1          2   5.2    35    26     182    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1081__5115/Y -       B->Y   F     NAND2X1        1   3.8    44    34     216    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1011__1617/Y -       A1->Y  R     OAI21X2        1   3.9    35    28     244    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1005__6260/Y -       A1->Y  F     AOI21X2        1   3.4    30    26     269    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g997__2883/Y  -       A1N->Y F     AOI2BB1X4      1   4.7    17    36     306    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g995__9315/Y  -       B0->Y  R     OAI2BB1X4      1   5.0    15    11     317    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g993__4733/Y  -       B0->Y  F     AOI31X4        1   3.4    31     9     326    (-,-) 
  g8179__6417/Y                                  -       B->Y   R     NAND2X1        1   3.9    35    22     348    (-,-) 
  g7545__1617/Y                                  -       C->Y   R     AND3X8        64 131.3   104    94     442    (-,-) 
  g7538__5107/Y                                  -       S0->Y  F     MX2X1          2   5.2    31    48     491    (-,-) 
  g7376__7482/Y                                  -       A1->Y  R     AOI22X1        1   3.4    75    37     528    (-,-) 
  g7343__8246/Y                                  -       B0->Y  F     OAI2BB1X1      1   3.3    43    39     567    (-,-) 
  DATA_PATH_SF_0_s_reg[31]/D                     <<<     -      F     DFFRHQX1       1     -     -     0     567    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------

