<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CTIINEN&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">CTIINEN&lt;n&gt;, CTI Input Trigger to Output Channel Enable registers, n =
      0 - 31</h1><p>The CTIINEN&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
        <p>Enables the signaling of an event on output channels when input trigger event n is received by the CTI.</p>
      <h2>Configuration</h2><p>CTIINEN&lt;n&gt; is in the Debug power domain.
      RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values. These apply only on an External debug reset. The register is not affected by a Warm reset and is not affected by a Cold reset.</p>
        <p>If input trigger n is not connected, the behavior of CTIINEN&lt;n&gt; is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
      <h2>Attributes</h2>
            <p>CTIINEN&lt;n&gt; is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The CTIINEN&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#INEN&lt;x&gt;_31">INEN&lt;x&gt;, bit [x]
      </a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="INEN&lt;x&gt;_31">INEN&lt;x&gt;, bit [x], for x = 0 to 31</h4>
          
  <p>Input trigger &lt;n&gt; to output channel &lt;x&gt; enable.</p>
<p>Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the <a href="ext-ctidevid.html">CTIDEVID</a>.NUMCHAN field.</p>
<p>Possible values of this bit are:</p>

        <table class="valuetable"><tr><th>INEN&lt;x&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Input trigger &lt;n&gt; will not generate an event on output channel &lt;x&gt;.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Input trigger &lt;n&gt; will generate an event on output channel &lt;x&gt;.</p>
</td></tr></table><p>On a External debug reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h2>Accessing the CTIINEN&lt;n&gt;</h2><h4>CTIINEN&lt;n&gt; can be accessed through the external debug interface:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>CTI</td><td><span class="hexnumber">0x020</span> + 4n</td><td>CTIINEN&lt;n&gt;</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When SoftwareLockStatus()
            accesses to this register are <span class="access_level">RO</span>.
          </li><li>When !SoftwareLockStatus()
            accesses to this register are <span class="access_level">RW</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
