
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.140
 Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv trial1_reg_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv trial1_reg_top.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv trial1_reg_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv tlul_adapter_reg.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_rsp_intg_gen.sv trial1_reg_top.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Sep22_SW_Release, released at Fri Sep 30 20:01:32 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'trial1_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:10: parameter 'BlockAw' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:260: parameter 'TRIAL1_RWTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:261: parameter 'TRIAL1_RWTYPE1_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:262: parameter 'TRIAL1_RWTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:263: parameter 'TRIAL1_RWTYPE3_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:264: parameter 'TRIAL1_RWTYPE4_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:265: parameter 'TRIAL1_ROTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:266: parameter 'TRIAL1_W1CTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:267: parameter 'TRIAL1_W1CTYPE1_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:268: parameter 'TRIAL1_W1CTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:269: parameter 'TRIAL1_W1STYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:270: parameter 'TRIAL1_W0CTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:271: parameter 'TRIAL1_R0W1CTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:272: parameter 'TRIAL1_RCTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:273: parameter 'TRIAL1_WOTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:274: parameter 'TRIAL1_MIXTYPE0_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:275: parameter 'TRIAL1_RWTYPE5_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:276: parameter 'TRIAL1_RWTYPE6_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:277: parameter 'TRIAL1_ROTYPE1_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:278: parameter 'TRIAL1_ROTYPE2_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:279: parameter 'TRIAL1_RWTYPE7_OFFSET' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:282: parameter 'TRIAL1_RWTYPE6_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:283: parameter 'TRIAL1_RWTYPE6_RWTYPE6_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:284: parameter 'TRIAL1_ROTYPE1_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:285: parameter 'TRIAL1_ROTYPE1_ROTYPE1_RESVAL' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] trial1_reg_pkg.sv:312: parameter 'TRIAL1_PERMIT' declared inside package 'trial1_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'trial1_reg_top.sv'

yosys> synth_rs -top trial1_reg_top -tech genesis2 -goal area -de -verilog synthesized.v

3. Executing synth_rs pass: v0.4.116

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis2/cells_sim.v +/rapidsilicon/genesis2/dsp_sim.v +/rapidsilicon/genesis2/brams_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\dffn'.
Generating RTLIL representation for module `\sdff'.
Generating RTLIL representation for module `\sdffn'.
Generating RTLIL representation for module `\dffr'.
Generating RTLIL representation for module `\dffnr'.
Generating RTLIL representation for module `\dffe'.
Generating RTLIL representation for module `\dffne'.
Generating RTLIL representation for module `\sdffre'.
Generating RTLIL representation for module `\sdffnre'.
Generating RTLIL representation for module `\dffre'.
Generating RTLIL representation for module `\dffnre'.
Generating RTLIL representation for module `\latch'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchr'.
Generating RTLIL representation for module `\latchnr'.
Generating RTLIL representation for module `\fa_1bit'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top trial1_reg_top

3.5. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] trial1_reg_top.sv:8: compiling module 'trial1_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:10: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:10: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=10)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:49: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110)'
Importing module trial1_reg_top.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101).
Importing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110).
Importing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111).
Importing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010).
Importing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111).
Importing module prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101).
Importing module prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110).
Importing module prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000).
Importing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100).
Importing module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010).
Importing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110).
Importing module prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111).
Importing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110).
Importing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110).
Importing module prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000).
Importing module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100).
Importing module prim_subreg_ext.
Importing module tlul_adapter_reg(RegAw=10).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.

3.5.1. Analyzing design hierarchy..
Top module:  \trial1_reg_top
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110)
Used module:     \prim_subreg_ext
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01)
Used module:     \prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100)
Used module:     \prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110)
Used module:     \prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111)
Used module:     \prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110)
Used module:     \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000)
Used module:     \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110)
Used module:     \tlul_adapter_reg(RegAw=10)
Used module:         \tlul_err
Used module:     \tlul_rsp_intg_gen
Used module:         \tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         \prim_secded_inv_64_57_enc
Used module:     \tlul_cmd_intg_chk
Used module:         \tlul_data_integ_dec
Used module:             \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_64_57_dec

3.5.2. Analyzing design hierarchy..
Top module:  \trial1_reg_top
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110)
Used module:     \prim_subreg_ext
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010)
Used module:     \prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01)
Used module:     \prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100)
Used module:     \prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110)
Used module:     \prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111)
Used module:     \prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110)
Used module:     \prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110)
Used module:     \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110)
Used module:     \prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000)
Used module:     \prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1)
Used module:     \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:     \prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110)
Used module:     \tlul_adapter_reg(RegAw=10)
Used module:         \tlul_err
Used module:     \tlul_rsp_intg_gen
Used module:         \tlul_data_integ_enc
Used module:             \prim_secded_inv_39_32_enc
Used module:         \prim_secded_inv_64_57_enc
Used module:     \tlul_cmd_intg_chk
Used module:         \tlul_data_integ_dec
Used module:             \prim_secded_inv_39_32_dec
Used module:         \prim_secded_inv_64_57_dec
Removed 0 unused modules.

yosys> proc

3.6. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.6.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.6.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module tlul_adapter_reg(RegAw=10).
<suppressed ~12 debug messages>
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module trial1_reg_top.
<suppressed ~6 debug messages>

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b1).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b0100000000000000).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1000000000000000).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1100110001010101).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=16'b1110111001100110).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b0111011101110111).
Deleting now unused module prim_subreg(DW=16,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=16'b1110111011101110).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b0100).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=4'b011).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b01).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b010).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=4'b0111).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=4'b0101).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=4'b0110).
Deleting now unused module prim_subreg(DW=4,SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=4'b1000).
Deleting now unused module prim_subreg(DW=8,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=8'b01100100).
Deleting now unused module prim_subreg(SwAccess=SwAccessRC_prim_subreg_pkg,RESVAL=32'b01110111010001000011001110011001).
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b010001000100010001000100010001).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0100000000000000010000000000).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b0101111000110000101001110).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b10111010101110101011101010111010).
Deleting now unused module prim_subreg(SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=32'b11110110111101101111011011110110).
Deleting now unused module prim_subreg(SwAccess=SwAccessW0C_prim_subreg_pkg,RESVAL=32'b11111110110010000001001101111111).
Deleting now unused module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10101010011101110101010101100110).
Deleting now unused module prim_subreg(SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=32'b10111011110011001101110111101110).
Deleting now unused module prim_subreg(SwAccess=SwAccessW1S_prim_subreg_pkg,RESVAL=32'b010001001000100100010010001000).
Deleting now unused module prim_subreg(SwAccess=SwAccessWO_prim_subreg_pkg,RESVAL=32'b010001001000100011001101000100).
Deleting now unused module prim_subreg_ext.
Deleting now unused module tlul_adapter_reg(RegAw=10).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_rsp_intg_gen.
<suppressed ~42 debug messages>

yosys> demuxmap

3.9. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.10. Executing TRIBUF pass.

yosys> deminout

3.11. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~25 debug messages>

yosys> opt_clean

3.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 194 unused cells and 3942 unused wires.
<suppressed ~533 debug messages>

yosys> check

3.14. Executing CHECK pass (checking for obvious problems).
Checking module trial1_reg_top...
Found and reported 0 problems.

yosys> opt_expr

3.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~18 debug messages>

yosys> opt_merge -nomux

3.16. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

yosys> opt_muxtree

3.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
    New ctrl vector for $pmux cell $verific$select_361$trial1_reg_top.sv:1237$3320: { \addr_hit [0] $verific$n3065$119 $verific$n3068$122 $verific$n3071$125 $verific$n3074$128 $verific$n3077$131 $verific$n3080$134 $verific$n3083$137 $verific$n3086$140 $verific$n3089$143 $verific$n3092$146 $verific$n3098$152 $verific$n3104$158 $verific$n3107$161 $verific$n3110$164 $verific$n3113$167 $verific$n3116$170 $verific$n3119$173 $verific$n3121$175 }
  Optimizing cells in module \trial1_reg_top.
Performed a total of 1 changes.

yosys> opt_merge

3.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.20. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.21. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$intg_err_q_reg$trial1_reg_top.sv:61$326 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1stype2.$verific$q_reg$prim_subreg.sv:72$3891 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_w0ctype2.$verific$q_reg$prim_subreg.sv:72$3828 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype5.$verific$qe_reg$prim_subreg.sv:67$3782 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype5.$verific$q_reg$prim_subreg.sv:72$3786 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype3_field1.$verific$q_reg$prim_subreg.sv:72$3450 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype3_field0.$verific$q_reg$prim_subreg.sv:72$3429 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype2.$verific$q_reg$prim_subreg.sv:72$3744 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field4.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field1.$verific$q_reg[0]$prim_subreg.sv:72$3345 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype1_field0.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rotype0.$verific$q_reg$prim_subreg.sv:72$3723 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$4004 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$4003 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$4002 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$4013 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3992 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$4014 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_rctype0.$verific$q_reg$prim_subreg.sv:72$3702 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_r0w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field6.$verific$q_reg$prim_subreg.sv:72$3597 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field5.$verific$q_reg$prim_subreg.sv:72$3639 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field4.$verific$q_reg$prim_subreg.sv:72$3618 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field3.$verific$q_reg$prim_subreg.sv:72$3513 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field1.$verific$q_reg$prim_subreg.sv:72$3576 ($aldff) from module trial1_reg_top.
Changing const-value async load to async reset on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($aldff) from module trial1_reg_top.

yosys> opt_clean

3.22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 4 unused cells and 27 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.23. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_muxtree

3.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.27. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.28. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field4.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field1.$verific$q_reg[0]$prim_subreg.sv:72$3345 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype1_field0.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($adff) from module trial1_reg_top (removing D path).
Handling D = Q on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($adff) from module trial1_reg_top (removing D path).
Setting constant 1-bit at position 0 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_mixtype0_field0.$verific$q_reg$prim_subreg.sv:72$3555 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_mixtype0_field2.$verific$q_reg$prim_subreg.sv:72$3534 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_mixtype0_field7.$verific$q_reg$prim_subreg.sv:72$3660 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 17 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 18 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 19 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 20 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 21 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 22 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 23 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 24 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 25 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 26 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 27 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 28 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 29 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 30 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 31 on $flatten\u_rwtype0.$verific$q_reg$prim_subreg.sv:72$3765 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_rwtype1_field0.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype1_field1.$verific$q_reg[0]$prim_subreg.sv:72$3345 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype1_field15_8.$verific$q_reg$prim_subreg.sv:72$3681 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_rwtype1_field4.$verific$q_reg[0]$prim_subreg.sv:72$3366 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 6 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 13 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_rwtype4_field0.$verific$q_reg$prim_subreg.sv:72$3387 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 6 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 13 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 14 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_rwtype4_field1.$verific$q_reg$prim_subreg.sv:72$3408 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 4 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 7 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 17 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 18 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 19 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 20 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 21 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 22 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 23 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 24 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 25 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 26 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 27 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 28 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 29 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 30 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 31 on $flatten\u_rwtype7.$verific$q_reg$prim_subreg.sv:72$3807 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 7 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 9 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 11 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 13 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 17 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 18 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 19 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 20 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 21 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 22 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 23 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 24 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 25 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 26 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 27 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 28 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 29 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 30 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 31 on $flatten\u_w1ctype0.$verific$q_reg$prim_subreg.sv:72$3870 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 3 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 7 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 8 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 11 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 12 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 15 on $flatten\u_w1ctype1_field0.$verific$q_reg$prim_subreg.sv:72$3492 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 0 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 1 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 4 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 5 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 10 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 14 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_w1ctype1_field1.$verific$q_reg$prim_subreg.sv:72$3471 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 0 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 1 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 2 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 3 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 4 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 5 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 6 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 7 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 8 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 9 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 10 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 11 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 12 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 13 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 14 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 15 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 16 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 17 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 18 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 19 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 20 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 21 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 22 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 23 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 24 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 25 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 26 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 27 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 1-bit at position 28 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 29 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 30 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.
Setting constant 0-bit at position 31 on $flatten\u_wotype0.$verific$q_reg$prim_subreg.sv:72$3912 ($dlatch) from module trial1_reg_top.

yosys> opt_clean

3.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_muxtree

3.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.34. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.35. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 3

yosys> fsm -encoding binary

3.38. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.38.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> fsm_opt

3.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

yosys> opt_reduce

3.42. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.44. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.45. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$intg_err_q_reg$trial1_reg_top.sv:61$326 ($adff) from module trial1_reg_top (D = 1'1, Q = \intg_err_q).
Adding EN signal on $flatten\u_w1stype2.$verific$q_reg$prim_subreg.sv:72$3891 ($adff) from module trial1_reg_top (D = \hw2reg.w1stype2.d, Q = \u_w1stype2.q).
Adding EN signal on $flatten\u_w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($adff) from module trial1_reg_top (D = \hw2reg.w1ctype2.d, Q = \u_w1ctype2.q).
Adding EN signal on $flatten\u_w0ctype2.$verific$q_reg$prim_subreg.sv:72$3828 ($adff) from module trial1_reg_top (D = \hw2reg.w0ctype2.d, Q = \u_w0ctype2.q).
Adding EN signal on $flatten\u_rwtype5.$verific$q_reg$prim_subreg.sv:72$3786 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype5.d, Q = \u_rwtype5.q).
Adding EN signal on $flatten\u_rwtype3_field1.$verific$q_reg$prim_subreg.sv:72$3450 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype3.field1.d, Q = \u_rwtype3_field1.q).
Adding EN signal on $flatten\u_rwtype3_field0.$verific$q_reg$prim_subreg.sv:72$3429 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype3.field0.d, Q = \u_rwtype3_field0.q).
Adding EN signal on $flatten\u_rwtype2.$verific$q_reg$prim_subreg.sv:72$3744 ($adff) from module trial1_reg_top (D = \hw2reg.rwtype2.d, Q = \u_rwtype2.q).
Adding EN signal on $flatten\u_rotype0.$verific$q_reg$prim_subreg.sv:72$3723 ($adff) from module trial1_reg_top (D = \hw2reg.rotype0.d, Q = \u_rotype0.q).
Adding EN signal on $flatten\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:86$4004 ($adff) from module trial1_reg_top (D = { 2'00 \u_reg_if.rd_req }, Q = \u_reg_if.rspop).
Adding EN signal on $flatten\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:86$4003 ($adff) from module trial1_reg_top (D = \tl_i.a_size, Q = \u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:86$4002 ($adff) from module trial1_reg_top (D = \tl_i.a_source, Q = \u_reg_if.reqid).
Adding EN signal on $flatten\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:96$4013 ($adff) from module trial1_reg_top (D = $flatten\u_reg_if.$verific$n187$3962, Q = \u_reg_if.rdata).
Adding EN signal on $flatten\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:73$3992 ($adff) from module trial1_reg_top (D = $flatten\u_reg_if.$verific$n78$3934, Q = \u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:96$4014 ($adff) from module trial1_reg_top (D = $flatten\u_reg_if.$verific$n185$3936, Q = \u_reg_if.error).
Adding EN signal on $flatten\u_rctype0.$verific$q_reg$prim_subreg.sv:72$3702 ($adff) from module trial1_reg_top (D = \hw2reg.rctype0.d, Q = \u_rctype0.q).
Adding EN signal on $flatten\u_r0w1ctype2.$verific$q_reg$prim_subreg.sv:72$3849 ($adff) from module trial1_reg_top (D = \hw2reg.r0w1ctype2.d, Q = \u_r0w1ctype2.q).
Adding EN signal on $flatten\u_mixtype0_field6.$verific$q_reg$prim_subreg.sv:72$3597 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field6.d, Q = \u_mixtype0_field6.q).
Adding EN signal on $flatten\u_mixtype0_field5.$verific$q_reg$prim_subreg.sv:72$3639 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field5.d, Q = \u_mixtype0_field5.q).
Adding EN signal on $flatten\u_mixtype0_field4.$verific$q_reg$prim_subreg.sv:72$3618 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field4.d, Q = \u_mixtype0_field4.q).
Adding EN signal on $flatten\u_mixtype0_field3.$verific$q_reg$prim_subreg.sv:72$3513 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field3.d, Q = \u_mixtype0_field3.q).
Adding EN signal on $flatten\u_mixtype0_field1.$verific$q_reg$prim_subreg.sv:72$3576 ($adff) from module trial1_reg_top (D = \hw2reg.mixtype0.field1.d, Q = \u_mixtype0_field1.q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$5013 ($adffe) from module trial1_reg_top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$5013 ($adffe) from module trial1_reg_top.

yosys> opt_clean

3.46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 21 unused cells and 21 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.49. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.50. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.51. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.52. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.54. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_muxtree

3.55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.58. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.59. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.61. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.62. Executing WREDUCE pass (reducing word size of cells).
Removed top 7 bits (of 8) from port B of cell trial1_reg_top.$verific$equal_24$trial1_reg_top.sv:1012$3105 ($eq).
Removed top 6 bits (of 8) from port B of cell trial1_reg_top.$verific$equal_26$trial1_reg_top.sv:1013$3106 ($eq).
Removed top 6 bits (of 8) from port B of cell trial1_reg_top.$verific$equal_28$trial1_reg_top.sv:1014$3107 ($eq).
Removed top 1 bits (of 4) from port B of cell trial1_reg_top.$flatten\u_reg_if.$verific$equal_76$prim_mubi_pkg.sv:27$4025 ($eq).
Removed top 2 bits (of 3) from port B of cell trial1_reg_top.$flatten\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:56$3972 ($eq).
Removed top 31 bits (of 32) from port A of cell trial1_reg_top.$flatten\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4640 ($shl).
Removed top 28 bits (of 32) from port Y of cell trial1_reg_top.$flatten\u_reg_if.\u_err.$verific$shift_left_23$tlul_err.sv:49$4640 ($shl).
Removed top 2 bits (of 4) from wire trial1_reg_top.$verific$n1698$180.
Removed top 2 bits (of 3) from wire trial1_reg_top.tl_o_pre[d_opcode].
Removed top 2 bits (of 3) from wire trial1_reg_top.tl_reg_d2h[d_opcode].

yosys> peepopt

3.63. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

yosys> demuxmap

3.65. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> stat

3.66. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                828
   Number of wire bits:           7075
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           10
     $not                           46
     $or                            53
     $pmux                           1
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> wreduce t:$mul

3.67. Executing WREDUCE pass (reducing word size of cells).

yosys> rs_dsp_macc -genesis2 -max_dsp 154

3.68. Executing RS_DSP_MACC pass.

yosys> techmap -map +/mul2dsp_check_maxwidth.v -D DSP_A_MAXWIDTH=20 -D DSP_B_MAXWIDTH=18 -D DSP_A_MINWIDTH=11 -D DSP_B_MINWIDTH=10 -D DSP_NAME=$__RS_MUL20X18 a:valid_map

3.69. Executing TECHMAP pass (map to technology primitives).

3.69.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

3.69.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> stat

3.70. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                828
   Number of wire bits:           7075
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           10
     $not                           46
     $or                            53
     $pmux                           1
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> chtype -set $mul t:$__soft_mul

yosys> techmap -map +/rapidsilicon/genesis2/dsp_map.v -D USE_DSP_CFG_PARAMS=0

3.71. Executing TECHMAP pass (map to technology primitives).

3.71.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Successfully finished Verilog frontend.

3.71.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/dsp_final_map.v

3.72. Executing TECHMAP pass (map to technology primitives).

3.72.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Successfully finished Verilog frontend.

3.72.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

yosys> rs-pack-dsp-regs

3.73. Executing rs_pack_dsp_regs pass.

yosys> rs_dsp_io_regs

3.74. Executing RS_DSP_IO_REGS pass.

yosys> alumacc

3.75. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module trial1_reg_top:
  created 0 $alu and 0 $macc cells.

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

yosys> opt_reduce

3.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.81. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.82. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 1

yosys> stat

3.85. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                828
   Number of wire bits:           7075
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           10
     $not                           46
     $or                            53
     $pmux                           1
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> memory -nomap

3.86. Executing MEMORY pass.

yosys> opt_mem

3.86.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.86.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.86.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_bmux2rom

3.86.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.86.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.86.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> memory_share

3.86.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.86.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.86.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> memory_collect

3.86.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.87. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                828
   Number of wire bits:           7075
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                265
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           10
     $not                           46
     $or                            53
     $pmux                           1
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     12
     $reduce_xor                    28
     $shl                            1


yosys> muxpack

3.88. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~11 debug messages>

yosys> opt_clean

3.89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new_swap.txt -limit 150 a:read_swapped

3.90. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> memory_libmap -lib +/rapidsilicon/genesis2/brams_new.txt -limit 150

3.91. Executing MEMORY_LIBMAP pass (mapping memories to cells).

yosys> rs_bram_split -new_mapping

3.92. Executing Rs_BRAM_Split pass.

yosys> techmap -autoproc -map +/rapidsilicon/genesis2/brams_map_new.v

3.93. Executing TECHMAP pass (map to technology primitives).

3.93.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_map_new.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.93.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

yosys> techmap -map +/rapidsilicon/genesis2/brams_final_map_new.v

3.94. Executing TECHMAP pass (map to technology primitives).

3.94.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/brams_final_map_new.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

yosys> pmuxtree

3.95. Executing PMUXTREE pass.

yosys> muxpack

3.96. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~29 debug messages>

yosys> memory_map

3.97. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> stat

3.98. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                856
   Number of wire bits:           7692
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                292
     $adff                           1
     $adffe                         22
     $and                           58
     $bmux                           3
     $eq                            24
     $logic_not                      2
     $mux                           29
     $not                           47
     $or                            57
     $reduce_and                     3
     $reduce_bool                    1
     $reduce_or                     16
     $reduce_xor                    28
     $shl                            1


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/arith_map.v

3.99. Executing TECHMAP pass (map to technology primitives).

3.99.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.99.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.99.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
No more expansions possible.
<suppressed ~546 debug messages>

yosys> stat

3.100. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               1151
   Number of wire bits:          10755
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2190
     $_AND_                         69
     $_DFFE_PN0P_                  217
     $_DFFE_PN1P_                  137
     $_DFF_PN0_                      1
     $_MUX_                        662
     $_NOT_                         81
     $_OR_                         289
     $_XOR_                        734


yosys> opt_expr

3.101. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~520 debug messages>

yosys> opt_merge -nomux

3.102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~633 debug messages>
Removed a total of 211 cells.

yosys> opt_muxtree

3.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.104. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.105. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.106. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.107. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.108. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 16 unused cells and 213 unused wires.
<suppressed ~17 debug messages>

yosys> opt_expr

3.109. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_muxtree

3.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.111. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.112. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.113. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.114. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.115. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..

yosys> opt_expr

3.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~178 debug messages>

yosys> techmap -map +/techmap.v

3.118. Executing TECHMAP pass (map to technology primitives).

3.118.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.118.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> stat

3.119. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                998
   Number of wire bits:           8173
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1565
     $_AND_                        138
     $_DFFE_PN0P_                  217
     $_DFFE_PN1P_                  137
     $_DFF_PN0_                      1
     $_MUX_                        400
     $_NOT_                         87
     $_OR_                         268
     $_XOR_                        317


yosys> dfflegalize -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 t:$_SDFFCE_*

3.120. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.121. Printing statistics.

=== trial1_reg_top ===

   Number of wires:                998
   Number of wire bits:           8173
   Number of public wires:         667
   Number of public wire bits:    6868
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1565
     $_AND_                        138
     $_DFFE_PN0P_                  217
     $_DFFE_PN1P_                  137
     $_DFF_PN0_                      1
     $_MUX_                        400
     $_NOT_                         87
     $_OR_                         268
     $_XOR_                        317


yosys> opt_expr

3.122. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.123. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -sat

3.127. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 1

yosys> abc -dff -keepff

3.130. Executing ABC pass (technology mapping using ABC).

3.130.1. Summary of detected clock domains:
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field1.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field3.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field4.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field5.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field6.de, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\hw2reg.r0w1ctype2.de, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$5018, arst=!\rst_ni, srst={ }
  711 cells in clk=\clk_i, en=\u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  77 cells in clk=\clk_i, en=\hw2reg.rctype0.de, arst=!\rst_ni, srst={ }
  76 cells in clk=\clk_i, en=\hw2reg.rotype0.de, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=\hw2reg.rwtype2.de, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=\hw2reg.rwtype3.field0.de, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=\hw2reg.rwtype3.field1.de, arst=!\rst_ni, srst={ }
  55 cells in clk=\clk_i, en=\hw2reg.rwtype5.de, arst=!\rst_ni, srst={ }
  75 cells in clk=\clk_i, en=\hw2reg.w0ctype2.de, arst=!\rst_ni, srst={ }
  79 cells in clk=\clk_i, en=\hw2reg.w1ctype2.de, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\intg_err, arst=!\rst_ni, srst={ }
  32 cells in clk=\clk_i, en=\hw2reg.w1stype2.de, arst=!\rst_ni, srst={ }

3.130.2. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field1.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.130.2.1. Executing ABC.

3.130.3. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field3.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.130.3.1. Executing ABC.

3.130.4. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field4.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.130.4.1. Executing ABC.

3.130.5. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field5.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.130.5.1. Executing ABC.

3.130.6. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field6.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 8 outputs.

3.130.6.1. Executing ABC.

3.130.7. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.r0w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.130.7.1. Executing ABC.

3.130.8. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$5018, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.130.8.1. Executing ABC.

3.130.9. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 711 gates and 1005 wires to a netlist network with 292 inputs and 61 outputs.

3.130.9.1. Executing ABC.

3.130.10. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rctype0.de, asynchronously reset by !\rst_ni
Extracted 77 gates and 150 wires to a netlist network with 73 inputs and 69 outputs.

3.130.10.1. Executing ABC.

3.130.11. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rotype0.de, asynchronously reset by !\rst_ni
Extracted 76 gates and 116 wires to a netlist network with 39 inputs and 72 outputs.

3.130.11.1. Executing ABC.

3.130.12. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype2.de, asynchronously reset by !\rst_ni
Extracted 81 gates and 155 wires to a netlist network with 74 inputs and 76 outputs.

3.130.12.1. Executing ABC.

3.130.13. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field0.de, asynchronously reset by !\rst_ni
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.130.13.1. Executing ABC.

3.130.14. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 14 gates and 23 wires to a netlist network with 9 inputs and 9 outputs.

3.130.14.1. Executing ABC.

3.130.15. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field1.de, asynchronously reset by !\rst_ni
Extracted 16 gates and 32 wires to a netlist network with 16 inputs and 16 outputs.

3.130.15.1. Executing ABC.

3.130.16. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype5.de, asynchronously reset by !\rst_ni
Extracted 55 gates and 95 wires to a netlist network with 39 inputs and 49 outputs.

3.130.16.1. Executing ABC.

3.130.17. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w0ctype2.de, asynchronously reset by !\rst_ni
Extracted 75 gates and 146 wires to a netlist network with 71 inputs and 70 outputs.

3.130.17.1. Executing ABC.

3.130.18. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 79 gates and 121 wires to a netlist network with 41 inputs and 74 outputs.

3.130.18.1. Executing ABC.

3.130.19. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 3 outputs.

3.130.19.1. Executing ABC.

3.130.20. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1stype2.de, asynchronously reset by !\rst_ni
Extracted 32 gates and 64 wires to a netlist network with 32 inputs and 32 outputs.

3.130.20.1. Executing ABC.

yosys> abc -dff -keepff

3.131. Executing ABC pass (technology mapping using ABC).

3.131.1. Summary of detected clock domains:
  39 cells in clk=\clk_i, en=\hw2reg.rwtype3.field1.de, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  227 cells in clk=\clk_i, en=$abc$9672$intg_err, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\hw2reg.mixtype0.field4.de, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\hw2reg.mixtype0.field1.de, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\hw2reg.mixtype0.field6.de, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=\hw2reg.r0w1ctype2.de, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$8101$auto$opt_dff.cc:194:make_patterns_logic$5018, arst=!\rst_ni, srst={ }
  89 cells in clk=\clk_i, en=\hw2reg.rctype0.de, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=\hw2reg.rotype0.de, arst=!\rst_ni, srst={ }
  829 cells in clk=\clk_i, en=$abc$8107$u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=\hw2reg.mixtype0.field3.de, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=\hw2reg.w0ctype2.de, arst=!\rst_ni, srst={ }
  52 cells in clk=\clk_i, en=\hw2reg.rwtype3.field0.de, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=\hw2reg.rwtype2.de, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=\hw2reg.rwtype5.de, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\hw2reg.mixtype0.field5.de, arst=!\rst_ni, srst={ }
  94 cells in clk=\clk_i, en=\hw2reg.w1ctype2.de, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=\hw2reg.w1stype2.de, arst=!\rst_ni, srst={ }

3.131.2. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field1.de, asynchronously reset by !\rst_ni
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 29 outputs.

3.131.2.1. Executing ABC.

3.131.3. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 13 gates and 22 wires to a netlist network with 9 inputs and 8 outputs.

3.131.3.1. Executing ABC.

3.131.4. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$9672$intg_err, asynchronously reset by !\rst_ni
Extracted 227 gates and 318 wires to a netlist network with 90 inputs and 3 outputs.

3.131.4.1. Executing ABC.

3.131.5. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field4.de, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs.

3.131.5.1. Executing ABC.

3.131.6. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field1.de, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 5 outputs.

3.131.6.1. Executing ABC.

3.131.7. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field6.de, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 7 outputs.

3.131.7.1. Executing ABC.

3.131.8. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.r0w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 50 gates and 82 wires to a netlist network with 32 inputs and 32 outputs.

3.131.8.1. Executing ABC.

3.131.9. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8101$auto$opt_dff.cc:194:make_patterns_logic$5018, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.131.9.1. Executing ABC.

3.131.10. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rctype0.de, asynchronously reset by !\rst_ni
Extracted 89 gates and 146 wires to a netlist network with 57 inputs and 69 outputs.

3.131.10.1. Executing ABC.

3.131.11. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rotype0.de, asynchronously reset by !\rst_ni
Extracted 80 gates and 119 wires to a netlist network with 39 inputs and 70 outputs.

3.131.11.1. Executing ABC.

3.131.12. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$8107$u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 829 gates and 1134 wires to a netlist network with 305 inputs and 60 outputs.

3.131.12.1. Executing ABC.

3.131.13. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field3.de, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 6 outputs.

3.131.13.1. Executing ABC.

3.131.14. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w0ctype2.de, asynchronously reset by !\rst_ni
Extracted 84 gates and 129 wires to a netlist network with 45 inputs and 64 outputs.

3.131.14.1. Executing ABC.

3.131.15. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field0.de, asynchronously reset by !\rst_ni
Extracted 52 gates and 90 wires to a netlist network with 38 inputs and 39 outputs.

3.131.15.1. Executing ABC.

3.131.16. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype2.de, asynchronously reset by !\rst_ni
Extracted 43 gates and 83 wires to a netlist network with 40 inputs and 41 outputs.

3.131.16.1. Executing ABC.

3.131.17. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype5.de, asynchronously reset by !\rst_ni
Extracted 88 gates and 143 wires to a netlist network with 55 inputs and 66 outputs.

3.131.17.1. Executing ABC.

3.131.18. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field5.de, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 8 outputs.

3.131.18.1. Executing ABC.

3.131.19. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 94 gates and 135 wires to a netlist network with 41 inputs and 73 outputs.

3.131.19.1. Executing ABC.

3.131.20. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1stype2.de, asynchronously reset by !\rst_ni
Extracted 68 gates and 127 wires to a netlist network with 59 inputs and 58 outputs.

3.131.20.1. Executing ABC.

yosys> abc -dff -keepff

3.132. Executing ABC pass (technology mapping using ABC).

3.132.1. Summary of detected clock domains:
  10 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$10024$abc$9672$intg_err, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\hw2reg.mixtype0.field4.de, arst=!\rst_ni, srst={ }
  94 cells in clk=\clk_i, en=\hw2reg.w1ctype2.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field1.de, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\hw2reg.mixtype0.field6.de, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=\hw2reg.r0w1ctype2.de, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$10349$abc$8101$auto$opt_dff.cc:194:make_patterns_logic$5018, arst=!\rst_ni, srst={ }
  91 cells in clk=\clk_i, en=\hw2reg.rctype0.de, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=\hw2reg.rotype0.de, arst=!\rst_ni, srst={ }
  818 cells in clk=\clk_i, en=$abc$10566$abc$8107$u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field3.de, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=\hw2reg.rwtype3.field0.de, arst=!\rst_ni, srst={ }
  30 cells in clk=\clk_i, en=\hw2reg.rwtype3.field1.de, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=\hw2reg.rwtype2.de, arst=!\rst_ni, srst={ }
  85 cells in clk=\clk_i, en=\hw2reg.w0ctype2.de, arst=!\rst_ni, srst={ }
  86 cells in clk=\clk_i, en=\hw2reg.rwtype5.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field5.de, arst=!\rst_ni, srst={ }
  68 cells in clk=\clk_i, en=\hw2reg.w1stype2.de, arst=!\rst_ni, srst={ }

3.132.2. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 6 outputs.

3.132.2.1. Executing ABC.

3.132.3. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10024$abc$9672$intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

3.132.3.1. Executing ABC.

3.132.4. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field4.de, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs.

3.132.4.1. Executing ABC.

3.132.5. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 94 gates and 136 wires to a netlist network with 42 inputs and 73 outputs.

3.132.5.1. Executing ABC.

3.132.6. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field1.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.132.6.1. Executing ABC.

3.132.7. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field6.de, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 7 outputs.

3.132.7.1. Executing ABC.

3.132.8. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.r0w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 50 gates and 82 wires to a netlist network with 32 inputs and 32 outputs.

3.132.8.1. Executing ABC.

3.132.9. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10349$abc$8101$auto$opt_dff.cc:194:make_patterns_logic$5018, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.132.9.1. Executing ABC.

3.132.10. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rctype0.de, asynchronously reset by !\rst_ni
Extracted 91 gates and 149 wires to a netlist network with 58 inputs and 70 outputs.

3.132.10.1. Executing ABC.

3.132.11. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rotype0.de, asynchronously reset by !\rst_ni
Extracted 80 gates and 119 wires to a netlist network with 39 inputs and 70 outputs.

3.132.11.1. Executing ABC.

3.132.12. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$10566$abc$8107$u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 818 gates and 1122 wires to a netlist network with 304 inputs and 60 outputs.

3.132.12.1. Executing ABC.

3.132.13. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field3.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.132.13.1. Executing ABC.

3.132.14. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field0.de, asynchronously reset by !\rst_ni
Extracted 39 gates and 67 wires to a netlist network with 28 inputs and 28 outputs.

3.132.14.1. Executing ABC.

3.132.15. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field1.de, asynchronously reset by !\rst_ni
Extracted 30 gates and 50 wires to a netlist network with 20 inputs and 20 outputs.

3.132.15.1. Executing ABC.

3.132.16. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype2.de, asynchronously reset by !\rst_ni
Extracted 62 gates and 122 wires to a netlist network with 60 inputs and 60 outputs.

3.132.16.1. Executing ABC.

3.132.17. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w0ctype2.de, asynchronously reset by !\rst_ni
Extracted 85 gates and 130 wires to a netlist network with 45 inputs and 65 outputs.

3.132.17.1. Executing ABC.

3.132.18. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype5.de, asynchronously reset by !\rst_ni
Extracted 86 gates and 140 wires to a netlist network with 54 inputs and 64 outputs.

3.132.18.1. Executing ABC.

3.132.19. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field5.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 6 outputs.

3.132.19.1. Executing ABC.

3.132.20. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1stype2.de, asynchronously reset by !\rst_ni
Extracted 68 gates and 127 wires to a netlist network with 59 inputs and 59 outputs.

3.132.20.1. Executing ABC.

yosys> abc -dff -keepff

3.133. Executing ABC pass (technology mapping using ABC).

3.133.1. Summary of detected clock domains:
  9 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$11962$abc$10024$abc$9672$intg_err, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\hw2reg.mixtype0.field4.de, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\hw2reg.mixtype0.field5.de, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\hw2reg.mixtype0.field1.de, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\hw2reg.mixtype0.field6.de, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=\hw2reg.r0w1ctype2.de, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$12398$abc$10349$abc$8101$auto$opt_dff.cc:194:make_patterns_logic$5018, arst=!\rst_ni, srst={ }
  90 cells in clk=\clk_i, en=\hw2reg.rctype0.de, arst=!\rst_ni, srst={ }
  80 cells in clk=\clk_i, en=\hw2reg.rotype0.de, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\hw2reg.mixtype0.field3.de, arst=!\rst_ni, srst={ }
  33 cells in clk=\clk_i, en=\hw2reg.rwtype3.field0.de, arst=!\rst_ni, srst={ }
  42 cells in clk=\clk_i, en=\hw2reg.rwtype3.field1.de, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=\hw2reg.w1ctype2.de, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=\hw2reg.rwtype2.de, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=\hw2reg.w0ctype2.de, arst=!\rst_ni, srst={ }
  816 cells in clk=\clk_i, en=$abc$12615$abc$10566$abc$8107$u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  84 cells in clk=\clk_i, en=\hw2reg.rwtype5.de, arst=!\rst_ni, srst={ }
  67 cells in clk=\clk_i, en=\hw2reg.w1stype2.de, arst=!\rst_ni, srst={ }

3.133.2. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 6 outputs.

3.133.2.1. Executing ABC.

3.133.3. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11962$abc$10024$abc$9672$intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 3 outputs.

3.133.3.1. Executing ABC.

3.133.4. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field4.de, asynchronously reset by !\rst_ni
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 8 outputs.

3.133.4.1. Executing ABC.

3.133.5. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field5.de, asynchronously reset by !\rst_ni
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 7 outputs.

3.133.5.1. Executing ABC.

3.133.6. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field1.de, asynchronously reset by !\rst_ni
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 7 outputs.

3.133.6.1. Executing ABC.

3.133.7. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field6.de, asynchronously reset by !\rst_ni
Extracted 11 gates and 17 wires to a netlist network with 6 inputs and 8 outputs.

3.133.7.1. Executing ABC.

3.133.8. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.r0w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 50 gates and 82 wires to a netlist network with 32 inputs and 32 outputs.

3.133.8.1. Executing ABC.

3.133.9. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12398$abc$10349$abc$8101$auto$opt_dff.cc:194:make_patterns_logic$5018, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.133.9.1. Executing ABC.

3.133.10. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rctype0.de, asynchronously reset by !\rst_ni
Extracted 90 gates and 148 wires to a netlist network with 58 inputs and 70 outputs.

3.133.10.1. Executing ABC.

3.133.11. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rotype0.de, asynchronously reset by !\rst_ni
Extracted 80 gates and 120 wires to a netlist network with 40 inputs and 71 outputs.

3.133.11.1. Executing ABC.

3.133.12. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.mixtype0.field3.de, asynchronously reset by !\rst_ni
Extracted 9 gates and 17 wires to a netlist network with 8 inputs and 8 outputs.

3.133.12.1. Executing ABC.

3.133.13. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field0.de, asynchronously reset by !\rst_ni
Extracted 33 gates and 59 wires to a netlist network with 26 inputs and 25 outputs.

3.133.13.1. Executing ABC.

3.133.14. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype3.field1.de, asynchronously reset by !\rst_ni
Extracted 42 gates and 73 wires to a netlist network with 31 inputs and 29 outputs.

3.133.14.1. Executing ABC.

3.133.15. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1ctype2.de, asynchronously reset by !\rst_ni
Extracted 93 gates and 135 wires to a netlist network with 42 inputs and 73 outputs.

3.133.15.1. Executing ABC.

3.133.16. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype2.de, asynchronously reset by !\rst_ni
Extracted 54 gates and 104 wires to a netlist network with 50 inputs and 52 outputs.

3.133.16.1. Executing ABC.

3.133.17. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w0ctype2.de, asynchronously reset by !\rst_ni
Extracted 84 gates and 129 wires to a netlist network with 45 inputs and 64 outputs.

3.133.17.1. Executing ABC.

3.133.18. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12615$abc$10566$abc$8107$u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 816 gates and 1120 wires to a netlist network with 304 inputs and 60 outputs.

3.133.18.1. Executing ABC.

3.133.19. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.rwtype5.de, asynchronously reset by !\rst_ni
Extracted 84 gates and 134 wires to a netlist network with 50 inputs and 62 outputs.

3.133.19.1. Executing ABC.

3.133.20. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \hw2reg.w1stype2.de, asynchronously reset by !\rst_ni
Extracted 67 gates and 126 wires to a netlist network with 59 inputs and 58 outputs.

3.133.20.1. Executing ABC.

yosys> opt_ffinv

3.134. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~7 debug messages>

yosys> opt_merge -nomux

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.137. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.138. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.139. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.140. Executing OPT_SHARE pass.

yosys> opt_dff -sat

3.141. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.142. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 9247 unused wires.
<suppressed ~29 debug messages>

yosys> opt_expr

3.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 1

yosys> bmuxmap

3.144. Executing BMUXMAP pass.

yosys> demuxmap

3.145. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_ephPLP/abc_tmp_1.scr

3.146. Executing ABC pass (technology mapping using ABC).

3.146.1. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Extracted 1422 gates and 2031 wires to a netlist network with 609 inputs and 189 outputs.

3.146.1.1. Executing ABC.
DE:   #PIs = 609  #Luts =   503  Max Lvl =   6  Avg Lvl =   1.25  [   0.10 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 609  #Luts =   444  Max Lvl =   9  Avg Lvl =   1.84  [   3.59 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 609  #Luts =   438  Max Lvl =   9  Avg Lvl =   1.85  [   1.49 sec. at Pass 2]{map}[2]
DE:   #PIs = 609  #Luts =   438  Max Lvl =   9  Avg Lvl =   1.85  [   1.08 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 609  #Luts =   433  Max Lvl =  10  Avg Lvl =   2.05  [   0.83 sec. at Pass 4]{map}[12]
DE:   #PIs = 609  #Luts =   433  Max Lvl =  10  Avg Lvl =   2.05  [   1.46 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 609  #Luts =   433  Max Lvl =  10  Avg Lvl =   2.05  [   1.14 sec. at Pass 6]{map}[16]
DE:   #PIs = 609  #Luts =   433  Max Lvl =  10  Avg Lvl =   2.05  [   1.44 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 609  #Luts =   424  Max Lvl =   9  Avg Lvl =   1.83  [   2.31 sec. at Pass 8]{pushMap}[16]
DE:   #PIs = 609  #Luts =   424  Max Lvl =   9  Avg Lvl =   1.83  [   1.32 sec. at Pass 9]{map}[16]
DE:   #PIs = 609  #Luts =   424  Max Lvl =   9  Avg Lvl =   1.83  [   1.58 sec. at Pass 10]{postMap}[16]
DE:   #PIs = 609  #Luts =   424  Max Lvl =   9  Avg Lvl =   1.83  [   1.21 sec. at Pass 11]{map}[16]
DE:   #PIs = 609  #Luts =   419  Max Lvl =   9  Avg Lvl =   1.67  [   2.93 sec. at Pass 12]{pushMap}[16]
DE:   #PIs = 609  #Luts =   419  Max Lvl =   9  Avg Lvl =   1.67  [   2.01 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 609  #Luts =   419  Max Lvl =   9  Avg Lvl =   1.67  [   1.66 sec. at Pass 14]{map}[16]
DE:   #PIs = 609  #Luts =   419  Max Lvl =   9  Avg Lvl =   1.67  [   2.75 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 609  #Luts =   419  Max Lvl =   9  Avg Lvl =   1.67  [   3.54 sec. at Pass 16]{pushMap}[16]
DE:   #PIs = 609  #Luts =   419  Max Lvl =   9  Avg Lvl =   1.67  [   1.00 sec. at Pass 17]{finalMap}[16]

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.149. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.150. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.152. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.153. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 2023 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.156. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.157. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               2106
   Number of wire bits:           8269
   Number of public wires:         638
   Number of public wire bits:    6801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                774
     $_DFFE_PN0P_                  354
     $_DFF_PN0_                      1
     $lut                          419


yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFFE_??_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_SDFF_???_ 0 -cell $_SDFFE_????_ 0 -cell $_DLATCH_?_ 0 -cell $_DLATCH_???_ 0

3.158. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.159. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               2106
   Number of wire bits:           8269
   Number of public wires:         638
   Number of public wire bits:    6801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                774
     $_DFFE_PN0P_                  354
     $_DFF_PN0_                      1
     $lut                          419


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis2/ffs_map.v

3.160. Executing TECHMAP pass (map to technology primitives).

3.160.1. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.160.2. Executing Verilog-2005 frontend: /nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v
Parsing Verilog input from `/nfs_project/github_runner/yosys_verific_rs_runner/_work/yosys_verific_rs/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis2/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PN0P_'.
Generating RTLIL representation for module `\$_SDFFE_PN0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PN1P_'.
Generating RTLIL representation for module `\$_SDFFE_PN1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NN0P_'.
Generating RTLIL representation for module `\$_SDFFE_NN0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NN1P_'.
Generating RTLIL representation for module `\$_SDFFE_NN1N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

3.160.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~1264 debug messages>

yosys> opt_expr -mux_undef

3.161. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~8815 debug messages>

yosys> simplemap

3.162. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.163. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge

3.164. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
<suppressed ~7815 debug messages>
Removed a total of 2605 cells.

yosys> opt_dff -nodffe -nosdff

3.165. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.166. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 2754 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.167. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
<suppressed ~240 debug messages>

yosys> opt_merge -nomux

3.168. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.169. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.170. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.172. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.173. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.174. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 42 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.175. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_ephPLP/abc_tmp_2.scr

3.176. Executing ABC pass (technology mapping using ABC).

3.176.1. Extracting gate netlist of module `\trial1_reg_top' to `<abc-temp-dir>/input.blif'..
Extracted 1770 gates and 2382 wires to a netlist network with 610 inputs and 190 outputs.

3.176.1.1. Executing ABC.
DE:   #PIs = 610  #Luts =   423  Max Lvl =   6  Avg Lvl =   1.26  [   0.20 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 610  #Luts =   423  Max Lvl =   6  Avg Lvl =   1.26  [   3.92 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 610  #Luts =   423  Max Lvl =   6  Avg Lvl =   1.26  [   1.01 sec. at Pass 2]{map}[2]
DE:   #PIs = 610  #Luts =   423  Max Lvl =   6  Avg Lvl =   1.26  [   1.60 sec. at Pass 3]{postMap}[6]
DE:   #PIs = 610  #Luts =   421  Max Lvl =   8  Avg Lvl =   1.64  [   1.70 sec. at Pass 4]{map}[12]
DE:   #PIs = 610  #Luts =   421  Max Lvl =   8  Avg Lvl =   1.64  [   2.29 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 610  #Luts =   420  Max Lvl =  10  Avg Lvl =   2.04  [   1.41 sec. at Pass 6]{map}[16]
DE:   #PIs = 610  #Luts =   420  Max Lvl =  10  Avg Lvl =   2.04  [   1.53 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 610  #Luts =   420  Max Lvl =   9  Avg Lvl =   1.82  [   1.17 sec. at Pass 8]{map}[16]
DE:   #PIs = 610  #Luts =   420  Max Lvl =   9  Avg Lvl =   1.82  [   1.40 sec. at Pass 9]{postMap}[16]
DE:   #PIs = 610  #Luts =   420  Max Lvl =   8  Avg Lvl =   1.66  [   2.11 sec. at Pass 10]{map}[16]
DE:   #PIs = 610  #Luts =   420  Max Lvl =   8  Avg Lvl =   1.66  [   1.90 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 610  #Luts =   419  Max Lvl =   8  Avg Lvl =   1.66  [   1.82 sec. at Pass 12]{map}[16]
DE:   #PIs = 610  #Luts =   419  Max Lvl =   8  Avg Lvl =   1.66  [   3.67 sec. at Pass 13]{postMap}[16]
DE:   #PIs = 610  #Luts =   419  Max Lvl =   8  Avg Lvl =   1.66  [   1.73 sec. at Pass 14]{map}[16]
DE:   #PIs = 610  #Luts =   419  Max Lvl =   8  Avg Lvl =   1.66  [   1.59 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 610  #Luts =   417  Max Lvl =  10  Avg Lvl =   2.02  [   2.75 sec. at Pass 16]{pushMap}[16]
DE:   #PIs = 610  #Luts =   417  Max Lvl =  10  Avg Lvl =   2.02  [   1.33 sec. at Pass 17]{map}[16]
DE:   #PIs = 610  #Luts =   417  Max Lvl =  10  Avg Lvl =   2.02  [   1.17 sec. at Pass 18]{postMap}[16]
DE:   #PIs = 610  #Luts =   417  Max Lvl =  10  Avg Lvl =   2.02  [   0.89 sec. at Pass 19]{map}[16]
DE:   #PIs = 610  #Luts =   417  Max Lvl =  10  Avg Lvl =   2.02  [   2.83 sec. at Pass 20]{pushMap}[16]
DE:   #PIs = 610  #Luts =   417  Max Lvl =  10  Avg Lvl =   2.02  [   0.87 sec. at Pass 21]{finalMap}[16]

yosys> opt_expr

3.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.

yosys> opt_merge -nomux

3.178. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.179. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \trial1_reg_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.180. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \trial1_reg_top.
Performed a total of 0 changes.

yosys> opt_merge

3.181. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\trial1_reg_top'.
Removed a total of 0 cells.

yosys> opt_share

3.182. Executing OPT_SHARE pass.

yosys> opt_dff -nodffe

3.183. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.184. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 1986 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.185. Executing OPT_EXPR pass (perform const folding).
Optimizing module trial1_reg_top.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.186. Executing HIERARCHY pass (managing design hierarchy).

3.186.1. Analyzing design hierarchy..
Top module:  \trial1_reg_top

3.186.2. Analyzing design hierarchy..
Top module:  \trial1_reg_top
Removed 0 unused modules.

yosys> stat

3.187. Printing statistics.

=== trial1_reg_top ===

   Number of wires:               2104
   Number of wire bits:           8267
   Number of public wires:         638
   Number of public wire bits:    6801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                772
     $lut                          417
     dffr                            1
     dffre                         354


yosys> opt_clean -purge

3.188. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \trial1_reg_top..
Removed 0 unused cells and 519 unused wires.
<suppressed ~519 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.189. Executing Verilog backend.
Dumping module `\trial1_reg_top'.

Warnings: 222 unique messages, 222 total
End of script. Logfile hash: 6ee1945b92, CPU: user 7.92s system 0.32s, MEM: 59.48 MB peak
Yosys 0.18+10 (git sha1 92b23013e, gcc 11.2.0 -fPIC -Os)
Time spent: 98% 6x abc (499 sec), 0% 30x opt_expr (1 sec), ...
real 114.19
user 462.51
sys 44.20
