Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 18 18:21:16 2023
| Host         : SUMarc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Project_FPGA_wrapper_control_sets_placed.rpt
| Design       : Project_FPGA_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   253 |
|    Minimum number of control sets                        |   253 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1298 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   253 |
| >= 0 to < 4        |   164 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    43 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             353 |          101 |
| No           | No                    | Yes                    |             104 |           69 |
| No           | Yes                   | No                     |             457 |          196 |
| Yes          | No                    | No                     |             254 |           60 |
| Yes          | No                    | Yes                    |             247 |          105 |
| Yes          | Yes                   | No                     |             911 |          264 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                       Clock Signal                                                      |                                                                                                  Enable Signal                                                                                                 |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[48]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[48]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[6]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[7]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[5]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[49]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[49]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[50]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[50]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[46]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[46]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[47]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[47]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[45]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[45]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[44]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[44]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[34]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[39]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[37]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[33]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[15]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[21]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[21]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[18]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[18]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[23]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[23]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[1]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[28]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[28]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[31]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[31]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[34]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[34]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[39]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[39]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[37]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[37]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[33]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[33]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[30]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[30]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[36]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[36]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[35]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[35]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[38]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[38]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[29]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[29]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[2]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[41]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[41]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[42]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[42]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[40]_LDC_i_1_n_0 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[40]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[3]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[30]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[36]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[35]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[38]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[49]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[6]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[7]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[46]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[47]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[50]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[44]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[5]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[45]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[48]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[15]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[23]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[21]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[18]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[1]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[2]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[30]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[34]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[31]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[37]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[39]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[28]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[29]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[35]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[38]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[36]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[32]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[33]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[3]_LDC_i_2_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[41]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[40]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[42]_LDC_i_2_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[29]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[2]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[41]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[42]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[43]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[40]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[3]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
| ~Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
| ~Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               |                                                                                                                                                                                                                | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[44]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[48]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[6]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[7]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[5]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[49]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[50]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[46]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[8]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[47]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[4]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[45]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[9]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[0]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[11]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[13]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[16]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[12]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[10]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[14]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[15]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[21]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[25]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[20]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[19]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[18]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[23]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[27]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[24]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[26]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[22]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[1]_LDC_i_1_n_0                              |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[28]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[17]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data[50]_P_i_1_n_0                                                                                               | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/reg_data_reg[31]_LDC_i_1_n_0                             |                1 |              1 |         1.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Reset_Tempo_s                                                     |                1 |              2 |         2.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               |                                                                                                                                                                                                                |                                                                                                                                                    |                2 |              3 |         1.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                              | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                           |                1 |              4 |         4.00 |
| ~Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               |                                                                                                                                                                                                                | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                    |                2 |              5 |         2.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              5 |         5.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                               |                3 |              5 |         1.67 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                       | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              5 |         5.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                    |                1 |              6 |         6.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                    |                2 |              6 |         3.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                |                                                                                                                                                    |                2 |              6 |         3.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | Project_FPGA_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |         6.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AR[0]                                                             |                4 |              6 |         1.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/REGISTRE_DCC_0/nb_shifted[5]_i_1_n_0                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                2 |              7 |         3.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                      | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                2 |              8 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                      | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                3 |              8 |         2.67 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                3 |              8 |         2.67 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                      | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                2 |              8 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                      | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                2 |              8 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                2 |              8 |         4.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                    |                2 |              8 |         4.00 |
| ~Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                    |                2 |              8 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                3 |              8 |         2.67 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                    |                7 |              8 |         1.14 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                            | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                               | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                    |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |                1 |              8 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                2 |              8 |         4.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                    |                4 |             10 |         2.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                5 |             11 |         2.20 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             13 |         3.25 |
|  Project_FPGA_i/IP_Centrale_DCC_0/Clk_Temp_BUFG                                                                         | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/COMPTEUR_TEMPO_0/Cpt[0]_i_1_n_0                                                                                                     | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Reset_Tempo_s                                                     |                4 |             14 |         3.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                      | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                3 |             15 |         5.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                   | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             16 |         2.67 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/led/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                3 |             16 |         5.33 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                       | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                4 |             17 |         4.25 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                         | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                4 |             17 |         4.25 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                    |                4 |             19 |         4.75 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                5 |             19 |         3.80 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/sw_bp/U0/gpio_core_1/Read_Reg_Rst                                                                                                   |                6 |             20 |         3.33 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             21 |         3.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                              | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                4 |             21 |         5.25 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                            |                7 |             22 |         3.14 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | Project_FPGA_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                7 |             23 |         3.29 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          |                                                                                                                                                                                                                | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                          |                5 |             23 |         4.60 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |               10 |             26 |         2.60 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             32 |         4.57 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               10 |             32 |         3.20 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               10 |             32 |         3.20 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               10 |             32 |         3.20 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                    |                7 |             32 |         4.57 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                        | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                5 |             32 |         6.40 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Q[1]                                                                                                                          | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/Counter_MAE/Reset_Compteur                                        |                8 |             32 |         4.00 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                    |                7 |             32 |         4.57 |
|  Project_FPGA_i/IP_Centrale_DCC_0/Clk_Temp_BUFG                                                                         | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/Q[0]                                                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/Reset_Cpt_Low                                            |                8 |             32 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               11 |             32 |         2.91 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               10 |             32 |         3.20 |
|  Project_FPGA_i/IP_Centrale_DCC_0/Clk_Temp_BUFG                                                                         | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/Q[0]                                                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/Reset_Cpt_Low                                            |                8 |             32 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                                                         | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/MAE_0/AS[0]                                                             |               14 |             32 |         2.29 |
|  Project_FPGA_i/IP_Centrale_DCC_0/Clk_Temp_BUFG                                                                         | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/Q[1]                                                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit0_0/MAE/Reset_Cpt_High                                           |                8 |             32 |         4.00 |
|  Project_FPGA_i/IP_Centrale_DCC_0/Clk_Temp_BUFG                                                                         | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/Q[1]                                                                                                                 | Project_FPGA_i/IP_Centrale_DCC_0/U0/IP_Centrale_DCC_v1_0_S00_AXI_inst/top0/DCC_Bit1_0/MAE/Reset_Cpt_High                                           |                8 |             32 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_1[0]                                                        | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                    |                7 |             33 |         4.71 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                    |                6 |             34 |         5.67 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          | Project_FPGA_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                    |               13 |             47 |         3.62 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                    |                8 |             64 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/sw_bp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               18 |             72 |         4.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Performance_Debug_Control.dbg_freeze_nohalt_reg                     |                                                                                                                                                    |               10 |             75 |         7.50 |
|  Project_FPGA_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                          |                                                                                                                                                                                                                |                                                                                                                                                    |               24 |             80 |         3.33 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               24 |             84 |         3.50 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                    |               16 |            128 |         8.00 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               69 |            157 |         2.28 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | Project_FPGA_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               84 |            221 |         2.63 |
|  Project_FPGA_i/clk_wiz_1/inst/clk_out1                                                                                 |                                                                                                                                                                                                                |                                                                                                                                                    |               79 |            287 |         3.63 |
+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


