Timing Analyzer report for add
Fri Nov  4 04:25:47 2022
Quartus Prime Version 22.3.0 Build 104 09/14/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV 0C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV 0C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- i_clk Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is 5.422 
           28. Path #2: Setup slack is 5.422 
           29. Path #3: Setup slack is 5.422 
           30. Path #4: Setup slack is 5.422 
           31. Path #5: Setup slack is 5.422 
           32. Path #6: Setup slack is 5.422 
           33. Path #7: Setup slack is 5.422 
           34. Path #8: Setup slack is 5.422 
           35. Path #9: Setup slack is 5.422 
           36. Path #10: Setup slack is 5.422 
     ---- altera_reserved_tck Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Setup slack is 6.311 
           40. Path #2: Setup slack is 7.768 
           41. Path #3: Setup slack is 13.792 
           42. Path #4: Setup slack is 17.046 
           43. Path #5: Setup slack is 17.329 
           44. Path #6: Setup slack is 17.426 
           45. Path #7: Setup slack is 17.684 
           46. Path #8: Setup slack is 17.958 
           47. Path #9: Setup slack is 18.009 
           48. Path #10: Setup slack is 18.056 
---- Hold Reports ----
     ---- altera_reserved_tck Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Hold slack is 0.020 
           52. Path #2: Hold slack is 0.022 
           53. Path #3: Hold slack is 0.022 
           54. Path #4: Hold slack is 0.024 
           55. Path #5: Hold slack is 0.024 
           56. Path #6: Hold slack is 0.030 
           57. Path #7: Hold slack is 0.366 
           58. Path #8: Hold slack is 0.367 
           59. Path #9: Hold slack is 0.367 
           60. Path #10: Hold slack is 0.373 
     ---- i_clk Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Hold slack is 0.021 
           64. Path #2: Hold slack is 0.022 
           65. Path #3: Hold slack is 0.022 
           66. Path #4: Hold slack is 0.022 
           67. Path #5: Hold slack is 0.022 
           68. Path #6: Hold slack is 0.023 
           69. Path #7: Hold slack is 0.023 
           70. Path #8: Hold slack is 0.023 
           71. Path #9: Hold slack is 0.023 
           72. Path #10: Hold slack is 0.023 
---- Recovery Reports ----
     ---- i_clk Reports ----
           73. Command Info
           74. Summary of Paths
           75. Path #1: Recovery slack is 4.789 
           76. Path #2: Recovery slack is 4.791 
           77. Path #3: Recovery slack is 4.793 
           78. Path #4: Recovery slack is 4.794 
           79. Path #5: Recovery slack is 4.794 
           80. Path #6: Recovery slack is 4.795 
           81. Path #7: Recovery slack is 4.795 
           82. Path #8: Recovery slack is 4.795 
           83. Path #9: Recovery slack is 4.795 
           84. Path #10: Recovery slack is 4.797 
     ---- altera_reserved_tck Reports ----
           85. Command Info
           86. Summary of Paths
           87. Path #1: Recovery slack is 38.406 
           88. Path #2: Recovery slack is 39.157 
           89. Path #3: Recovery slack is 39.162 
           90. Path #4: Recovery slack is 39.163 
           91. Path #5: Recovery slack is 39.189 
           92. Path #6: Recovery slack is 39.190 
           93. Path #7: Recovery slack is 39.227 
           94. Path #8: Recovery slack is 39.227 
           95. Path #9: Recovery slack is 39.229 
           96. Path #10: Recovery slack is 39.230 
---- Removal Reports ----
     ---- i_clk Reports ----
           97. Command Info
           98. Summary of Paths
           99. Path #1: Removal slack is 0.161 
          100. Path #2: Removal slack is 0.164 
          101. Path #3: Removal slack is 0.164 
          102. Path #4: Removal slack is 0.165 
          103. Path #5: Removal slack is 0.201 
          104. Path #6: Removal slack is 0.201 
          105. Path #7: Removal slack is 0.202 
          106. Path #8: Removal slack is 0.203 
          107. Path #9: Removal slack is 0.203 
          108. Path #10: Removal slack is 0.203 
     ---- altera_reserved_tck Reports ----
          109. Command Info
          110. Summary of Paths
          111. Path #1: Removal slack is 0.484 
          112. Path #2: Removal slack is 0.512 
          113. Path #3: Removal slack is 0.600 
          114. Path #4: Removal slack is 0.601 
          115. Path #5: Removal slack is 0.601 
          116. Path #6: Removal slack is 0.601 
          117. Path #7: Removal slack is 0.602 
          118. Path #8: Removal slack is 0.602 
          119. Path #9: Removal slack is 0.602 
          120. Path #10: Removal slack is 0.602 
121. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
     122. Unconstrained Paths Summary
     123. Clock Status Summary
124. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 22.3.0 Build 104 09/14/2022 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; add                                                ;
; Device Family         ; Arria 10                                           ;
; Device                ; 10AS066N3F40E2SG                                   ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Power Models          ; Final                                              ;
; Device Status         ; Final                                              ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------+----------+----------+--------+--------------------------+-----------------+
; SDC File Path                                                                                              ; Instance ; Promoted ; Status ; Read at                  ; Processing Time ;
+------------------------------------------------------------------------------------------------------------+----------+----------+--------+--------------------------+-----------------+
; add_kernels/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                 ;          ; No       ; OK     ; Fri Nov  4 04:25:46 2022 ; 00:00:00        ;
; jtag.sdc                                                                                                   ;          ; No       ; OK     ; Fri Nov  4 04:25:46 2022 ; 00:00:00        ;
; add.sdc                                                                                                    ;          ; No       ; OK     ; Fri Nov  4 04:25:46 2022 ; 00:00:00        ;
; ip/add_kernels/add_kernels_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc ;          ; No       ; OK     ; Fri Nov  4 04:25:46 2022 ; 00:00:00        ;
; ip/add_kernels/add_kernels_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc         ;          ; No       ; OK     ; Fri Nov  4 04:25:46 2022 ; 00:00:00        ;
; /p/psg/swip/releases5/acds/22.3/104/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc       ;          ; No       ; OK     ; Fri Nov  4 04:25:46 2022 ; 00:00:00        ;
+------------------------------------------------------------------------------------------------------------+----------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/nfs/site/disks/swuser_work_whitepau/oneAPI_Examples/oneAPI-samples.platform-designer-ipa/DirectProgramming/DPC++FPGA/Tutorials/Tools/experimental/platform-designer/add-quartus/).


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 41.666 ; 24.0 MHz  ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; i_clk               ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk }               ;
+---------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Pass        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; Pass        ;
+------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+---------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+---------------------+------+---------------------------------+
; 26.7 MHz   ; 26.7 MHz        ; altera_reserved_tck ;      ; Slow 900mV 0C Model             ;
; 218.44 MHz ; 218.44 MHz      ; i_clk               ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+---------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                      ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; i_clk               ; 5.422 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_reserved_tck ; 6.311 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                       ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.020 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; i_clk               ; 0.021 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-----------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                    ;
+---------------------+--------+---------------+--------------------+---------------------------------+
; Clock               ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+--------+---------------+--------------------+---------------------------------+
; i_clk               ; 4.789  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; altera_reserved_tck ; 38.406 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+---------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; i_clk               ; 0.161 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; altera_reserved_tck ; 0.484 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                      ;
+---------------------+--------+---------------+--------------------+------------+---------------------------------+
; Clock               ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+---------------------+--------+---------------+--------------------+------------+---------------------------------+
; i_clk               ; 4.495  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; altera_reserved_tck ; 20.636 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
+---------------------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 4, or 22.2%

Worst Case Available Settling Time: 16.067 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 4, or 22.2%

Worst Case Available Settling Time: 16.426 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 4, or 22.2%

Worst Case Available Settling Time: 17.213 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 18
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 4, or 22.2%

Worst Case Available Settling Time: 17.690 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; fpga_led            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; i_clk               ; LVDS         ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tck ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; reset_button_n      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; i_clk(n)            ; LVDS         ; 1440 ps         ; 1440 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; fpga_led            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 2.27e-05 V                   ; 1.66 V              ; -0.00138 V          ; 0.037 V                              ; 0.044 V                              ; 9.53e-10 s                  ; 1.05e-09 s                  ; Yes                        ; Yes                        ; 1.66 V                      ; 2.27e-05 V                  ; 1.66 V             ; -0.00138 V         ; 0.037 V                             ; 0.044 V                             ; 9.53e-10 s                 ; 1.05e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.7e-06 V                    ; 1.73 V              ; -0.0751 V           ; 0.178 V                              ; 0.161 V                              ; 1.41e-10 s                  ; 1.39e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.7e-06 V                   ; 1.73 V             ; -0.0751 V          ; 0.178 V                             ; 0.161 V                             ; 1.41e-10 s                 ; 1.39e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                          ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; i_clk               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; i_clk               ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 1126       ; 47       ; 5        ; 0        ; Intra-Clock (Timed Safe)  ; 6.311            ; Slow 900mV 0C Model             ;
; i_clk               ; i_clk               ; 11579      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 5.422            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                           ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; i_clk               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; i_clk               ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 1178       ; 47       ; 4        ; 0        ; Intra-Clock (Timed Safe)  ; 0.020            ; Fast 900mV 0C Model             ;
; i_clk               ; i_clk               ; 11772      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.021            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; i_clk               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; i_clk               ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 49         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 38.406           ; Slow 900mV 100C Model           ;
; i_clk               ; i_clk               ; 3481       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.789            ; Slow 900mV 0C Model             ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                        ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; i_clk               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; i_clk               ; altera_reserved_tck ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck ; altera_reserved_tck ; 49         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.484            ; Fast 900mV 0C Model             ;
; i_clk               ; i_clk               ; 3481       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.161            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 5.422 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||i_clk} -to_clock [get_clocks {i_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {i_clk}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {i_clk} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]~DUPLICATE ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[23]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[22]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[20]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[26]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[25]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[24]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[29]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
; 5.422 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[28]           ; i_clk        ; i_clk       ; 10.000       ; -0.100     ; 4.506      ; Slow 900mV 100C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N4        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]~DUPLICATE|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N4        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                           ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                   ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                     ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                        ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                    ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                             ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                     ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                     ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                       ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                          ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                         ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N4      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]~DUPLICATE|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N4      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]~DUPLICATE     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                           ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                 ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N4      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]~DUPLICATE     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N10       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[23]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N10       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[23]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N10     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[23]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N10     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[23]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N10     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[23]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N7        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[22]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N7        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[22]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[22]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N7      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[22]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N5        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N5        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N5      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N5      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N5      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[21]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N1        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[20]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N1        ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N1      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[20]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N1      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[20]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N1      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[20]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N19       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[26]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N19       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[26]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N19     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[26]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N19     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[26]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N19     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[26]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N16       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[25]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N16       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[25]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N16     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[25]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N16     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[25]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N16     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[25]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N14       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[24]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N14       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[24]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N14     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[24]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N14     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[24]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N14     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[24]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N28       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[29]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N28       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[29]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N28     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[29]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N28     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[29]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N28     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[29]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 5.422 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 9.232                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time              ; 14.654                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 5.422                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.100 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.480       ; 74         ; 0.000 ; 3.480 ;
;    Cell                ;        ; 4     ; 1.246       ; 26         ; 0.000 ; 0.566 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 3.070       ; 68         ; 0.191 ; 0.859 ;
;    Cell                ;        ; 10    ; 1.119       ; 25         ; 0.000 ; 0.304 ;
;    uTco                ;        ; 1     ; 0.317       ; 7          ; 0.317 ; 0.317 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.238       ; 74         ; 0.000 ; 3.238 ;
;    Cell                ;        ; 4     ; 1.137       ; 26         ; 0.000 ; 0.566 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;           ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.726   ; 4.726   ;    ;        ;        ;                       ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;           ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10              ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.725 ;   0.159 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32   ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.725 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.246 ;   0.521 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21      ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.726 ;   3.480 ; RR ; IC     ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|clk               ;
;   4.726 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]                   ;
; 9.232   ; 4.506   ;    ;        ;        ;                       ;           ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.043 ;   0.317 ; RR ; uTco   ; 2      ; FF_X107_Y18_N13       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]|q                 ;
;   5.226 ;   0.183 ; RR ; CELL   ; 7      ; FF_X107_Y18_N13       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr|thei_io_full_acl_c_zn4sycl3ext5intel9prototype8internal4pipein6detail14hostpipepipeidi4id_ceeili1eli0eli1elb1elb0elns3_13protocol_namee2ee9m_storagee_pipe_channel_unnamed_ztsz4maine11addcsrpipes2_ztsz4maine11addcsrpipes_24_4gr_sr|sr_valid_q[0]~la_lab/laboutt[8] ;
;   5.978 ;   0.752 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   6.276 ;   0.298 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   6.281 ;   0.005 ; RR ; CELL   ; 3      ; LABCELL_X107_Y18_N27  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_inst_0|kernel|theZTSZ4mainE11AddCSRPipes_function|thebb_ZTSZ4mainE11AddCSRPipes_B0|thebb_ZTSZ4mainE11AddCSRPipes_B0_stall_region|SE_out_ZTSZ4mainE11AddCSRPipes_B0_merge_reg_StallValid[0]~0~la_lab/laboutt[18]                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   6.472 ;   0.191 ; RR ; IC     ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|datab                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   6.776 ;   0.304 ; RR ; CELL   ; 1      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   6.781 ;   0.005 ; RR ; CELL   ; 4      ; LABCELL_X107_Y18_N39  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|issue~0~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.608 ;   0.827 ; RR ; IC     ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|dataf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   7.663 ;   0.055 ; RF ; CELL   ; 1      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   7.669 ;   0.006 ; FF ; CELL   ; 8      ; MLABCELL_X109_Y12_N33 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|i108~1~la_mlab/laboutb[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   8.110 ;   0.441 ; FF ; IC     ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|dataa                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   8.368 ;   0.258 ; FF ; CELL   ; 1      ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7|combout                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   8.373 ;   0.005 ; FF ; CELL   ; 34     ; LABCELL_X112_Y15_N36  ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|i587~7~la_lab/laboutb[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   9.232 ;   0.859 ; FF ; IC     ; 1      ; FF_X114_Y15_N26       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[28]|ena                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   9.232 ;   0.000 ; FF ; CELL   ; 1      ; FF_X114_Y15_N26       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[28]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                 ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                         ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                           ;
; 14.626   ; 4.626   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                   ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                           ;
;   10.566 ;   0.566 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                           ;
;   10.695 ;   0.129 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                             ;
;   10.695 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                ;
;   11.137 ;   0.442 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                               ;
;   14.375 ;   3.238 ; RR ; IC     ; 1      ; FF_X114_Y15_N26     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[28]|clk ;
;   14.375 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y15_N26     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[28]     ;
;   14.626 ;   0.251 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                 ;
; 14.596   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                       ;
; 14.654   ; 0.058   ;    ; uTsu   ; 1      ; FF_X114_Y15_N26     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|work_item_iterator|local_id_2[28]     ;
+----------+---------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 6.311 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                           ; To Node                                                     ; Launch Clock                   ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 6.311  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ; altera_reserved_tdo                                         ; altera_reserved_tck (INVERTED) ; altera_reserved_tck            ; 62.499       ; -2.736     ; 3.695      ; Slow 900mV 0C Model             ;
; 7.768  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~jtag_reg__nff                        ; altera_reserved_tdo                                         ; altera_reserved_tck (INVERTED) ; altera_reserved_tck            ; 62.499       ; -0.608     ; 4.366      ; Slow 900mV 0C Model             ;
; 13.792 ; altera_reserved_tdi                                                                                 ; altera_reserved_tdo                                         ; altera_reserved_tck (INVERTED) ; altera_reserved_tck            ; 62.499       ; 0.000      ; 2.975      ; Slow 900mV 0C Model             ;
; 17.046 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 20.833       ; -0.008     ; 4.006      ; Slow 900mV 100C Model           ;
; 17.329 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 20.833       ; -0.292     ; 3.439      ; Slow 900mV 100C Model           ;
; 17.426 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 20.833       ; -0.292     ; 3.342      ; Slow 900mV 100C Model           ;
; 17.684 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 20.833       ; -0.292     ; 3.084      ; Slow 900mV 100C Model           ;
; 17.958 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 20.833       ; -0.178     ; 2.924      ; Slow 900mV 100C Model           ;
; 18.009 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 20.833       ; -0.292     ; 2.759      ; Slow 900mV 100C Model           ;
; 18.056 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg ; altera_reserved_tck            ; altera_reserved_tck (INVERTED) ; 20.833       ; -0.292     ; 2.700      ; Slow 900mV 100C Model           ;
+--------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 6.311 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------+
; Property                        ; Value                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                     ;
; To Node                         ; altera_reserved_tdo                                                             ;
; Launch Clock                    ; altera_reserved_tck (INVERTED)                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                             ;
; SDC Exception                   ; jtag.sdc:83: set_multicycle_path -setup -to [get_ports {altera_reserved_tdo}] 2 ;
; Multicycle - Setup End          ; 2                                                                               ;
; Data Arrival Time               ; 27.264                                                                          ;
; Data Required Time              ; 33.575                                                                          ;
; Slack                           ; 6.311                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                             ;
+---------------------------------+---------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship        ; 62.499 ;       ;             ;            ;       ;       ;
; Clock Skew                ; -2.736 ;       ;             ;            ;       ;       ;
; Data Delay                ; 3.695  ;       ;             ;            ;       ;       ;
; Number of Logic Levels    ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays           ;        ;       ;             ;            ;       ;       ;
;  Arrival Path             ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 4     ; 1.021       ; 37         ; 0.000 ; 1.021 ;
;    Cell                   ;        ; 4     ; 1.715       ; 63         ; 0.000 ; 1.107 ;
;   Data                    ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 3     ; 0.660       ; 18         ; 0.000 ; 0.660 ;
;    Cell                   ;        ; 5     ; 2.755       ; 75         ; 0.000 ; 1.776 ;
;    uTco                   ;        ; 1     ; 0.280       ; 8          ; 0.280 ; 0.280 ;
;  Required Path            ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped) ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                        ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; launch edge time                                                               ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                  ;
; 23.569   ; 2.736   ;    ;        ;        ;                    ;            ; clock path                                                                     ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                 ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                            ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                    ;
;   21.441 ;   0.608 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                    ;
;   21.441 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input      ;
;   21.441 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck            ;
;   21.441 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck             ;
;   22.548 ;   1.107 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap         ;
;   23.569 ;   1.021 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk                ;
;   23.569 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                    ;
; 27.264   ; 3.695   ;    ;        ;        ;                    ;            ; data path                                                                      ;
;   23.849 ;   0.280 ; RR ; uTco   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|q                  ;
;   24.018 ;   0.169 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg~la_lab/laboutb[12] ;
;   24.678 ;   0.660 ; RR ; IC     ; 1      ; JTAG_X118_Y0_N2    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdouser         ;
;   26.454 ;   1.776 ; RR ; CELL   ; 1      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo             ;
;   26.454 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input      ;
;   26.454 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo            ;
;   26.454 ;   0.000 ; RR ; IC     ; 1      ; IOOBUF_X117_Y0_N63 ;            ; altera_reserved_tdo~output|i                                                   ;
;   27.264 ;   0.810 ; RR ; CELL   ; 1      ; IOOBUF_X117_Y0_N63 ;            ; altera_reserved_tdo~output|o                                                   ;
;   27.264 ;   0.000 ; RR ; CELL   ; 0      ; PIN_AW14           ;            ; altera_reserved_tdo                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------+
; Data Required Path                                                               ;
+----------+---------+----+------+--------+----------+-------+---------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location ; HS/LP ; Element             ;
+----------+---------+----+------+--------+----------+-------+---------------------+
; 83.332   ; 83.332  ;    ;      ;        ;          ;       ; latch edge time     ;
; 83.332   ; 0.000   ;    ;      ;        ;          ;       ; clock path          ;
;   83.332 ;   0.000 ; R  ;      ;        ;          ;       ; clock network delay ;
; 83.302   ; -0.030  ;    ;      ;        ;          ;       ; clock uncertainty   ;
; 33.575   ; -49.727 ; R  ; oExt ; 0      ; PIN_AW14 ;       ; altera_reserved_tdo ;
+----------+---------+----+------+--------+----------+-------+---------------------+



Path #2: Setup slack is 7.768 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------+
; Property                        ; Value                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~jtag_reg__nff    ;
; To Node                         ; altera_reserved_tdo                                                             ;
; Launch Clock                    ; altera_reserved_tck (INVERTED)                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                             ;
; SDC Exception                   ; jtag.sdc:83: set_multicycle_path -setup -to [get_ports {altera_reserved_tdo}] 2 ;
; Multicycle - Setup End          ; 2                                                                               ;
; Data Arrival Time               ; 25.807                                                                          ;
; Data Required Time              ; 33.575                                                                          ;
; Slack                           ; 7.768                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                             ;
+---------------------------------+---------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship        ; 62.499 ;       ;             ;            ;       ;       ;
; Clock Skew                ; -0.608 ;       ;             ;            ;       ;       ;
; Data Delay                ; 4.366  ;       ;             ;            ;       ;       ;
; Number of Logic Levels    ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays           ;        ;       ;             ;            ;       ;       ;
;  Arrival Path             ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.608       ; 100        ; 0.000 ; 0.608 ;
;   Data                    ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 3     ; 0.810       ; 19         ; 0.000 ; 0.810 ;
;    uTco                   ;        ; 1     ; 3.556       ; 81         ; 3.556 ; 3.556 ;
;  Required Path            ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped) ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                   ;
+----------+---------+----+------+--------+--------------------+-------+------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP ; Element                                                                      ;
+----------+---------+----+------+--------+--------------------+-------+------------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;      ;        ;                    ;       ; launch edge time                                                             ;
; 21.441   ; 0.608   ;    ;      ;        ;                    ;       ; clock path                                                                   ;
;   20.833 ;   0.000 ;    ;      ;        ;                    ;       ; source latency                                                               ;
;   20.833 ;   0.000 ;    ;      ; 1      ; PIN_AW15           ;       ; altera_reserved_tck                                                          ;
;   20.833 ;   0.000 ; FF ; IC   ; 1      ; IOIBUF_X117_Y0_N56 ;       ; altera_reserved_tck~input|i                                                  ;
;   21.441 ;   0.608 ; FF ; CELL ; 1      ; IOIBUF_X117_Y0_N56 ;       ; altera_reserved_tck~input|o                                                  ;
;   21.441 ;   0.000 ; FF ; IC   ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input    ;
;   21.441 ;   0.000 ; FF ; CELL ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck          ;
;   21.441 ;   0.000 ; FF ; IC   ; 3      ; JTAG_X118_Y0_N2    ;       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck           ;
;   21.441 ;   0.000 ; FR ; CELL ; 1      ; JTAG_X118_Y0_N2    ;       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~jtag_reg__nff ;
; 25.807   ; 4.366   ;    ;      ;        ;                    ;       ; data path                                                                    ;
;   24.997 ;   3.556 ; RR ; uTco ; 1      ; JTAG_X118_Y0_N2    ;       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo           ;
;   24.997 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input    ;
;   24.997 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo          ;
;   24.997 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X117_Y0_N63 ;       ; altera_reserved_tdo~output|i                                                 ;
;   25.807 ;   0.810 ; RR ; CELL ; 1      ; IOOBUF_X117_Y0_N63 ;       ; altera_reserved_tdo~output|o                                                 ;
;   25.807 ;   0.000 ; RR ; CELL ; 0      ; PIN_AW14           ;       ; altera_reserved_tdo                                                          ;
+----------+---------+----+------+--------+--------------------+-------+------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------+
; Data Required Path                                                               ;
+----------+---------+----+------+--------+----------+-------+---------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location ; HS/LP ; Element             ;
+----------+---------+----+------+--------+----------+-------+---------------------+
; 83.332   ; 83.332  ;    ;      ;        ;          ;       ; latch edge time     ;
; 83.332   ; 0.000   ;    ;      ;        ;          ;       ; clock path          ;
;   83.332 ;   0.000 ; R  ;      ;        ;          ;       ; clock network delay ;
; 83.302   ; -0.030  ;    ;      ;        ;          ;       ; clock uncertainty   ;
; 33.575   ; -49.727 ; R  ; oExt ; 0      ; PIN_AW14 ;       ; altera_reserved_tdo ;
+----------+---------+----+------+--------+----------+-------+---------------------+



Path #3: Setup slack is 13.792 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------+
; Property                        ; Value                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------+
; From Node                       ; altera_reserved_tdi                                                             ;
; To Node                         ; altera_reserved_tdo                                                             ;
; Launch Clock                    ; altera_reserved_tck (INVERTED)                                                  ;
; Latch Clock                     ; altera_reserved_tck                                                             ;
; SDC Exception                   ; jtag.sdc:83: set_multicycle_path -setup -to [get_ports {altera_reserved_tdo}] 2 ;
; Multicycle - Setup End          ; 2                                                                               ;
; Data Arrival Time               ; 19.783                                                                          ;
; Data Required Time              ; 33.575                                                                          ;
; Slack                           ; 13.792                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                             ;
+---------------------------------+---------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------+
; Statistics                                                                            ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Property                  ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship        ; 62.499 ;       ;             ;            ;       ;       ;
; Clock Skew                ; 0.000  ;       ;             ;            ;       ;       ;
; Data Delay                ; 2.975  ;       ;             ;            ;       ;       ;
; Number of Logic Levels    ;        ; 4     ;             ;            ;       ;       ;
; Physical Delays           ;        ;       ;             ;            ;       ;       ;
;  Arrival Path             ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped) ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
;   Data                    ;        ;       ;             ;            ;       ;       ;
;    IC                     ;        ; 5     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                   ;        ; 6     ; 2.975       ; 100        ; 0.000 ; 1.586 ;
;  Required Path            ;        ;       ;             ;            ;       ;       ;
;   Clock                   ;        ;       ;             ;            ;       ;       ;
;    Clock Network (Lumped) ;        ; 1     ; 0.000       ;            ; 0.000 ; 0.000 ;
+---------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                ;
+----------+---------+----+------+--------+--------------------+-------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location           ; HS/LP ; Element                                                                   ;
+----------+---------+----+------+--------+--------------------+-------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;      ;        ;                    ;       ; launch edge time                                                          ;
; 20.833   ; 0.000   ;    ;      ;        ;                    ;       ; clock path                                                                ;
;   20.833 ;   0.000 ; F  ;      ;        ;                    ;       ; clock network delay                                                       ;
;   20.833 ;   0.000 ;    ;      ; 1      ; PIN_AL15           ;       ; altera_reserved_tdi                                                       ;
; 16.808   ; -4.025  ; R  ; iExt ; 1      ; PIN_AL15           ;       ; altera_reserved_tdi                                                       ;
; 19.783   ; 2.975   ;    ;      ;        ;                    ;       ; data path                                                                 ;
;   16.808 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X117_Y0_N47 ;       ; altera_reserved_tdi~input|i                                               ;
;   17.387 ;   0.579 ; RR ; CELL ; 1      ; IOIBUF_X117_Y0_N47 ;       ; altera_reserved_tdi~input|o                                               ;
;   17.387 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi|input ;
;   17.387 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi       ;
;   17.387 ;   0.000 ; RR ; IC   ; 3      ; JTAG_X118_Y0_N2    ;       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdi        ;
;   18.973 ;   1.586 ; RR ; CELL ; 1      ; JTAG_X118_Y0_N2    ;       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo        ;
;   18.973 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input ;
;   18.973 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port      ;       ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo       ;
;   18.973 ;   0.000 ; RR ; IC   ; 1      ; IOOBUF_X117_Y0_N63 ;       ; altera_reserved_tdo~output|i                                              ;
;   19.783 ;   0.810 ; RR ; CELL ; 1      ; IOOBUF_X117_Y0_N63 ;       ; altera_reserved_tdo~output|o                                              ;
;   19.783 ;   0.000 ; RR ; CELL ; 0      ; PIN_AW14           ;       ; altera_reserved_tdo                                                       ;
+----------+---------+----+------+--------+--------------------+-------+---------------------------------------------------------------------------+

+----------------------------------------------------------------------------------+
; Data Required Path                                                               ;
+----------+---------+----+------+--------+----------+-------+---------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location ; HS/LP ; Element             ;
+----------+---------+----+------+--------+----------+-------+---------------------+
; 83.332   ; 83.332  ;    ;      ;        ;          ;       ; latch edge time     ;
; 83.332   ; 0.000   ;    ;      ;        ;          ;       ; clock path          ;
;   83.332 ;   0.000 ; R  ;      ;        ;          ;       ; clock network delay ;
; 83.302   ; -0.030  ;    ;      ;        ;          ;       ; clock uncertainty   ;
; 33.575   ; -49.727 ; R  ; oExt ; 0      ; PIN_AW14 ;       ; altera_reserved_tdo ;
+----------+---------+----+------+--------+----------+-------+---------------------+



Path #4: Setup slack is 17.046 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 6.687                                                                                               ;
; Data Required Time              ; 23.733                                                                                              ;
; Slack                           ; 17.046                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 20.833 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.008 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.006  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.995       ; 37         ; 0.000 ; 0.995 ;
;    Cell                ;        ; 4     ; 1.686       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 3.036       ; 76         ; 0.000 ; 1.923 ;
;    Cell                ;        ; 12    ; 0.716       ; 18         ; 0.000 ; 0.158 ;
;    uTco                ;        ; 1     ; 0.254       ; 6          ; 0.254 ; 0.254 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.774       ; 35         ; 0.000 ; 0.774 ;
;    Cell                ;        ; 4     ; 1.423       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                          ;
; 2.681   ; 2.681   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                            ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                            ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                              ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                    ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                     ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                 ;
;   2.681 ;   0.995 ; RR ; IC     ; 1      ; FF_X113_Y5_N38      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|clk                                                ;
;   2.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N38      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]                                                    ;
; 6.687   ; 4.006   ;    ;        ;        ;                     ;            ; data path                                                                                                                                              ;
;   2.935 ;   0.254 ; RR ; uTco   ; 1      ; FF_X113_Y5_N38      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]|q                                                  ;
;   3.061 ;   0.126 ; RR ; CELL   ; 20     ; FF_X113_Y5_N38      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[4]~la_lab/laboutb[5]                                  ;
;   3.061 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[11]|input                                                                        ;
;   3.061 ;   0.000 ; RR ; CELL   ; 20     ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[11]                                                                              ;
;   4.984 ;   1.923 ; RR ; IC     ; 1      ; LABCELL_X112_Y3_N0  ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|datac             ;
;   5.142 ;   0.158 ; RR ; CELL   ; 2      ; LABCELL_X112_Y3_N0  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout           ;
;   5.146 ;   0.004 ; RR ; CELL   ; 19     ; LABCELL_X112_Y3_N0  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~la_lab/laboutt[0] ;
;   5.602 ;   0.456 ; RR ; IC     ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae                                              ;
;   5.737 ;   0.135 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                            ;
;   5.742 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0~la_lab/laboutt[5]                                  ;
;   5.742 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                                                            ;
;   5.742 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                                                  ;
;   6.129 ;   0.387 ; RR ; IC     ; 1      ; LABCELL_X112_Y5_N39 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                                                            ;
;   6.281 ;   0.152 ; RF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                          ;
;   6.286 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4~la_lab/laboutb[7]                                                ;
;   6.556 ;   0.270 ; FF ; IC     ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|datae                                                            ;
;   6.687 ;   0.131 ; FR ; CELL   ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                                                          ;
;   6.687 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                          ;
;   6.687 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                      ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                   ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; latch edge time                                                           ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                             ;
; 23.506   ; 2.673   ;    ;        ;        ;                    ;            ; clock path                                                                ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                            ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                       ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   21.435 ;   0.602 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   21.435 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   21.435 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   21.435 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   22.256 ;   0.821 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   23.030 ;   0.774 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   23.030 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   23.506 ;   0.476 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                   ;
; 23.476   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                         ;
; 23.733   ; 0.257   ;    ; uTsu   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+



Path #5: Setup slack is 17.329 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                     ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 6.186                                                                                           ;
; Data Required Time              ; 23.515                                                                                          ;
; Slack                           ; 17.329                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 20.833 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.292 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.439  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.061       ; 39         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 4     ; 1.686       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 2.288       ; 67         ; 0.000 ; 1.175 ;
;    Cell                ;        ; 12    ; 0.883       ; 26         ; 0.000 ; 0.268 ;
;    uTco                ;        ; 1     ; 0.268       ; 8          ; 0.268 ; 0.268 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.774       ; 35         ; 0.000 ; 0.774 ;
;    Cell                ;        ; 4     ; 1.423       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                          ;
; 2.747   ; 2.747   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                            ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                            ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                              ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                    ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                     ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                 ;
;   2.747 ;   1.061 ; RR ; IC     ; 1      ; FF_X111_Y5_N13      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|clk                                                    ;
;   2.747 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y5_N13      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]                                                        ;
; 6.186   ; 3.439   ;    ;        ;        ;                     ;            ; data path                                                                                                                                              ;
;   3.015 ;   0.268 ; RR ; uTco   ; 1      ; FF_X111_Y5_N13      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|q                                                      ;
;   3.198 ;   0.183 ; RR ; CELL   ; 2      ; FF_X111_Y5_N13      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]~la_lab/laboutt[8]                                      ;
;   3.198 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[3]|input                                                                         ;
;   3.198 ;   0.000 ; RR ; CELL   ; 25     ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[3]                                                                               ;
;   4.373 ;   1.175 ; RR ; IC     ; 1      ; LABCELL_X112_Y3_N0  ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|dataa             ;
;   4.641 ;   0.268 ; RR ; CELL   ; 2      ; LABCELL_X112_Y3_N0  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0|combout           ;
;   4.645 ;   0.004 ; RR ; CELL   ; 19     ; LABCELL_X112_Y3_N0  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|node|sld_virtual_jtag_component|sld_virtual_jtag_impl_inst|virtual_state_sdr~0~la_lab/laboutt[0] ;
;   5.101 ;   0.456 ; RR ; IC     ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datae                                              ;
;   5.236 ;   0.135 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout                                            ;
;   5.241 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0~la_lab/laboutt[5]                                  ;
;   5.241 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                                                            ;
;   5.241 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                                                  ;
;   5.628 ;   0.387 ; RR ; IC     ; 1      ; LABCELL_X112_Y5_N39 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                                                            ;
;   5.780 ;   0.152 ; RF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                          ;
;   5.785 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4~la_lab/laboutb[7]                                                ;
;   6.055 ;   0.270 ; FF ; IC     ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|datae                                                            ;
;   6.186 ;   0.131 ; FR ; CELL   ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                                                          ;
;   6.186 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                          ;
;   6.186 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                      ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                   ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; latch edge time                                                           ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                             ;
; 23.288   ; 2.455   ;    ;        ;        ;                    ;            ; clock path                                                                ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                            ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                       ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   21.435 ;   0.602 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   21.435 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   21.435 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   21.435 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   22.256 ;   0.821 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   23.030 ;   0.774 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   23.030 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   23.288 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                   ;
; 23.258   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                         ;
; 23.515   ; 0.257   ;    ; uTsu   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+



Path #6: Setup slack is 17.426 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 6.089                                                                                         ;
; Data Required Time              ; 23.515                                                                                        ;
; Slack                           ; 17.426                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 20.833 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.292 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.342  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.061       ; 39         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 4     ; 1.686       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 2.033       ; 61         ; 0.000 ; 1.227 ;
;    Cell                ;        ; 12    ; 1.037       ; 31         ; 0.000 ; 0.270 ;
;    uTco                ;        ; 1     ; 0.272       ; 8          ; 0.272 ; 0.272 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.774       ; 35         ; 0.000 ; 0.774 ;
;    Cell                ;        ; 4     ; 1.423       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                           ;
; 2.747   ; 2.747   ;    ;        ;        ;                     ;            ; clock path                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                             ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                             ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                               ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                     ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                      ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                  ;
;   2.747 ;   1.061 ; RR ; IC     ; 1      ; FF_X111_Y5_N43      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clk                       ;
;   2.747 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y5_N43      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]                           ;
; 6.089   ; 3.342   ;    ;        ;        ;                     ;            ; data path                                                                                                               ;
;   3.019 ;   0.272 ; RR ; uTco   ; 1      ; FF_X111_Y5_N43      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|q                         ;
;   3.224 ;   0.205 ; RR ; CELL   ; 1      ; FF_X111_Y5_N43      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]~la_lab/laboutb[8]         ;
;   3.224 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[23]|input                                         ;
;   3.224 ;   0.000 ; RR ; CELL   ; 10     ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[23]                                               ;
;   4.451 ;   1.227 ; RR ; IC     ; 1      ; LABCELL_X112_Y1_N12 ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0|dataa             ;
;   4.721 ;   0.270 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N12 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0|combout           ;
;   4.726 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N12 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0~la_lab/laboutt[9] ;
;   4.875 ;   0.149 ; RR ; IC     ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datab               ;
;   5.139 ;   0.264 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout             ;
;   5.144 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0~la_lab/laboutt[5]   ;
;   5.144 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                             ;
;   5.144 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                   ;
;   5.531 ;   0.387 ; RR ; IC     ; 1      ; LABCELL_X112_Y5_N39 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                             ;
;   5.683 ;   0.152 ; RF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                           ;
;   5.688 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4~la_lab/laboutb[7]                 ;
;   5.958 ;   0.270 ; FF ; IC     ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|datae                             ;
;   6.089 ;   0.131 ; FR ; CELL   ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                           ;
;   6.089 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                           ;
;   6.089 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                      ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                   ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; latch edge time                                                           ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                             ;
; 23.288   ; 2.455   ;    ;        ;        ;                    ;            ; clock path                                                                ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                            ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                       ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   21.435 ;   0.602 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   21.435 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   21.435 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   21.435 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   22.256 ;   0.821 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   23.030 ;   0.774 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   23.030 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   23.288 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                   ;
; 23.258   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                         ;
; 23.515   ; 0.257   ;    ; uTsu   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+



Path #7: Setup slack is 17.684 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 5.831                                                                                         ;
; Data Required Time              ; 23.515                                                                                        ;
; Slack                           ; 17.684                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 20.833 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.292 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.084  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.061       ; 39         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 4     ; 1.686       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 6     ; 1.829       ; 59         ; 0.000 ; 1.023 ;
;    Cell                ;        ; 12    ; 0.981       ; 32         ; 0.000 ; 0.266 ;
;    uTco                ;        ; 1     ; 0.274       ; 9          ; 0.274 ; 0.274 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.774       ; 35         ; 0.000 ; 0.774 ;
;    Cell                ;        ; 4     ; 1.423       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                        ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                           ;
; 2.747   ; 2.747   ;    ;        ;        ;                     ;            ; clock path                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                             ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                             ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                               ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                     ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                      ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                  ;
;   2.747 ;   1.061 ; RR ; IC     ; 1      ; FF_X111_Y5_N10      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|clk                       ;
;   2.747 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y5_N10      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                           ;
; 5.831   ; 3.084   ;    ;        ;        ;                     ;            ; data path                                                                                                               ;
;   3.021 ;   0.274 ; RR ; uTco   ; 1      ; FF_X111_Y5_N10      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|q                         ;
;   3.174 ;   0.153 ; RR ; CELL   ; 1      ; FF_X111_Y5_N10      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]~la_lab/laboutt[6]         ;
;   3.174 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[24]|input                                         ;
;   3.174 ;   0.000 ; RR ; CELL   ; 10     ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[24]                                               ;
;   4.197 ;   1.023 ; RR ; IC     ; 1      ; LABCELL_X112_Y1_N12 ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0|datab             ;
;   4.463 ;   0.266 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N12 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0|combout           ;
;   4.468 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N12 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|Mux_0~0~la_lab/laboutt[9] ;
;   4.617 ;   0.149 ; RR ; IC     ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datab               ;
;   4.881 ;   0.264 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout             ;
;   4.886 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0~la_lab/laboutt[5]   ;
;   4.886 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                             ;
;   4.886 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                   ;
;   5.273 ;   0.387 ; RR ; IC     ; 1      ; LABCELL_X112_Y5_N39 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                             ;
;   5.425 ;   0.152 ; RF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                           ;
;   5.430 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4~la_lab/laboutb[7]                 ;
;   5.700 ;   0.270 ; FF ; IC     ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|datae                             ;
;   5.831 ;   0.131 ; FR ; CELL   ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                           ;
;   5.831 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                           ;
;   5.831 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                      ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                   ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; latch edge time                                                           ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                             ;
; 23.288   ; 2.455   ;    ;        ;        ;                    ;            ; clock path                                                                ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                            ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                       ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   21.435 ;   0.602 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   21.435 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   21.435 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   21.435 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   22.256 ;   0.821 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   23.030 ;   0.774 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   23.030 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   23.288 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                   ;
; 23.258   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                         ;
; 23.515   ; 0.257   ;    ; uTsu   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+



Path #8: Setup slack is 17.958 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                 ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 5.557                                                                                       ;
; Data Required Time              ; 23.515                                                                                      ;
; Slack                           ; 17.958                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 20.833 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.178 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.924  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.947       ; 36         ; 0.000 ; 0.947 ;
;    Cell                ;        ; 4     ; 1.686       ; 64         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.862       ; 64         ; 0.162 ; 1.416 ;
;    Cell                ;        ; 8     ; 0.827       ; 28         ; 0.000 ; 0.267 ;
;    uTco                ;        ; 1     ; 0.235       ; 8          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.774       ; 35         ; 0.000 ; 0.774 ;
;    Cell                ;        ; 4     ; 1.423       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                  ;
; 2.633   ; 2.633   ;    ;        ;        ;                     ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                    ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                    ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                      ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                            ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                             ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                         ;
;   2.633 ;   0.947 ; RR ; IC     ; 1      ; FF_X112_Y5_N47      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]|clk                ;
;   2.633 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y5_N47      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]                    ;
; 5.557   ; 2.924   ;    ;        ;        ;                     ;            ; data path                                                                                                      ;
;   2.868 ;   0.235 ; RR ; uTco   ; 1      ; FF_X112_Y5_N47      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]|q                  ;
;   3.034 ;   0.166 ; RR ; CELL   ; 11     ; FF_X112_Y5_N47      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]~la_lab/laboutb[11] ;
;   4.450 ;   1.416 ; RR ; IC     ; 1      ; LABCELL_X112_Y5_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|datab                    ;
;   4.692 ;   0.242 ; RF ; CELL   ; 1      ; LABCELL_X112_Y5_N54 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|combout                  ;
;   4.696 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X112_Y5_N54 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1~la_lab/laboutb[16]       ;
;   4.858 ;   0.162 ; FF ; IC     ; 1      ; LABCELL_X112_Y5_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~2|datac                    ;
;   5.002 ;   0.144 ; FR ; CELL   ; 1      ; LABCELL_X112_Y5_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~2|combout                  ;
;   5.006 ;   0.004 ; RR ; CELL   ; 1      ; LABCELL_X112_Y5_N51 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~2~la_lab/laboutb[14]       ;
;   5.290 ;   0.284 ; RR ; IC     ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|dataa                    ;
;   5.557 ;   0.267 ; RR ; CELL   ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                  ;
;   5.557 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                  ;
;   5.557 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                      ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                   ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; latch edge time                                                           ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                             ;
; 23.288   ; 2.455   ;    ;        ;        ;                    ;            ; clock path                                                                ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                            ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                       ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   21.435 ;   0.602 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   21.435 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   21.435 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   21.435 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   22.256 ;   0.821 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   23.030 ;   0.774 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   23.030 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   23.288 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                   ;
; 23.258   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                         ;
; 23.515   ; 0.257   ;    ; uTsu   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+



Path #9: Setup slack is 18.009 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 5.506                                                                                         ;
; Data Required Time              ; 23.515                                                                                        ;
; Slack                           ; 18.009                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 20.833 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.292 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.759  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.061       ; 39         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 4     ; 1.686       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.877       ; 68         ; 0.000 ; 1.220 ;
;    Cell                ;        ; 10    ; 0.609       ; 22         ; 0.000 ; 0.160 ;
;    uTco                ;        ; 1     ; 0.273       ; 10         ; 0.273 ; 0.273 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.774       ; 35         ; 0.000 ; 0.774 ;
;    Cell                ;        ; 4     ; 1.423       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                         ;
; 2.747   ; 2.747   ;    ;        ;        ;                     ;            ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                           ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                           ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                             ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                   ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                    ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                ;
;   2.747 ;   1.061 ; RR ; IC     ; 1      ; FF_X111_Y5_N37      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]|clk                     ;
;   2.747 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y5_N37      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]                         ;
; 5.506   ; 2.759   ;    ;        ;        ;                     ;            ; data path                                                                                                             ;
;   3.020 ;   0.273 ; FF ; uTco   ; 1      ; FF_X111_Y5_N37      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]|q                       ;
;   3.176 ;   0.156 ; FF ; CELL   ; 1      ; FF_X111_Y5_N37      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][2]~la_lab/laboutb[4]       ;
;   3.176 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[25]|input                                       ;
;   3.176 ;   0.000 ; FF ; CELL   ; 9      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[25]                                             ;
;   4.396 ;   1.220 ; FF ; IC     ; 1      ; LABCELL_X112_Y1_N6  ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|datac             ;
;   4.556 ;   0.160 ; FR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout           ;
;   4.561 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0~la_lab/laboutt[5] ;
;   4.561 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                           ;
;   4.561 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                 ;
;   4.948 ;   0.387 ; RR ; IC     ; 1      ; LABCELL_X112_Y5_N39 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                           ;
;   5.100 ;   0.152 ; RF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                         ;
;   5.105 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4~la_lab/laboutb[7]               ;
;   5.375 ;   0.270 ; FF ; IC     ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|datae                           ;
;   5.506 ;   0.131 ; FR ; CELL   ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                         ;
;   5.506 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                         ;
;   5.506 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                      ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                   ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; latch edge time                                                           ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                             ;
; 23.288   ; 2.455   ;    ;        ;        ;                    ;            ; clock path                                                                ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                            ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                       ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   21.435 ;   0.602 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   21.435 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   21.435 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   21.435 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   22.256 ;   0.821 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   23.030 ;   0.774 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   23.030 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   23.288 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                   ;
; 23.258   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                         ;
; 23.515   ; 0.257   ;    ; uTsu   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+



Path #10: Setup slack is 18.056 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                      ;
; Data Arrival Time               ; 5.447                                                                                         ;
; Data Required Time              ; 23.503                                                                                        ;
; Slack                           ; 18.056                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 20.833 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.292 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.700  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 5     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.061       ; 39         ; 0.000 ; 1.061 ;
;    Cell                ;        ; 4     ; 1.686       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 1.877       ; 70         ; 0.000 ; 1.244 ;
;    Cell                ;        ; 10    ; 0.551       ; 20         ; 0.000 ; 0.205 ;
;    uTco                ;        ; 1     ; 0.272       ; 10         ; 0.272 ; 0.272 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.774       ; 35         ; 0.000 ; 0.774 ;
;    Cell                ;        ; 4     ; 1.423       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                         ;
; 2.747   ; 2.747   ;    ;        ;        ;                     ;            ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                           ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                           ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                             ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                   ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                    ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                ;
;   2.747 ;   1.061 ; RR ; IC     ; 1      ; FF_X111_Y5_N43      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|clk                     ;
;   2.747 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y5_N43      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]                         ;
; 5.447   ; 2.700   ;    ;        ;        ;                     ;            ; data path                                                                                                             ;
;   3.019 ;   0.272 ; RR ; uTco   ; 1      ; FF_X111_Y5_N43      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]|q                       ;
;   3.224 ;   0.205 ; RR ; CELL   ; 1      ; FF_X111_Y5_N43      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][0]~la_lab/laboutb[8]       ;
;   3.224 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[23]|input                                       ;
;   3.224 ;   0.000 ; RR ; CELL   ; 10     ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[23]                                             ;
;   4.468 ;   1.244 ; RR ; IC     ; 1      ; LABCELL_X112_Y1_N6  ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|dataf             ;
;   4.518 ;   0.050 ; RF ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0|combout           ;
;   4.523 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X112_Y1_N6  ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|tdo~0~la_lab/laboutt[5] ;
;   4.523 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]|input                                           ;
;   4.523 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_send_0[0]                                                 ;
;   4.874 ;   0.351 ; FF ; IC     ; 1      ; LABCELL_X112_Y5_N39 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datad                           ;
;   5.025 ;   0.151 ; FR ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                         ;
;   5.030 ;   0.005 ; RR ; CELL   ; 1      ; LABCELL_X112_Y5_N39 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4~la_lab/laboutb[7]               ;
;   5.312 ;   0.282 ; RR ; IC     ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|datae                           ;
;   5.447 ;   0.135 ; RF ; CELL   ; 1      ; LABCELL_X113_Y5_N48 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~5|combout                         ;
;   5.447 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                         ;
;   5.447 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y5_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                      ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                   ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+
; 20.833   ; 20.833  ;    ;        ;        ;                    ;            ; latch edge time                                                           ;
; 20.833   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                             ;
; 23.288   ; 2.455   ;    ;        ;        ;                    ;            ; clock path                                                                ;
;   20.833 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                            ;
;   20.833 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                       ;
;   20.833 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                               ;
;   21.435 ;   0.602 ; FF ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                               ;
;   21.435 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   21.435 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   21.435 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   22.256 ;   0.821 ; FF ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   23.030 ;   0.774 ; FF ; IC     ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   23.030 ;   0.000 ; FR ; CELL   ; 1      ; FF_X113_Y5_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   23.288 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                   ;
; 23.258   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                         ;
; 23.503   ; 0.245   ;    ; uTsu   ; 1      ; FF_X113_Y5_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+----------+---------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.020 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.020 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]                             ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.261      ; Fast 900mV 0C Model             ;
; 0.022 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15]                            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.022 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]                            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.024 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]                            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.024 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]                            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.265      ; Fast 900mV 0C Model             ;
; 0.030 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]             ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.276      ; Fast 900mV 0C Model             ;
; 0.366 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.606      ; Fast 900mV 0C Model             ;
; 0.367 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.607      ; Fast 900mV 0C Model             ;
; 0.367 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.000      ; 0.607      ; Fast 900mV 0C Model             ;
; 0.373 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.615      ; Fast 900mV 0C Model             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.020 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                   ;
; Data Arrival Time               ; 1.459                                                                                                      ;
; Data Required Time              ; 1.439                                                                                                      ;
; Slack                           ; 0.020                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.442       ; 37         ; 0.000 ; 0.442 ;
;    Cell                ;       ; 5     ; 0.756       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.104       ; 40         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.598       ; 41         ; 0.000 ; 0.598 ;
;    Cell                ;       ; 5     ; 0.848       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 1.198   ; 1.198   ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                    ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                      ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                             ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                         ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                 ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                       ;
;   1.198 ;   0.442 ; RR ; IC     ; 1      ; FF_X113_Y3_N43     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]|clk ;
;   1.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y3_N43     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]     ;
; 1.459   ; 0.261   ;    ;        ;        ;                    ;            ; data path                                                                                                      ;
;   1.302 ;   0.104 ; FF ; uTco   ; 2      ; FF_X113_Y3_N43     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[5]|q   ;
;   1.459 ;   0.157 ; FF ; CELL   ; 1      ; FF_X113_Y3_N44     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]|d   ;
;   1.459 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y3_N44     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]     ;
+---------+---------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                           ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                        ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                  ;
; 1.201   ; 1.201    ;    ;        ;        ;                    ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                            ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                    ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                    ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                      ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                            ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                             ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                         ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                 ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                       ;
;   1.446 ;   0.598  ; RR ; IC     ; 1      ; FF_X113_Y3_N44     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]|clk ;
;   1.446 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y3_N44     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]     ;
;   1.201 ;   -0.245 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                        ;
; 1.201   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                              ;
; 1.439   ; 0.238    ;    ; uTh    ; 1      ; FF_X113_Y3_N44     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[4]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.022 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14] ;
; Launch Clock                    ; altera_reserved_tck                                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 1.462                                                                                                       ;
; Data Required Time              ; 1.440                                                                                                       ;
; Slack                           ; 0.022                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.442       ; 37         ; 0.000 ; 0.442 ;
;    Cell                ;       ; 5     ; 0.756       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.598       ; 41         ; 0.000 ; 0.598 ;
;    Cell                ;       ; 5     ; 0.848       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.198   ; 1.198   ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.198 ;   0.442 ; RR ; IC     ; 1      ; FF_X113_Y3_N40     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15]|clk ;
;   1.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y3_N40     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15]     ;
; 1.462   ; 0.264   ;    ;        ;        ;                    ;            ; data path                                                                                                       ;
;   1.303 ;   0.105 ; FF ; uTco   ; 2      ; FF_X113_Y3_N40     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[15]|q   ;
;   1.462 ;   0.159 ; FF ; CELL   ; 1      ; FF_X113_Y3_N41     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]|d   ;
;   1.462 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y3_N41     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.201   ; 1.201    ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.446 ;   0.598  ; RR ; IC     ; 1      ; FF_X113_Y3_N41     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]|clk ;
;   1.446 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y3_N41     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]     ;
;   1.201 ;   -0.245 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                         ;
; 1.201   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                               ;
; 1.440   ; 0.239    ;    ; uTh    ; 1      ; FF_X113_Y3_N41     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[14]     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.022 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 1.320                                                                                                       ;
; Data Required Time              ; 1.298                                                                                                       ;
; Slack                           ; 0.022                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.300       ; 28         ; 0.000 ; 0.300 ;
;    Cell                ;       ; 5     ; 0.756       ; 72         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.423       ; 33         ; 0.000 ; 0.423 ;
;    Cell                ;       ; 5     ; 0.848       ; 67         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.056   ; 1.056   ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.056 ;   0.300 ; RR ; IC     ; 1      ; FF_X111_Y3_N4      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]|clk ;
;   1.056 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y3_N4      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]     ;
; 1.320   ; 0.264   ;    ;        ;        ;                    ;            ; data path                                                                                                       ;
;   1.161 ;   0.105 ; FF ; uTco   ; 2      ; FF_X111_Y3_N4      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[4]|q   ;
;   1.320 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y3_N5      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]|d   ;
;   1.320 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y3_N5      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.059   ; 1.059    ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.271 ;   0.423  ; RR ; IC     ; 1      ; FF_X111_Y3_N5      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]|clk ;
;   1.271 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y3_N5      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]     ;
;   1.059 ;   -0.212 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                         ;
; 1.059   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                               ;
; 1.298   ; 0.239    ;    ; uTh    ; 1      ; FF_X111_Y3_N5      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[3]     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.024 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11] ;
; Launch Clock                    ; altera_reserved_tck                                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 1.462                                                                                                       ;
; Data Required Time              ; 1.438                                                                                                       ;
; Slack                           ; 0.024                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.442       ; 37         ; 0.000 ; 0.442 ;
;    Cell                ;       ; 5     ; 0.756       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 61         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.598       ; 41         ; 0.000 ; 0.598 ;
;    Cell                ;       ; 5     ; 0.848       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.198   ; 1.198   ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.198 ;   0.442 ; RR ; IC     ; 1      ; FF_X113_Y3_N50     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]|clk ;
;   1.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y3_N50     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]     ;
; 1.462   ; 0.264   ;    ;        ;        ;                    ;            ; data path                                                                                                       ;
;   1.302 ;   0.104 ; FF ; uTco   ; 2      ; FF_X113_Y3_N50     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[12]|q   ;
;   1.462 ;   0.160 ; FF ; CELL   ; 1      ; FF_X113_Y3_N49     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]|d   ;
;   1.462 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y3_N49     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.201   ; 1.201    ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.446 ;   0.598  ; RR ; IC     ; 1      ; FF_X113_Y3_N49     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]|clk ;
;   1.446 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y3_N49     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]     ;
;   1.201 ;   -0.245 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                         ;
; 1.201   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                               ;
; 1.438   ; 0.237    ;    ; uTh    ; 1      ; FF_X113_Y3_N49     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|header_in[11]     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.024 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5] ;
; Launch Clock                    ; altera_reserved_tck                                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                    ;
; Data Arrival Time               ; 1.321                                                                                                       ;
; Data Required Time              ; 1.297                                                                                                       ;
; Slack                           ; 0.024                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.300       ; 28         ; 0.000 ; 0.300 ;
;    Cell                ;       ; 5     ; 0.756       ; 72         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 60         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.423       ; 33         ; 0.000 ; 0.423 ;
;    Cell                ;       ; 5     ; 0.848       ; 67         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.056   ; 1.056   ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.056 ;   0.300 ; RR ; IC     ; 1      ; FF_X111_Y3_N32     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]|clk ;
;   1.056 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y3_N32     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]     ;
; 1.321   ; 0.265   ;    ;        ;        ;                    ;            ; data path                                                                                                       ;
;   1.161 ;   0.105 ; FF ; uTco   ; 2      ; FF_X111_Y3_N32     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[6]|q   ;
;   1.321 ;   0.160 ; FF ; CELL   ; 1      ; FF_X111_Y3_N31     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]|d   ;
;   1.321 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y3_N31     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                         ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                   ;
; 1.059   ; 1.059    ;    ;        ;        ;                    ;            ; clock path                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                     ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                     ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                       ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                             ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                              ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                          ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                  ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                        ;
;   1.271 ;   0.423  ; RR ; IC     ; 1      ; FF_X111_Y3_N31     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]|clk ;
;   1.271 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y3_N31     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]     ;
;   1.059 ;   -0.212 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                         ;
; 1.059   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                               ;
; 1.297   ; 0.238    ;    ; uTh    ; 1      ; FF_X111_Y3_N31     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|dr_data_in[5]     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.030 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                 ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped        ;
; Launch Clock                    ; altera_reserved_tck                                                                                                        ;
; Latch Clock                     ; altera_reserved_tck                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                   ;
; Data Arrival Time               ; 1.273                                                                                                                      ;
; Data Required Time              ; 1.243                                                                                                                      ;
; Slack                           ; 0.030                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.276 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.241       ; 24         ; 0.000 ; 0.241 ;
;    Cell                ;       ; 5     ; 0.756       ; 76         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.169       ; 61         ; 0.000 ; 0.169 ;
;    uTco                ;       ; 1     ; 0.107       ; 39         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.348       ; 29         ; 0.000 ; 0.348 ;
;    Cell                ;       ; 5     ; 0.848       ; 71         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                  ;
; 0.997   ; 0.997   ;    ;        ;        ;                     ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                    ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                      ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                             ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                         ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                 ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                       ;
;   0.997 ;   0.241 ; RR ; IC     ; 1      ; FF_X110_Y2_N28      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]|clk ;
;   0.997 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N28      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]     ;
; 1.273   ; 0.276   ;    ;        ;        ;                     ;            ; data path                                                                                                                      ;
;   1.104 ;   0.107 ; RR ; uTco   ; 2      ; FF_X110_Y2_N28      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|dreg[1]|q   ;
;   1.104 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X110_Y2_N27 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0|datae    ;
;   1.273 ;   0.169 ; RR ; CELL   ; 1      ; LABCELL_X110_Y2_N27 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped~0|combout  ;
;   1.273 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped|d          ;
;   1.273 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                 ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                           ;
; 1.000   ; 1.000    ;    ;        ;        ;                    ;            ; clock path                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                             ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                             ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                               ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                     ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                      ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                  ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                          ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                ;
;   1.196 ;   0.348  ; RR ; IC     ; 1      ; FF_X110_Y2_N29     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped|clk ;
;   1.196 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y2_N29     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped     ;
;   1.000 ;   -0.196 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                 ;
; 1.000   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                       ;
; 1.243   ; 0.243    ;    ; uTh    ; 1      ; FF_X110_Y2_N29     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped     ;
+---------+----------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.366 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.822                                                                                               ;
; Data Required Time              ; 1.456                                                                                               ;
; Slack                           ; 0.366                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.606 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.460       ; 38         ; 0.000 ; 0.460 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.273       ; 45         ; 0.117 ; 0.156 ;
;    Cell                ;       ; 6     ; 0.225       ; 37         ; 0.000 ; 0.111 ;
;    uTco                ;       ; 1     ; 0.108       ; 18         ; 0.108 ; 0.108 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.216   ; 1.216   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   1.216 ;   0.460 ; RR ; IC     ; 1      ; FF_X114_Y7_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|clk                ;
;   1.216 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                    ;
; 1.822   ; 0.606   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.324 ;   0.108 ; FF ; uTco   ; 1      ; FF_X114_Y7_N41      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|q                  ;
;   1.375 ;   0.051 ; FF ; CELL   ; 1      ; FF_X114_Y7_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]~la_lab/laboutb[7]  ;
;   1.492 ;   0.117 ; FF ; IC     ; 1      ; LABCELL_X114_Y7_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|datac              ;
;   1.554 ;   0.062 ; FR ; CELL   ; 1      ; LABCELL_X114_Y7_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|combout            ;
;   1.555 ;   0.001 ; RR ; CELL   ; 2      ; LABCELL_X114_Y7_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0~la_lab/laboutb[19] ;
;   1.711 ;   0.156 ; RR ; IC     ; 1      ; LABCELL_X114_Y7_N42 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_0|datab                ;
;   1.822 ;   0.111 ; RR ; CELL   ; 1      ; LABCELL_X114_Y7_N42 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_0|combout              ;
;   1.822 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N43      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg|d             ;
;   1.822 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N43      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                    ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                 ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                           ;
; 1.218   ; 1.218    ;    ;        ;        ;                    ;            ; clock path                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                             ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                             ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg     ;
;   1.218 ;   -0.250 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                 ;
; 1.218   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                       ;
; 1.456   ; 0.238    ;    ; uTh    ; 1      ; FF_X114_Y7_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_dr_scan_reg     ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.367 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]           ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                         ;
; Data Arrival Time               ; 1.774                                                                                                                                            ;
; Data Required Time              ; 1.407                                                                                                                                            ;
; Slack                           ; 0.367                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.607 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.411       ; 35         ; 0.000 ; 0.411 ;
;    Cell                ;       ; 5     ; 0.756       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 43         ; 0.114 ; 0.144 ;
;    Cell                ;       ; 6     ; 0.245       ; 40         ; 0.000 ; 0.131 ;
;    uTco                ;       ; 1     ; 0.104       ; 17         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.557       ; 40         ; 0.000 ; 0.557 ;
;    Cell                ;       ; 5     ; 0.848       ; 60         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                             ;
; 1.167   ; 1.167   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                               ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                               ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                 ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                       ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                        ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                    ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                            ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                  ;
;   1.167 ;   0.411 ; RR ; IC     ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]|clk                ;
;   1.167 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]                    ;
; 1.774   ; 0.607   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                 ;
;   1.271 ;   0.104 ; FF ; uTco   ; 1      ; FF_X114_Y6_N29      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]|q                  ;
;   1.321 ;   0.050 ; FF ; CELL   ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~la_lab/laboutt[19] ;
;   1.435 ;   0.114 ; FF ; IC     ; 3      ; LABCELL_X113_Y6_N48 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|add_5~49|dataf                                              ;
;   1.566 ;   0.131 ; FR ; CELL   ; 1      ; LABCELL_X113_Y6_N48 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|add_5~49|sumout                                             ;
;   1.567 ;   0.001 ; RR ; CELL   ; 1      ; LABCELL_X113_Y6_N48 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|add_5~49~la_lab/laboutb[13]                                 ;
;   1.711 ;   0.144 ; RR ; IC     ; 1      ; LABCELL_X114_Y6_N27 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i480~13|datac                                               ;
;   1.774 ;   0.063 ; RR ; CELL   ; 2      ; LABCELL_X114_Y6_N27 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i480~13|combout                                             ;
;   1.774 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y6_N28      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE|d        ;
;   1.774 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y6_N28      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE          ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                              ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                        ;
; 1.169   ; 1.169    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                          ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                          ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                            ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                  ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                   ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                               ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                       ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                             ;
;   1.405 ;   0.557  ; RR ; IC     ; 1      ; FF_X114_Y6_N28     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE|clk ;
;   1.405 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y6_N28     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE     ;
;   1.169 ;   -0.236 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                              ;
; 1.169   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                                    ;
; 1.407   ; 0.238    ;    ; uTh    ; 1      ; FF_X114_Y6_N28     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE     ;
+---------+----------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.367 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                    ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                               ;
; Data Arrival Time               ; 1.774                                                                                                                                  ;
; Data Required Time              ; 1.407                                                                                                                                  ;
; Slack                           ; 0.367                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.607 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.411       ; 35         ; 0.000 ; 0.411 ;
;    Cell                ;       ; 5     ; 0.756       ; 65         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 43         ; 0.114 ; 0.144 ;
;    Cell                ;       ; 6     ; 0.245       ; 40         ; 0.000 ; 0.131 ;
;    uTco                ;       ; 1     ; 0.104       ; 17         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.557       ; 40         ; 0.000 ; 0.557 ;
;    Cell                ;       ; 5     ; 0.848       ; 60         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                             ;
; 1.167   ; 1.167   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                               ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                               ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                 ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                       ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                        ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                    ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                                            ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                                  ;
;   1.167 ;   0.411 ; RR ; IC     ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]|clk                ;
;   1.167 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]                    ;
; 1.774   ; 0.607   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                 ;
;   1.271 ;   0.104 ; FF ; uTco   ; 1      ; FF_X114_Y6_N29      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]|q                  ;
;   1.321 ;   0.050 ; FF ; CELL   ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]~la_lab/laboutt[19] ;
;   1.435 ;   0.114 ; FF ; IC     ; 3      ; LABCELL_X113_Y6_N48 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|add_5~49|dataf                                              ;
;   1.566 ;   0.131 ; FR ; CELL   ; 1      ; LABCELL_X113_Y6_N48 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|add_5~49|sumout                                             ;
;   1.567 ;   0.001 ; RR ; CELL   ; 1      ; LABCELL_X113_Y6_N48 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|add_5~49~la_lab/laboutb[13]                                 ;
;   1.711 ;   0.144 ; RR ; IC     ; 1      ; LABCELL_X114_Y6_N27 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i480~13|datac                                               ;
;   1.774 ;   0.063 ; RR ; CELL   ; 2      ; LABCELL_X114_Y6_N27 ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|i480~13|combout                                             ;
;   1.774 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]|d                  ;
;   1.774 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y6_N29      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                    ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                              ;
; 1.167   ; 1.167    ;    ;        ;        ;                    ;            ; clock path                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                  ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                         ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                     ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                             ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                                   ;
;   1.405 ;   0.557  ; RR ; IC     ; 1      ; FF_X114_Y6_N29     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]|clk ;
;   1.405 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y6_N29     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]     ;
;   1.167 ;   -0.238 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                                    ;
; 1.167   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                                          ;
; 1.407   ; 0.240    ;    ; uTh    ; 1      ; FF_X114_Y6_N29     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|valid_write_data_length_byte_counter[16]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.373 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]      ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.831                                                                                               ;
; Data Required Time              ; 1.458                                                                                               ;
; Slack                           ; 0.373                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.615 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.460       ; 38         ; 0.000 ; 0.460 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.282       ; 46         ; 0.117 ; 0.165 ;
;    Cell                ;       ; 6     ; 0.225       ; 37         ; 0.000 ; 0.111 ;
;    uTco                ;       ; 1     ; 0.108       ; 18         ; 0.108 ; 0.108 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                     ;
; 1.216   ; 1.216   ;    ;        ;        ;                     ;            ; clock path                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15            ;            ; altera_reserved_tck                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                       ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                       ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                         ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port       ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                               ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                            ;
;   1.216 ;   0.460 ; RR ; IC     ; 1      ; FF_X114_Y7_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|clk                ;
;   1.216 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                    ;
; 1.831   ; 0.615   ;    ;        ;        ;                     ;            ; data path                                                                                                         ;
;   1.324 ;   0.108 ; FF ; uTco   ; 1      ; FF_X114_Y7_N41      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|q                  ;
;   1.375 ;   0.051 ; FF ; CELL   ; 1      ; FF_X114_Y7_N41      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]~la_lab/laboutb[7]  ;
;   1.492 ;   0.117 ; FF ; IC     ; 1      ; LABCELL_X114_Y7_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|datac              ;
;   1.554 ;   0.062 ; FR ; CELL   ; 1      ; LABCELL_X114_Y7_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0|combout            ;
;   1.555 ;   0.001 ; RR ; CELL   ; 2      ; LABCELL_X114_Y7_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1~0~la_lab/laboutb[19] ;
;   1.720 ;   0.165 ; RR ; IC     ; 1      ; LABCELL_X114_Y7_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1|datab                ;
;   1.831 ;   0.111 ; RR ; CELL   ; 1      ; LABCELL_X114_Y7_N0  ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|reduce_nor_1|combout              ;
;   1.831 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N1       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|d             ;
;   1.831 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N1       ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg               ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                    ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                 ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                         ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                           ;
; 1.218   ; 1.218    ;    ;        ;        ;                    ;            ; clock path                                                                                              ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                          ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                             ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                             ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                               ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                     ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                      ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                  ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
;   1.218 ;   -0.250 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                 ;
; 1.218   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                       ;
; 1.458   ; 0.240    ;    ; uTh    ; 1      ; FF_X114_Y7_N1      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg     ;
+---------+----------+----+--------+--------+--------------------+------------+---------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.021 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||i_clk} -to_clock [get_clocks {i_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {i_clk}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {i_clk} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.021 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]                                                                                           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]~DUPLICATE                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.001      ; 0.270      ; Fast 900mV 0C Model             ;
; 0.022 ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT                                                                                                                                                                                        ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE                                                                                                                                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV 0C Model             ;
; 0.022 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1|count[1]                                     ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|dffe3a[1]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.001      ; 0.271      ; Fast 900mV 0C Model             ;
; 0.022 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[4][65]                                                                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[5][65]                                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.001      ; 0.287      ; Fast 900mV 0C Model             ;
; 0.022 ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]                                                                                                                                                                     ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]                                                                                                                                                                     ; i_clk        ; i_clk       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV 0C Model             ;
; 0.023 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]                                                                             ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV 0C Model             ;
; 0.023 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1] ; i_clk        ; i_clk       ; 0.000        ; 0.000      ; 0.269      ; Fast 900mV 0C Model             ;
; 0.023 ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0] ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0] ; i_clk        ; i_clk       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV 0C Model             ;
; 0.023 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][67]                                                                                   ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][67]                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.001      ; 0.273      ; Fast 900mV 0C Model             ;
; 0.023 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][74]                                                                                   ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][74]                                                                                   ; i_clk        ; i_clk       ; 0.000        ; 0.000      ; 0.282      ; Fast 900mV 0C Model             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.021 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                 ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                      ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]           ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]~DUPLICATE ;
; Launch Clock                    ; i_clk                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                   ;
; Data Arrival Time               ; 2.812                                                                                                                                                      ;
; Data Required Time              ; 2.791                                                                                                                                                      ;
; Slack                           ; 0.021                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                        ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.943       ; 76         ; 0.000 ; 1.943 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.166       ; 61         ; 0.000 ; 0.166 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.100       ; 76         ; 0.000 ; 2.100 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                ;
; 2.542   ; 2.542   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                  ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                     ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                    ;
;   2.542 ;   1.943 ; RR ; IC     ; 1      ; FF_X99_Y10_N8       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]|clk         ;
;   2.542 ;   0.000 ; RR ; CELL   ; 1      ; FF_X99_Y10_N8       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]             ;
; 2.812   ; 0.270   ;    ;        ;        ;                     ;           ; data path                                                                                                                                                    ;
;   2.646 ;   0.104 ; FF ; uTco   ; 2      ; FF_X99_Y10_N8       ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]|q           ;
;   2.646 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X99_Y10_N6 ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|clear_on_read_mux_q[0]~1|datae               ;
;   2.812 ;   0.166 ; FF ; CELL   ; 2      ; MLABCELL_X99_Y10_N6 ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|clear_on_read_mux_q[0]~1|combout             ;
;   2.812 ;   0.000 ; FF ; CELL   ; 1      ; FF_X99_Y10_N7       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]~DUPLICATE|d ;
;   2.812 ;   0.000 ; FF ; CELL   ; 1      ; FF_X99_Y10_N7       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]~DUPLICATE   ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                  ;
; 2.543   ; 2.543    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                  ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                  ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                    ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                       ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                      ;
;   2.760 ;   2.100  ; RR ; IC     ; 1      ; FF_X99_Y10_N7       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]~DUPLICATE|clk ;
;   2.760 ;   0.000  ; RR ; CELL   ; 1      ; FF_X99_Y10_N7       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]~DUPLICATE     ;
;   2.543 ;   -0.217 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                        ;
; 2.543   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                              ;
; 2.791   ; 0.248    ;    ; uTh    ; 1      ; FF_X99_Y10_N7       ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|finish_counter_NO_SHIFT_REG_q[1]~DUPLICATE     ;
+---------+----------+----+--------+--------+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.022 
===============================================================================
+-------------------------------------------------------------------------------------------------+
; Path Summary                                                                                    ;
+---------------------------------+---------------------------------------------------------------+
; Property                        ; Value                                                         ;
+---------------------------------+---------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT           ;
; To Node                         ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE ;
; Launch Clock                    ; i_clk                                                         ;
; Latch Clock                     ; i_clk                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                      ;
; Data Arrival Time               ; 2.815                                                         ;
; Data Required Time              ; 2.793                                                         ;
; Slack                           ; 0.022                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                           ;
+---------------------------------+---------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.946       ; 76         ; 0.000 ; 1.946 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.166       ; 61         ; 0.000 ; 0.166 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.103       ; 76         ; 0.000 ; 2.103 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                   ;
; 2.545   ; 2.545   ;    ;        ;        ;                     ;           ; clock path                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                   ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                   ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                     ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                        ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                       ;
;   2.545 ;   1.946 ; RR ; IC     ; 1      ; FF_X105_Y9_N8       ; Low Power ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT|clk         ;
;   2.545 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y9_N8       ; Low Power ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT             ;
; 2.815   ; 0.270   ;    ;        ;        ;                     ;           ; data path                                                       ;
;   2.649 ;   0.104 ; FF ; uTco   ; 2      ; FF_X105_Y9_N8       ;           ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT|q           ;
;   2.649 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y9_N6 ; Low Power ; u0|master_0|master_0|transacto|p2m|i780~1|datae                 ;
;   2.815 ;   0.166 ; FF ; CELL   ; 2      ; MLABCELL_X105_Y9_N6 ; Low Power ; u0|master_0|master_0|transacto|p2m|i780~1|combout               ;
;   2.815 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y9_N7       ; Low Power ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE|d ;
;   2.815 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y9_N7       ; Low Power ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE   ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                           ;
+---------+----------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                     ;
; 2.545   ; 2.545    ;    ;        ;        ;                     ;           ; clock path                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                             ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                     ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                     ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                       ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                          ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                         ;
;   2.763 ;   2.103  ; RR ; IC     ; 1      ; FF_X105_Y9_N7       ; Low Power ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE|clk ;
;   2.763 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y9_N7       ; Low Power ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE     ;
;   2.545 ;   -0.218 ;    ;        ;        ;                     ;           ; clock pessimism removed                                           ;
; 2.545   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                 ;
; 2.793   ; 0.248    ;    ; uTh    ; 1      ; FF_X105_Y9_N7       ;           ; u0|master_0|master_0|transacto|p2m|state.WRITE_WAIT~DUPLICATE     ;
+---------+----------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------+



Path #3: Hold slack is 0.022 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1|count[1] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|dffe3a[1]                       ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                  ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                               ;
; Data Arrival Time               ; 2.811                                                                                                                                                                                                  ;
; Data Required Time              ; 2.789                                                                                                                                                                                                  ;
; Slack                           ; 0.022                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.941       ; 76         ; 0.000 ; 1.941 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.167       ; 62         ; 0.000 ; 0.167 ;
;    uTco                ;       ; 1     ; 0.104       ; 38         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.098       ; 76         ; 0.000 ; 2.098 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP     ; Element                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;           ; launch edge time                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;           ; time borrowed                                                                                                                                                                                                 ;
; 2.540   ; 2.540   ;    ;        ;        ;                      ;           ; clock path                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;           ; source latency                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10             ;           ; i_clk                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|i                                                                                                                                                                                                 ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|o                                                                                                                                                                                                 ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                   ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                      ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                     ;
;   2.540 ;   1.941 ; RR ; IC     ; 1      ; FF_X97_Y20_N38       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1|count[1]|clk    ;
;   2.540 ;   0.000 ; RR ; CELL   ; 1      ; FF_X97_Y20_N38       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1|count[1]        ;
; 2.811   ; 0.271   ;    ;        ;        ;                      ;           ; data path                                                                                                                                                                                                     ;
;   2.644 ;   0.104 ; FF ; uTco   ; 2      ; FF_X97_Y20_N38       ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1|count[1]|q      ;
;   2.644 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X97_Y20_N36 ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1|add_0~0|datad   ;
;   2.811 ;   0.167 ; FF ; CELL   ; 2      ; MLABCELL_X97_Y20_N36 ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|altshift_taps_counter1|add_0~0|combout ;
;   2.811 ;   0.000 ; FF ; CELL   ; 1      ; FF_X97_Y20_N37       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|dffe3a[1]|d                            ;
;   2.811 ;   0.000 ; FF ; CELL   ; 1      ; FF_X97_Y20_N37       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|dffe3a[1]                              ;
+---------+---------+----+--------+--------+----------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                        ;
; 2.541   ; 2.541    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                        ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                        ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                          ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                             ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                            ;
;   2.758 ;   2.098  ; RR ; IC     ; 1      ; FF_X97_Y20_N37      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|dffe3a[1]|clk ;
;   2.758 ;   0.000  ; RR ; CELL   ; 1      ; FF_X97_Y20_N37      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|dffe3a[1]     ;
;   2.541 ;   -0.217 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                              ;
; 2.541   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                    ;
; 2.789   ; 0.248    ;    ; uTh    ; 1      ; FF_X97_Y20_N37      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data_rtl_0|auto_generated|dffe3a[1]     ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.022 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[4][65] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[5][65] ;
; Launch Clock                    ; i_clk                                                                                                                                                                ;
; Latch Clock                     ; i_clk                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 2.825                                                                                                                                                                ;
; Data Required Time              ; 2.803                                                                                                                                                                ;
; Slack                           ; 0.022                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.287 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.939       ; 76         ; 0.000 ; 1.939 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.168       ; 59         ; 0.000 ; 0.168 ;
;    uTco                ;       ; 1     ; 0.119       ; 41         ; 0.119 ; 0.119 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.096       ; 76         ; 0.000 ; 2.096 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                            ;
; 2.538   ; 2.538   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                            ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                            ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                              ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                 ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                ;
;   2.538 ;   1.939 ; RR ; IC     ; 1      ; FF_X109_Y23_N20     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[4][65]|clk ;
;   2.538 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y23_N20     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[4][65]     ;
; 2.825   ; 0.287   ;    ;        ;        ;                     ;           ; data path                                                                                                                                                                ;
;   2.657 ;   0.119 ; FF ; uTco   ; 1      ; FF_X109_Y23_N20     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[4][65]|q   ;
;   2.825 ;   0.168 ; FF ; CELL   ; 1      ; FF_X109_Y23_N19     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[5][65]|d   ;
;   2.825 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y23_N19     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[5][65]     ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                            ;
; 2.539   ; 2.539    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                            ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                            ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                              ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                 ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                ;
;   2.756 ;   2.096  ; RR ; IC     ; 1      ; FF_X109_Y23_N19     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[5][65]|clk ;
;   2.756 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y23_N19     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[5][65]     ;
;   2.539 ;   -0.217 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                  ;
; 2.539   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                        ;
; 2.803   ; 0.264    ;    ; uTh    ; 1      ; FF_X109_Y23_N19     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_finish_detector|ndrange_sum|pipelined_data[5][65]     ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.022 
===============================================================================
+----------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                             ;
+---------------------------------+------------------------------------------------------------------------+
; Property                        ; Value                                                                  ;
+---------------------------------+------------------------------------------------------------------------+
; From Node                       ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0] ;
; To Node                         ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0] ;
; Launch Clock                    ; i_clk                                                                  ;
; Latch Clock                     ; i_clk                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                               ;
; Data Arrival Time               ; 2.813                                                                  ;
; Data Required Time              ; 2.791                                                                  ;
; Slack                           ; 0.022                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                    ;
+---------------------------------+------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.944       ; 76         ; 0.000 ; 1.944 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.163       ; 60         ; 0.000 ; 0.163 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.101       ; 76         ; 0.000 ; 2.101 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                              ;
+---------+---------+----+--------+--------+----------------------+-----------+----------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP     ; Element                                                                          ;
+---------+---------+----+--------+--------+----------------------+-----------+----------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;           ; launch edge time                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;           ; time borrowed                                                                    ;
; 2.543   ; 2.543   ;    ;        ;        ;                      ;           ; clock path                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;           ; source latency                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10             ;           ; i_clk                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|i                                                                    ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|o                                                                    ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                      ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|inclk                                                         ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|outclk                                                        ;
;   2.543 ;   1.944 ; RR ; IC     ; 1      ; FF_X105_Y10_N7       ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]|clk       ;
;   2.543 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y10_N7       ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]           ;
; 2.813   ; 0.270   ;    ;        ;        ;                      ;           ; data path                                                                        ;
;   2.650 ;   0.107 ; FF ; uTco   ; 2      ; FF_X105_Y10_N7       ;           ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]|q         ;
;   2.650 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y10_N6 ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1|datae   ;
;   2.813 ;   0.163 ; FR ; CELL   ; 1      ; MLABCELL_X105_Y10_N6 ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]~1|combout ;
;   2.813 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y10_N7       ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]|d         ;
;   2.813 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y10_N7       ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]           ;
+---------+---------+----+--------+--------+----------------------+-----------+----------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+-----------+----------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                    ;
+---------+----------+----+--------+--------+---------------------+-----------+----------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                              ;
; 2.543   ; 2.543    ;    ;        ;        ;                     ;           ; clock path                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                      ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                              ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                              ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                   ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                  ;
;   2.761 ;   2.101  ; RR ; IC     ; 1      ; FF_X105_Y10_N7      ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]|clk ;
;   2.761 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y10_N7      ; Low Power ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]     ;
;   2.543 ;   -0.218 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                    ;
; 2.543   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                          ;
; 2.791   ; 0.248    ;    ; uTh    ; 1      ; FF_X105_Y10_N7      ;           ; u0|mm_interconnect_0|master_0_master_limiter|pending_response_count[0]     ;
+---------+----------+----+--------+--------+---------------------+-----------+----------------------------------------------------------------------------+



Path #6: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0] ;
; Launch Clock                    ; i_clk                                                                                                                                                          ;
; Latch Clock                     ; i_clk                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                       ;
; Data Arrival Time               ; 2.814                                                                                                                                                          ;
; Data Required Time              ; 2.791                                                                                                                                                          ;
; Slack                           ; 0.023                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.945       ; 76         ; 0.000 ; 1.945 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.163       ; 60         ; 0.000 ; 0.163 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.102       ; 76         ; 0.000 ; 2.102 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP     ; Element                                                                                                                                                                  ;
+---------+---------+----+--------+--------+----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;           ; launch edge time                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;           ; time borrowed                                                                                                                                                            ;
; 2.544   ; 2.544   ;    ;        ;        ;                      ;           ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;           ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10             ;           ; i_clk                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|i                                                                                                                                                            ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|o                                                                                                                                                            ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                              ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                 ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                ;
;   2.544 ;   1.945 ; RR ; IC     ; 1      ; FF_X109_Y14_N1       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]|clk       ;
;   2.544 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y14_N1       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]           ;
; 2.814   ; 0.270   ;    ;        ;        ;                      ;           ; data path                                                                                                                                                                ;
;   2.651 ;   0.107 ; FF ; uTco   ; 2      ; FF_X109_Y14_N1       ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]|q         ;
;   2.651 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y14_N0 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]~0|datad   ;
;   2.814 ;   0.163 ; FF ; CELL   ; 1      ; MLABCELL_X109_Y14_N0 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]~0|combout ;
;   2.814 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y14_N1       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]|d         ;
;   2.814 ;   0.000 ; FF ; CELL   ; 1      ; FF_X109_Y14_N1       ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]           ;
+---------+---------+----+--------+--------+----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                      ;
; 2.544   ; 2.544    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                      ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                      ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                        ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                           ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                          ;
;   2.762 ;   2.102  ; RR ; IC     ; 1      ; FF_X109_Y14_N1      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]|clk ;
;   2.762 ;   0.000  ; RR ; CELL   ; 1      ; FF_X109_Y14_N1      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]     ;
;   2.544 ;   -0.218 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                            ;
; 2.544   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                  ;
; 2.791   ; 0.247    ;    ; uTh    ; 1      ; FF_X109_Y14_N1      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_csr_agent_inst|hostpipe_input_valid_18_q[0]     ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.023 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1] ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.802                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.779                                                                                                                                                                                                                                      ;
; Slack                           ; 0.023                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.269 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.934       ; 76         ; 0.000 ; 1.934 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.162       ; 60         ; 0.000 ; 0.162 ;
;    uTco                ;       ; 1     ; 0.107       ; 40         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.090       ; 76         ; 0.000 ; 2.090 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                                                                                  ;
; 2.533   ; 2.533   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                                                                                  ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                                                                                  ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                    ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                       ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                      ;
;   2.533 ;   1.934 ; RR ; IC     ; 1      ; FF_X107_Y19_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clk ;
;   2.533 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y19_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
; 2.802   ; 0.269   ;    ;        ;        ;                     ;           ; data path                                                                                                                                                                                                                                      ;
;   2.640 ;   0.107 ; FF ; uTco   ; 2      ; FF_X107_Y19_N7      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|q   ;
;   2.640 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X107_Y19_N6 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i22|datae           ;
;   2.802 ;   0.162 ; FF ; CELL   ; 1      ; LABCELL_X107_Y19_N6 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i22|combout         ;
;   2.802 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y19_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|d   ;
;   2.802 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y19_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
+---------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                                                                                  ;
; 2.533   ; 2.533    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                                                                                  ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                                                                                  ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                    ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                       ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                      ;
;   2.750 ;   2.090  ; RR ; IC     ; 1      ; FF_X107_Y19_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clk ;
;   2.750 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y19_N7      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
;   2.533 ;   -0.217 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                                                                        ;
; 2.533   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                                                                              ;
; 2.779   ; 0.246    ;    ; uTh    ; 1      ; FF_X107_Y19_N7      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.023 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0] ;
; To Node                         ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0] ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                   ;
; Data Arrival Time               ; 2.803                                                                                                                                                                                                                                      ;
; Data Required Time              ; 2.780                                                                                                                                                                                                                                      ;
; Slack                           ; 0.023                                                                                                                                                                                                                                      ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.934       ; 76         ; 0.000 ; 1.934 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.162       ; 60         ; 0.000 ; 0.162 ;
;    uTco                ;       ; 1     ; 0.108       ; 40         ; 0.108 ; 0.108 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.090       ; 76         ; 0.000 ; 2.090 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location             ; HS/LP     ; Element                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                      ;           ; launch edge time                                                                                                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                      ;           ; time borrowed                                                                                                                                                                                                                                  ;
; 2.533   ; 2.533   ;    ;        ;        ;                      ;           ; clock path                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                      ;           ; source latency                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10             ;           ; i_clk                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|i                                                                                                                                                                                                                                  ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input|o                                                                                                                                                                                                                                  ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32  ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                    ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                       ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21     ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                      ;
;   2.533 ;   1.934 ; RR ; IC     ; 1      ; FF_X107_Y19_N31      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   2.533 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y19_N31      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
; 2.803   ; 0.270   ;    ;        ;        ;                      ;           ; data path                                                                                                                                                                                                                                      ;
;   2.641 ;   0.108 ; FF ; uTco   ; 2      ; FF_X107_Y19_N31      ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|q   ;
;   2.641 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X107_Y19_N30 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i13|datae           ;
;   2.803 ;   0.162 ; FF ; CELL   ; 1      ; LABCELL_X107_Y19_N30 ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|i13|combout         ;
;   2.803 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y19_N31      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|d   ;
;   2.803 ;   0.000 ; FF ; CELL   ; 1      ; FF_X107_Y19_N31      ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+---------+----+--------+--------+----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                                                                                  ;
; 2.533   ; 2.533    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                                                                                  ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                                                                                  ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                    ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                       ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                      ;
;   2.750 ;   2.090  ; RR ; IC     ; 1      ; FF_X107_Y19_N31     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   2.750 ;   0.000  ; RR ; CELL   ; 1      ; FF_X107_Y19_N31     ; Low Power ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
;   2.533 ;   -0.217 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                                                                        ;
; 2.533   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                                                                              ;
; 2.780   ; 0.247    ;    ; uTh    ; 1      ; FF_X107_Y19_N31     ;           ; u0|add_fpga_ip_export_1_di_0|add_fpga_ip_export_1_di_0|ZTSZ4mainE11AddCSRPipes_std_ic_inst|ZTSZ4mainE11AddCSRPipes_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][67] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][67] ;
; Launch Clock                    ; i_clk                                                                                                                                                    ;
; Latch Clock                     ; i_clk                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                 ;
; Data Arrival Time               ; 2.827                                                                                                                                                    ;
; Data Required Time              ; 2.804                                                                                                                                                    ;
; Slack                           ; 0.023                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.273 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.955       ; 77         ; 0.000 ; 1.955 ;
;    Cell                ;       ; 4     ; 0.599       ; 23         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.166       ; 61         ; 0.000 ; 0.166 ;
;    uTco                ;       ; 1     ; 0.107       ; 39         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.113       ; 76         ; 0.000 ; 2.113 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                ;
; 2.554   ; 2.554   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                  ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                     ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                    ;
;   2.554 ;   1.955 ; RR ; IC     ; 1      ; FF_X89_Y15_N11      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][67]|clk ;
;   2.554 ;   0.000 ; RR ; CELL   ; 1      ; FF_X89_Y15_N11      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][67]     ;
; 2.827   ; 0.273   ;    ;        ;        ;                     ;           ; data path                                                                                                                                                    ;
;   2.661 ;   0.107 ; FF ; uTco   ; 1      ; FF_X89_Y15_N11      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][67]|q   ;
;   2.827 ;   0.166 ; FF ; CELL   ; 1      ; FF_X89_Y15_N10      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][67]|d   ;
;   2.827 ;   0.000 ; FF ; CELL   ; 1      ; FF_X89_Y15_N10      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][67]     ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                ;
; 2.555   ; 2.555    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                  ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                     ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                    ;
;   2.773 ;   2.113  ; RR ; IC     ; 1      ; FF_X89_Y15_N10      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][67]|clk ;
;   2.773 ;   0.000  ; RR ; CELL   ; 1      ; FF_X89_Y15_N10      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][67]     ;
;   2.555 ;   -0.218 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                      ;
; 2.555   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                            ;
; 2.804   ; 0.249    ;    ; uTh    ; 1      ; FF_X89_Y15_N10      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][67]     ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.023 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][74] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][74] ;
; Launch Clock                    ; i_clk                                                                                                                                                    ;
; Latch Clock                     ; i_clk                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                 ;
; Data Arrival Time               ; 2.838                                                                                                                                                    ;
; Data Required Time              ; 2.815                                                                                                                                                    ;
; Slack                           ; 0.023                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                      ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.282 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.957       ; 77         ; 0.000 ; 1.957 ;
;    Cell                ;       ; 4     ; 0.599       ; 23         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.168       ; 60         ; 0.000 ; 0.168 ;
;    uTco                ;       ; 1     ; 0.114       ; 40         ; 0.114 ; 0.114 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.114       ; 76         ; 0.000 ; 2.114 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                ;
; 2.556   ; 2.556   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                  ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                     ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                    ;
;   2.556 ;   1.957 ; RR ; IC     ; 1      ; FF_X88_Y16_N38      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][74]|clk ;
;   2.556 ;   0.000 ; RR ; CELL   ; 1      ; FF_X88_Y16_N38      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][74]     ;
; 2.838   ; 0.282   ;    ;        ;        ;                     ;           ; data path                                                                                                                                                    ;
;   2.670 ;   0.114 ; FF ; uTco   ; 1      ; FF_X88_Y16_N38      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[4][74]|q   ;
;   2.838 ;   0.168 ; FF ; CELL   ; 1      ; FF_X88_Y16_N37      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][74]|d   ;
;   2.838 ;   0.000 ; FF ; CELL   ; 1      ; FF_X88_Y16_N37      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][74]     ;
+---------+---------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                ;
; 2.556   ; 2.556    ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                  ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                     ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                    ;
;   2.774 ;   2.114  ; RR ; IC     ; 1      ; FF_X88_Y16_N37      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][74]|clk ;
;   2.774 ;   0.000  ; RR ; CELL   ; 1      ; FF_X88_Y16_N37      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][74]     ;
;   2.556 ;   -0.218 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                      ;
; 2.556   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                            ;
; 2.815   ; 0.259    ;    ; uTh    ; 1      ; FF_X88_Y16_N37      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_finish_detector|ndrange_completed|pipelined_data[5][74]     ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 4.789 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||i_clk} -to_clock [get_clocks {i_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {i_clk}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {i_clk} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 4.789 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[19]                                                                                                                                                                                                                              ; i_clk        ; i_clk       ; 10.000       ; -0.170     ; 4.867      ; Slow 900mV 0C Model             ;
; 4.791 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[21]                                                                                                                                                                                                                              ; i_clk        ; i_clk       ; 10.000       ; -0.170     ; 4.867      ; Slow 900mV 0C Model             ;
; 4.793 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_1 ; i_clk        ; i_clk       ; 10.000       ; -0.160     ; 4.871      ; Slow 900mV 0C Model             ;
; 4.794 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_5 ; i_clk        ; i_clk       ; 10.000       ; -0.160     ; 4.871      ; Slow 900mV 0C Model             ;
; 4.794 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[20]                                                                                                                                                                                                                                       ; i_clk        ; i_clk       ; 10.000       ; -0.170     ; 4.867      ; Slow 900mV 0C Model             ;
; 4.795 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_2 ; i_clk        ; i_clk       ; 10.000       ; -0.160     ; 4.871      ; Slow 900mV 0C Model             ;
; 4.795 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[20]                                                                                                                                                                                                                              ; i_clk        ; i_clk       ; 10.000       ; -0.170     ; 4.867      ; Slow 900mV 0C Model             ;
; 4.795 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[17]                                                                                                                                                                                                                                       ; i_clk        ; i_clk       ; 10.000       ; -0.170     ; 4.867      ; Slow 900mV 0C Model             ;
; 4.795 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_workgroup_dispatcher|dispatched_all_groups                                                                                                                                                                                                                             ; i_clk        ; i_clk       ; 10.000       ; -0.164     ; 4.875      ; Slow 900mV 0C Model             ;
; 4.797 ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_4 ; i_clk        ; i_clk       ; 10.000       ; -0.160     ; 4.871      ; Slow 900mV 0C Model             ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 4.789 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[19] ;
; Launch Clock                    ; i_clk                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 9.693                                                                                                                                      ;
; Data Required Time              ; 14.482                                                                                                                                     ;
; Slack                           ; 4.789                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.867  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.007       ; 82         ; 0.542 ; 3.465 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.245       ; 74         ; 0.000 ; 3.245 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                   ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                   ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                   ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                     ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                        ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                       ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                  ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                      ;
; 9.693   ; 4.867   ;    ;        ;        ;                     ;            ; data path                                                                                                                                       ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                    ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                    ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                        ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                       ;
;   9.693 ;   3.465 ; FF ; IC     ; 1      ; FF_X98_Y13_N14      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[19]|clrn ;
;   9.693 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y13_N14      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[19]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                        ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                  ;
; 14.656   ; 4.656   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                 ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                          ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                  ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                  ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                    ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                       ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                      ;
;   14.410 ;   3.245 ; RR ; IC     ; 1      ; FF_X98_Y13_N14      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[19]|clk ;
;   14.410 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y13_N14      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[19]     ;
;   14.656 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                        ;
; 14.626   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                              ;
; 14.482   ; -0.144  ;    ; uTsu   ; 1      ; FF_X98_Y13_N14      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[19]     ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 4.791 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[21] ;
; Launch Clock                    ; i_clk                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 9.693                                                                                                                                      ;
; Data Required Time              ; 14.484                                                                                                                                     ;
; Slack                           ; 4.791                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.867  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.007       ; 82         ; 0.542 ; 3.465 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.245       ; 74         ; 0.000 ; 3.245 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                   ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                   ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                   ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                     ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                        ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                       ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                  ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                      ;
; 9.693   ; 4.867   ;    ;        ;        ;                     ;            ; data path                                                                                                                                       ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                    ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                    ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                        ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                       ;
;   9.693 ;   3.465 ; FF ; IC     ; 1      ; FF_X98_Y13_N44      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[21]|clrn ;
;   9.693 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y13_N44      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[21]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                        ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                  ;
; 14.656   ; 4.656   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                 ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                          ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                  ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                  ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                    ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                       ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                      ;
;   14.410 ;   3.245 ; RR ; IC     ; 1      ; FF_X98_Y13_N44      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[21]|clk ;
;   14.410 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y13_N44      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[21]     ;
;   14.656 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                        ;
; 14.626   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                              ;
; 14.484   ; -0.142  ;    ; uTsu   ; 1      ; FF_X98_Y13_N44      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[21]     ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 4.793 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                              ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_1 ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 9.697                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 14.490                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 4.793                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.160 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.871  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.011       ; 82         ; 0.542 ; 3.469 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.255       ; 74         ; 0.000 ; 3.255 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                  ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                                                                                                                                                                                                                                               ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                   ;
; 9.697   ; 4.871   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                                                                                                                                                                                                                                                 ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                                                                                                                                                                                                                                                 ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                                                                                                                                                                                                                                                     ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                                                                                                                                                                                                                                                    ;
;   9.697 ;   3.469 ; FF ; IC     ; 1      ; FF_X95_Y13_N20      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_1|clrn ;
;   9.697 ;   0.000 ; FF ; CELL   ; 1      ; FF_X95_Y13_N20      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_1      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 14.666   ; 4.666   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                               ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                               ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                 ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   14.420 ;   3.255 ; RR ; IC     ; 1      ; FF_X95_Y13_N20      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_1|clk ;
;   14.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y13_N20      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_1     ;
;   14.666 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                     ;
; 14.636   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                           ;
; 14.490   ; -0.146  ;    ; uTsu   ; 1      ; FF_X95_Y13_N20      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_1     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 4.794 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                              ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_5 ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 9.697                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 14.491                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 4.794                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.160 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.871  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.011       ; 82         ; 0.542 ; 3.469 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.255       ; 74         ; 0.000 ; 3.255 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                  ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                                                                                                                                                                                                                                               ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                   ;
; 9.697   ; 4.871   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                                                                                                                                                                                                                                                 ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                                                                                                                                                                                                                                                 ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                                                                                                                                                                                                                                                     ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                                                                                                                                                                                                                                                    ;
;   9.697 ;   3.469 ; FF ; IC     ; 1      ; FF_X95_Y13_N2       ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_5|clrn ;
;   9.697 ;   0.000 ; FF ; CELL   ; 1      ; FF_X95_Y13_N2       ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_5      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 14.666   ; 4.666   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                               ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                               ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                 ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   14.420 ;   3.255 ; RR ; IC     ; 1      ; FF_X95_Y13_N2       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_5|clk ;
;   14.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y13_N2       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_5     ;
;   14.666 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                     ;
; 14.636   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                           ;
; 14.491   ; -0.145  ;    ; uTsu   ; 1      ; FF_X95_Y13_N2       ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_5     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 4.794 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[20] ;
; Launch Clock                    ; i_clk                                                                                                                             ;
; Latch Clock                     ; i_clk                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                          ;
; Data Arrival Time               ; 9.693                                                                                                                             ;
; Data Required Time              ; 14.487                                                                                                                            ;
; Slack                           ; 4.794                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.867  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.007       ; 82         ; 0.542 ; 3.465 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.245       ; 74         ; 0.000 ; 3.245 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                          ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                          ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                          ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                            ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                               ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                              ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                         ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                             ;
; 9.693   ; 4.867   ;    ;        ;        ;                     ;            ; data path                                                                                                                              ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                           ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                           ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                               ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                              ;
;   9.693 ;   3.465 ; FF ; IC     ; 1      ; FF_X98_Y13_N26      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[20]|clrn ;
;   9.693 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y13_N26      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[20]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+----------+---------+----+--------+--------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                               ;
+----------+---------+----+--------+--------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                       ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                         ;
; 14.656   ; 4.656   ;    ;        ;        ;                     ;           ; clock path                                                                                                                            ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                        ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                 ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                         ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                         ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                           ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                              ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                             ;
;   14.410 ;   3.245 ; RR ; IC     ; 1      ; FF_X98_Y13_N26      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[20]|clk ;
;   14.410 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y13_N26      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[20]     ;
;   14.656 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                               ;
; 14.626   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                     ;
; 14.487   ; -0.139  ;    ; uTsu   ; 1      ; FF_X98_Y13_N26      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[20]     ;
+----------+---------+----+--------+--------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 4.795 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                              ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_2 ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 9.697                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 14.492                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 4.795                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.160 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.871  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.011       ; 82         ; 0.542 ; 3.469 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.255       ; 74         ; 0.000 ; 3.255 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                  ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                                                                                                                                                                                                                                               ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                   ;
; 9.697   ; 4.871   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                                                                                                                                                                                                                                                 ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                                                                                                                                                                                                                                                 ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                                                                                                                                                                                                                                                     ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                                                                                                                                                                                                                                                    ;
;   9.697 ;   3.469 ; FF ; IC     ; 1      ; FF_X95_Y13_N8       ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_2|clrn ;
;   9.697 ;   0.000 ; FF ; CELL   ; 1      ; FF_X95_Y13_N8       ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_2      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 14.666   ; 4.666   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                               ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                               ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                 ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   14.420 ;   3.255 ; RR ; IC     ; 1      ; FF_X95_Y13_N8       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_2|clk ;
;   14.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y13_N8       ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_2     ;
;   14.666 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                     ;
; 14.636   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                           ;
; 14.492   ; -0.144  ;    ; uTsu   ; 1      ; FF_X95_Y13_N8       ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_2     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 4.795 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                 ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[20] ;
; Launch Clock                    ; i_clk                                                                                                                                      ;
; Latch Clock                     ; i_clk                                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 9.693                                                                                                                                      ;
; Data Required Time              ; 14.488                                                                                                                                     ;
; Slack                           ; 4.795                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.867  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.007       ; 82         ; 0.542 ; 3.465 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.245       ; 74         ; 0.000 ; 3.245 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                   ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                   ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                   ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                     ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                        ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                       ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                  ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                      ;
; 9.693   ; 4.867   ;    ;        ;        ;                     ;            ; data path                                                                                                                                       ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                    ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                    ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                        ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                       ;
;   9.693 ;   3.465 ; FF ; IC     ; 1      ; FF_X98_Y13_N17      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[20]|clrn ;
;   9.693 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y13_N17      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[20]      ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                           ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                        ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                  ;
; 14.656   ; 4.656   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                 ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                          ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                  ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                  ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                    ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                       ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                      ;
;   14.410 ;   3.245 ; RR ; IC     ; 1      ; FF_X98_Y13_N17      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[20]|clk ;
;   14.410 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y13_N17      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[20]     ;
;   14.656 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                        ;
; 14.626   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                              ;
; 14.488   ; -0.138  ;    ; uTsu   ; 1      ; FF_X98_Y13_N17      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_buffered_q[20]     ;
+----------+---------+----+--------+--------+---------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 4.795 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[17] ;
; Launch Clock                    ; i_clk                                                                                                                             ;
; Latch Clock                     ; i_clk                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                          ;
; Data Arrival Time               ; 9.693                                                                                                                             ;
; Data Required Time              ; 14.488                                                                                                                            ;
; Slack                           ; 4.795                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.170 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.867  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.007       ; 82         ; 0.542 ; 3.465 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.245       ; 74         ; 0.000 ; 3.245 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                          ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                          ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                          ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                            ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                               ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                              ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                         ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                             ;
; 9.693   ; 4.867   ;    ;        ;        ;                     ;            ; data path                                                                                                                              ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                           ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                           ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                               ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                              ;
;   9.693 ;   3.465 ; FF ; IC     ; 1      ; FF_X98_Y13_N50      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[17]|clrn ;
;   9.693 ;   0.000 ; FF ; CELL   ; 1      ; FF_X98_Y13_N50      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[17]      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                  ;
+----------+---------+----+--------+--------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                               ;
+----------+---------+----+--------+--------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                       ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                         ;
; 14.656   ; 4.656   ;    ;        ;        ;                     ;           ; clock path                                                                                                                            ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                        ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                 ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                         ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                         ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                           ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                              ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                             ;
;   14.410 ;   3.245 ; RR ; IC     ; 1      ; FF_X98_Y13_N50      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[17]|clk ;
;   14.410 ;   0.000 ; RR ; CELL   ; 1      ; FF_X98_Y13_N50      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[17]     ;
;   14.656 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                               ;
; 14.626   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                     ;
; 14.488   ; -0.138  ;    ; uTsu   ; 1      ; FF_X98_Y13_N50      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_csr_agent_inst|arguments_1_q[17]     ;
+----------+---------+----+--------+--------+---------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 4.795 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                  ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_workgroup_dispatcher|dispatched_all_groups ;
; Launch Clock                    ; i_clk                                                                                                                                       ;
; Latch Clock                     ; i_clk                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 9.701                                                                                                                                       ;
; Data Required Time              ; 14.496                                                                                                                                      ;
; Slack                           ; 4.795                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                         ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.164 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.875  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.015       ; 82         ; 0.542 ; 3.473 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.251       ; 74         ; 0.000 ; 3.251 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                    ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                    ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                    ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                      ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                         ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                        ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                   ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                       ;
; 9.701   ; 4.875   ;    ;        ;        ;                     ;            ; data path                                                                                                                                        ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                     ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                     ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                         ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                        ;
;   9.701 ;   3.473 ; FF ; IC     ; 1      ; FF_X93_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_workgroup_dispatcher|dispatched_all_groups|clrn ;
;   9.701 ;   0.000 ; FF ; CELL   ; 1      ; FF_X93_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_workgroup_dispatcher|dispatched_all_groups      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                         ;
+----------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                 ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                   ;
; 14.662   ; 4.662   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                      ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                  ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                           ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                   ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                   ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                     ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                        ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                       ;
;   14.416 ;   3.251 ; RR ; IC     ; 1      ; FF_X93_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_workgroup_dispatcher|dispatched_all_groups|clk ;
;   14.416 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_workgroup_dispatcher|dispatched_all_groups     ;
;   14.662 ;   0.246 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                         ;
; 14.632   ; -0.030  ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                               ;
; 14.496   ; -0.136  ;    ; uTsu   ; 1      ; FF_X93_Y13_N14      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_workgroup_dispatcher|dispatched_all_groups     ;
+----------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 4.797 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                              ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_4 ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 9.697                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 14.494                                                                                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 4.797                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.160 ;       ;             ;            ;       ;       ;
; Data Delay             ; 4.871  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.543       ; 73         ; 0.000 ; 3.543 ;
;    Cell                ;        ; 4     ; 1.283       ; 27         ; 0.000 ; 0.576 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 4.011       ; 82         ; 0.542 ; 3.469 ;
;    Cell                ;        ; 3     ; 0.630       ; 13         ; 0.000 ; 0.504 ;
;    uTco                ;        ; 1     ; 0.230       ; 5          ; 0.230 ; 0.230 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.255       ; 74         ; 0.000 ; 3.255 ;
;    Cell                ;        ; 4     ; 1.165       ; 26         ; 0.000 ; 0.536 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                ;
; 4.826   ; 4.826   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                                ;
;   0.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                                ;
;   0.707 ;   0.171 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                  ;
;   0.707 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                     ;
;   1.283 ;   0.576 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                    ;
;   4.826 ;   3.543 ; RR ; IC     ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                                                                                                                                                                                                                                               ;
;   4.826 ;   0.000 ; RR ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                   ;
; 9.697   ; 4.871   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                    ;
;   5.056 ;   0.230 ; FF ; uTco   ; 1      ; FF_X147_Y17_N1      ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                                                                                                                                                                                                                                                                                                 ;
;   5.182 ;   0.126 ; FF ; CELL   ; 1      ; FF_X147_Y17_N1      ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[0]                                                                                                                                                                                                                                                                                 ;
;   5.724 ;   0.542 ; FF ; IC     ; 2      ; CLKCTRL_3A_G_I22    ; High Speed ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|inclk                                                                                                                                                                                                                                                                                     ;
;   6.228 ;   0.504 ; FF ; CELL   ; 3197   ; CLKCTRL_3A_G_I22    ;            ; u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0|outclk                                                                                                                                                                                                                                                                                    ;
;   9.697 ;   3.469 ; FF ; IC     ; 1      ; FF_X95_Y13_N44      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_4|clrn ;
;   9.697 ;   0.000 ; FF ; CELL   ; 1      ; FF_X95_Y13_N44      ; Low Power  ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_4      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                                                                                                                                                     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                     ;           ; latch edge time                                                                                                                                                                                                                                                                                                                                                             ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                                                                                                                                                                                                                                                                               ;
; 14.666   ; 4.666   ;    ;        ;        ;                     ;           ; clock path                                                                                                                                                                                                                                                                                                                                                                  ;
;   10.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                                                                                                                                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                                                                                                                                                                                                                                                                                       ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                                                                                                                                                                                                                                                                               ;
;   10.536 ;   0.536 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                                                                                                                                                                                                                                                                               ;
;   10.674 ;   0.138 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                 ;
;   10.674 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                    ;
;   11.165 ;   0.491 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                   ;
;   14.420 ;   3.255 ; RR ; IC     ; 1      ; FF_X95_Y13_N44      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_4|clk ;
;   14.420 ;   0.000 ; RR ; CELL   ; 1      ; FF_X95_Y13_N44      ; Low Power ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_4     ;
;   14.666 ;   0.246 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                     ;
; 14.636   ; -0.030  ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                           ;
; 14.494   ; -0.142  ;    ; uTsu   ; 1      ; FF_X95_Y13_N44      ;           ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_inst_0|kernel|theZTSZ4mainE3Add_function|thebb_ZTSZ4mainE3Add_B0|thebb_ZTSZ4mainE3Add_B0_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_26_6gr|thei_llvm_fpga_push_token_i1_throttle_push_ztsz4maine3add_94_1gr|fifo|valid_counter[0]~SynDup_4     ;
+----------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 38.406 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 38.406 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.182     ; 2.913      ; Slow 900mV 100C Model           ;
; 39.157 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.276     ; 2.055      ; Slow 900mV 100C Model           ;
; 39.162 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.276     ; 2.055      ; Slow 900mV 100C Model           ;
; 39.163 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.276     ; 2.055      ; Slow 900mV 100C Model           ;
; 39.189 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.276     ; 2.055      ; Slow 900mV 100C Model           ;
; 39.190 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.276     ; 2.055      ; Slow 900mV 100C Model           ;
; 39.227 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.234     ; 2.036      ; Slow 900mV 100C Model           ;
; 39.227 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]            ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.234     ; 2.036      ; Slow 900mV 100C Model           ;
; 39.229 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped       ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.234     ; 2.036      ; Slow 900mV 100C Model           ;
; 39.230 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]            ; altera_reserved_tck ; altera_reserved_tck ; 41.666       ; -0.234     ; 2.036      ; Slow 900mV 100C Model           ;
+--------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 38.406 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg         ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                        ;
; Data Arrival Time               ; 5.594                                                                                           ;
; Data Required Time              ; 44.000                                                                                          ;
; Slack                           ; 38.406                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.182 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.913  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.995       ; 37         ; 0.000 ; 0.995 ;
;    Cell                ;        ; 4     ; 1.686       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.354       ; 81         ; 0.632 ; 1.722 ;
;    Cell                ;        ; 4     ; 0.308       ; 11         ; 0.000 ; 0.168 ;
;    uTco                ;        ; 1     ; 0.251       ; 9          ; 0.251 ; 0.251 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.813       ; 36         ; 0.000 ; 0.813 ;
;    Cell                ;        ; 4     ; 1.428       ; 64         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                             ;
; 2.681   ; 2.681   ;    ;        ;        ;                    ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.681 ;   0.995 ; RR ; IC     ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 5.594   ; 2.913   ;    ;        ;        ;                    ;            ; data path                                                                                                 ;
;   2.932 ;   0.251 ; FF ; uTco   ; 1      ; FF_X113_Y5_N35     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   3.067 ;   0.135 ; FF ; CELL   ; 11     ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[3] ;
;   4.789 ;   1.722 ; FF ; IC     ; 1      ; LABCELL_X111_Y5_N3 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i337|datac                ;
;   4.957 ;   0.168 ; FF ; CELL   ; 1      ; LABCELL_X111_Y5_N3 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i337|combout              ;
;   4.962 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X111_Y5_N3 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|i337~la_lab/laboutt[2]    ;
;   5.594 ;   0.632 ; FF ; IC     ; 1      ; FF_X111_Y5_N13     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|clrn      ;
;   5.594 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y5_N13     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]           ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+----------+---------+----+--------+--------+--------------------+-----------+-----------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP     ; Element                                                                                             ;
+----------+---------+----+--------+--------+--------------------+-----------+-----------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;           ; latch edge time                                                                                     ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;           ; time borrowed                                                                                       ;
; 44.165   ; 2.499   ;    ;        ;        ;                    ;           ; clock path                                                                                          ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;           ; source latency                                                                                      ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;           ; altera_reserved_tck                                                                                 ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                         ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                         ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   43.907 ;   0.813 ; RR ; IC     ; 1      ; FF_X111_Y5_N13     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]|clk ;
;   43.907 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y5_N13     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]     ;
;   44.165 ;   0.258 ;    ;        ;        ;                    ;           ; clock pessimism removed                                                                             ;
; 44.135   ; -0.030  ;    ;        ;        ;                    ;           ; clock uncertainty                                                                                   ;
; 44.000   ; -0.135  ;    ; uTsu   ; 1      ; FF_X111_Y5_N13     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|node_ena_reg[1]     ;
+----------+---------+----+--------+--------+--------------------+-----------+-----------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 39.157 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 4.736                                                                                       ;
; Data Required Time              ; 43.893                                                                                      ;
; Slack                           ; 39.157                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.276 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.995       ; 37         ; 0.000 ; 0.995 ;
;    Cell                ;        ; 4     ; 1.686       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.669       ; 81         ; 1.669 ; 1.669 ;
;    Cell                ;        ; 2     ; 0.135       ; 7          ; 0.000 ; 0.135 ;
;    uTco                ;        ; 1     ; 0.251       ; 12         ; 0.251 ; 0.251 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.719       ; 33         ; 0.000 ; 0.719 ;
;    Cell                ;        ; 4     ; 1.428       ; 67         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                             ;
; 2.681   ; 2.681   ;    ;        ;        ;                    ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.681 ;   0.995 ; RR ; IC     ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.736   ; 2.055   ;    ;        ;        ;                    ;            ; data path                                                                                                 ;
;   2.932 ;   0.251 ; FF ; uTco   ; 1      ; FF_X113_Y5_N35     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   3.067 ;   0.135 ; FF ; CELL   ; 11     ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[3] ;
;   4.736 ;   1.669 ; FF ; IC     ; 1      ; FF_X112_Y5_N20     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]|clrn          ;
;   4.736 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y5_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]               ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                 ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                   ;
; 44.071   ; 2.405   ;    ;        ;        ;                    ;            ; clock path                                                                                      ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                  ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                             ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   43.813 ;   0.719 ; RR ; IC     ; 1      ; FF_X112_Y5_N20     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]|clk ;
;   43.813 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y5_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]     ;
;   44.071 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                         ;
; 44.041   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                               ;
; 43.893   ; -0.148  ;    ; uTsu   ; 1      ; FF_X112_Y5_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[3]     ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 39.162 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 4.736                                                                                       ;
; Data Required Time              ; 43.898                                                                                      ;
; Slack                           ; 39.162                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.276 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.995       ; 37         ; 0.000 ; 0.995 ;
;    Cell                ;        ; 4     ; 1.686       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.669       ; 81         ; 1.669 ; 1.669 ;
;    Cell                ;        ; 2     ; 0.135       ; 7          ; 0.000 ; 0.135 ;
;    uTco                ;        ; 1     ; 0.251       ; 12         ; 0.251 ; 0.251 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.719       ; 33         ; 0.000 ; 0.719 ;
;    Cell                ;        ; 4     ; 1.428       ; 67         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                             ;
; 2.681   ; 2.681   ;    ;        ;        ;                    ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.681 ;   0.995 ; RR ; IC     ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.736   ; 2.055   ;    ;        ;        ;                    ;            ; data path                                                                                                 ;
;   2.932 ;   0.251 ; FF ; uTco   ; 1      ; FF_X113_Y5_N35     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   3.067 ;   0.135 ; FF ; CELL   ; 11     ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[3] ;
;   4.736 ;   1.669 ; FF ; IC     ; 1      ; FF_X112_Y5_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]|clrn          ;
;   4.736 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y5_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]               ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                 ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                   ;
; 44.071   ; 2.405   ;    ;        ;        ;                    ;            ; clock path                                                                                      ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                  ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                             ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   43.813 ;   0.719 ; RR ; IC     ; 1      ; FF_X112_Y5_N23     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]|clk ;
;   43.813 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y5_N23     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]     ;
;   44.071 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                         ;
; 44.041   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                               ;
; 43.898   ; -0.143  ;    ; uTsu   ; 1      ; FF_X112_Y5_N23     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[4]     ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 39.163 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 4.736                                                                                       ;
; Data Required Time              ; 43.899                                                                                      ;
; Slack                           ; 39.163                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.276 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.995       ; 37         ; 0.000 ; 0.995 ;
;    Cell                ;        ; 4     ; 1.686       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.669       ; 81         ; 1.669 ; 1.669 ;
;    Cell                ;        ; 2     ; 0.135       ; 7          ; 0.000 ; 0.135 ;
;    uTco                ;        ; 1     ; 0.251       ; 12         ; 0.251 ; 0.251 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.719       ; 33         ; 0.000 ; 0.719 ;
;    Cell                ;        ; 4     ; 1.428       ; 67         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                             ;
; 2.681   ; 2.681   ;    ;        ;        ;                    ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.681 ;   0.995 ; RR ; IC     ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.736   ; 2.055   ;    ;        ;        ;                    ;            ; data path                                                                                                 ;
;   2.932 ;   0.251 ; FF ; uTco   ; 1      ; FF_X113_Y5_N35     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   3.067 ;   0.135 ; FF ; CELL   ; 11     ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[3] ;
;   4.736 ;   1.669 ; FF ; IC     ; 1      ; FF_X112_Y5_N47     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]|clrn          ;
;   4.736 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y5_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]               ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                 ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                   ;
; 44.071   ; 2.405   ;    ;        ;        ;                    ;            ; clock path                                                                                      ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                  ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                             ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   43.813 ;   0.719 ; RR ; IC     ; 1      ; FF_X112_Y5_N47     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]|clk ;
;   43.813 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y5_N47     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]     ;
;   44.071 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                         ;
; 44.041   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                               ;
; 43.899   ; -0.142  ;    ; uTsu   ; 1      ; FF_X112_Y5_N47     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[1]     ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 39.189 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 4.736                                                                                       ;
; Data Required Time              ; 43.925                                                                                      ;
; Slack                           ; 39.189                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.276 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.995       ; 37         ; 0.000 ; 0.995 ;
;    Cell                ;        ; 4     ; 1.686       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.669       ; 81         ; 1.669 ; 1.669 ;
;    Cell                ;        ; 2     ; 0.135       ; 7          ; 0.000 ; 0.135 ;
;    uTco                ;        ; 1     ; 0.251       ; 12         ; 0.251 ; 0.251 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.719       ; 33         ; 0.000 ; 0.719 ;
;    Cell                ;        ; 4     ; 1.428       ; 67         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                             ;
; 2.681   ; 2.681   ;    ;        ;        ;                    ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.681 ;   0.995 ; RR ; IC     ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.736   ; 2.055   ;    ;        ;        ;                    ;            ; data path                                                                                                 ;
;   2.932 ;   0.251 ; FF ; uTco   ; 1      ; FF_X113_Y5_N35     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   3.067 ;   0.135 ; FF ; CELL   ; 11     ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[3] ;
;   4.736 ;   1.669 ; FF ; IC     ; 1      ; FF_X112_Y5_N1      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]|clrn          ;
;   4.736 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y5_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]               ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                 ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                   ;
; 44.071   ; 2.405   ;    ;        ;        ;                    ;            ; clock path                                                                                      ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                  ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                             ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   43.813 ;   0.719 ; RR ; IC     ; 1      ; FF_X112_Y5_N1      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]|clk ;
;   43.813 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y5_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]     ;
;   44.071 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                         ;
; 44.041   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                               ;
; 43.925   ; -0.116  ;    ; uTsu   ; 1      ; FF_X112_Y5_N1      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[0]     ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 39.190 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg     ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2] ;
; Launch Clock                    ; altera_reserved_tck                                                                         ;
; Latch Clock                     ; altera_reserved_tck                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                    ;
; Data Arrival Time               ; 4.736                                                                                       ;
; Data Required Time              ; 43.926                                                                                      ;
; Slack                           ; 39.190                                                                                      ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.276 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.055  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.995       ; 37         ; 0.000 ; 0.995 ;
;    Cell                ;        ; 4     ; 1.686       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.669       ; 81         ; 1.669 ; 1.669 ;
;    Cell                ;        ; 2     ; 0.135       ; 7          ; 0.000 ; 0.135 ;
;    uTco                ;        ; 1     ; 0.251       ; 12         ; 0.251 ; 0.251 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.719       ; 33         ; 0.000 ; 0.719 ;
;    Cell                ;        ; 4     ; 1.428       ; 67         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                      ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                             ;
; 2.681   ; 2.681   ;    ;        ;        ;                    ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   2.681 ;   0.995 ; RR ; IC     ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   2.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 4.736   ; 2.055   ;    ;        ;        ;                    ;            ; data path                                                                                                 ;
;   2.932 ;   0.251 ; FF ; uTco   ; 1      ; FF_X113_Y5_N35     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   3.067 ;   0.135 ; FF ; CELL   ; 11     ; FF_X113_Y5_N35     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[3] ;
;   4.736 ;   1.669 ; FF ; IC     ; 1      ; FF_X112_Y5_N43     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2]|clrn          ;
;   4.736 ;   0.000 ; FF ; CELL   ; 1      ; FF_X112_Y5_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2]               ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                         ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                 ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                   ;
; 44.071   ; 2.405   ;    ;        ;        ;                    ;            ; clock path                                                                                      ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                  ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                             ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                     ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                     ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                       ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                             ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                              ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                          ;
;   43.813 ;   0.719 ; RR ; IC     ; 1      ; FF_X112_Y5_N43     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2]|clk ;
;   43.813 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y5_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2]     ;
;   44.071 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                         ;
; 44.041   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                               ;
; 43.926   ; -0.115  ;    ; uTsu   ; 1      ; FF_X112_Y5_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irsr_reg[2]     ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 39.227 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                       ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1 ;
; Launch Clock                    ; altera_reserved_tck                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                  ;
; Data Arrival Time               ; 4.421                                                                                                                     ;
; Data Required Time              ; 43.648                                                                                                                    ;
; Slack                           ; 39.227                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.234 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.036  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.699       ; 29         ; 0.000 ; 0.699 ;
;    Cell                ;        ; 5     ; 1.686       ; 71         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.667       ; 82         ; 1.667 ; 1.667 ;
;    Cell                ;        ; 2     ; 0.136       ; 7          ; 0.000 ; 0.136 ;
;    uTco                ;        ; 1     ; 0.233       ; 11         ; 0.233 ; 0.233 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.465       ; 25         ; 0.000 ; 0.465 ;
;    Cell                ;        ; 5     ; 1.428       ; 75         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                  ;
; 2.385   ; 2.385   ;    ;        ;        ;                    ;            ; clock path                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                    ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                    ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                      ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                            ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                             ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                         ;
;   1.686 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                 ;
;   1.686 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                       ;
;   2.385 ;   0.699 ; RR ; IC     ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                        ;
;   2.385 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                            ;
; 4.421   ; 2.036   ;    ;        ;        ;                    ;            ; data path                                                                                                                      ;
;   2.618 ;   0.233 ; RR ; uTco   ; 1      ; FF_X109_Y2_N2      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                          ;
;   2.754 ;   0.136 ; RR ; CELL   ; 25     ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~la_mlab/laboutt[1]         ;
;   4.421 ;   1.667 ; RR ; IC     ; 1      ; FF_X110_Y2_N8      ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1|clrn ;
;   4.421 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N8      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1      ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                          ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                       ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                                               ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                 ;
; 43.817   ; 2.151   ;    ;        ;        ;                    ;            ; clock path                                                                                                                    ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                           ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                   ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                   ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                     ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                           ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                            ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                        ;
;   43.094 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                                ;
;   43.094 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                      ;
;   43.559 ;   0.465 ; RR ; IC     ; 1      ; FF_X110_Y2_N8      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1|clk ;
;   43.559 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N8      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1     ;
;   43.817 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                       ;
; 43.787   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                             ;
; 43.648   ; -0.139  ;    ; uTsu   ; 1      ; FF_X110_Y2_N8      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1     ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 39.227 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]            ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.421                                                                                                          ;
; Data Required Time              ; 43.648                                                                                                         ;
; Slack                           ; 39.227                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.234 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.036  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.699       ; 29         ; 0.000 ; 0.699 ;
;    Cell                ;        ; 5     ; 1.686       ; 71         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.667       ; 82         ; 1.667 ; 1.667 ;
;    Cell                ;        ; 2     ; 0.136       ; 7          ; 0.000 ; 0.136 ;
;    uTco                ;        ; 1     ; 0.233       ; 11         ; 0.233 ; 0.233 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.465       ; 25         ; 0.000 ; 0.465 ;
;    Cell                ;        ; 5     ; 1.428       ; 75         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 2.385   ; 2.385   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.686 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                         ;
;   1.686 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                               ;
;   2.385 ;   0.699 ; RR ; IC     ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                ;
;   2.385 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                    ;
; 4.421   ; 2.036   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   2.618 ;   0.233 ; RR ; uTco   ; 1      ; FF_X109_Y2_N2      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                  ;
;   2.754 ;   0.136 ; RR ; CELL   ; 25     ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~la_mlab/laboutt[1] ;
;   4.421 ;   1.667 ; RR ; IC     ; 1      ; FF_X110_Y2_N26     ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]|clrn    ;
;   4.421 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N26     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 43.817   ; 2.151   ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                        ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                        ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                          ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                 ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                             ;
;   43.094 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                     ;
;   43.094 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                           ;
;   43.559 ;   0.465 ; RR ; IC     ; 1      ; FF_X110_Y2_N26     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]|clk ;
;   43.559 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N26     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]     ;
;   43.817 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 43.787   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                  ;
; 43.648   ; -0.139  ;    ; uTsu   ; 1      ; FF_X110_Y2_N26     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[1]     ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 39.229 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                          ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                 ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped ;
; Launch Clock                    ; altera_reserved_tck                                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                            ;
; Data Arrival Time               ; 4.421                                                                                                               ;
; Data Required Time              ; 43.650                                                                                                              ;
; Slack                           ; 39.229                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                               ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.234 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.036  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.699       ; 29         ; 0.000 ; 0.699 ;
;    Cell                ;        ; 5     ; 1.686       ; 71         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.667       ; 82         ; 1.667 ; 1.667 ;
;    Cell                ;        ; 2     ; 0.136       ; 7          ; 0.000 ; 0.136 ;
;    uTco                ;        ; 1     ; 0.233       ; 11         ; 0.233 ; 0.233 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.465       ; 25         ; 0.000 ; 0.465 ;
;    Cell                ;        ; 5     ; 1.428       ; 75         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                            ;
; 2.385   ; 2.385   ;    ;        ;        ;                    ;            ; clock path                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                              ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                              ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                      ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                       ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                   ;
;   1.686 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                           ;
;   1.686 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                 ;
;   2.385 ;   0.699 ; RR ; IC     ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                  ;
;   2.385 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                      ;
; 4.421   ; 2.036   ;    ;        ;        ;                    ;            ; data path                                                                                                                ;
;   2.618 ;   0.233 ; RR ; uTco   ; 1      ; FF_X109_Y2_N2      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                    ;
;   2.754 ;   0.136 ; RR ; CELL   ; 25     ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~la_mlab/laboutt[1]   ;
;   4.421 ;   1.667 ; RR ; IC     ; 1      ; FF_X110_Y2_N29     ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped|clrn ;
;   4.421 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N29     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped      ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                    ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                 ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                                         ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                           ;
; 43.817   ; 2.151   ;    ;        ;        ;                    ;            ; clock path                                                                                                              ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                          ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                     ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                             ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                             ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                               ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                     ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                      ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                  ;
;   43.094 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                          ;
;   43.094 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                                ;
;   43.559 ;   0.465 ; RR ; IC     ; 1      ; FF_X110_Y2_N29     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped|clk ;
;   43.559 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N29     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped     ;
;   43.817 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                                 ;
; 43.787   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                       ;
; 43.650   ; -0.137  ;    ; uTsu   ; 1      ; FF_X110_Y2_N29     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped     ;
+----------+---------+----+--------+--------+--------------------+------------+-------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 39.230 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]            ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3] ;
; Launch Clock                    ; altera_reserved_tck                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 4.421                                                                                                          ;
; Data Required Time              ; 43.651                                                                                                         ;
; Slack                           ; 39.230                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 41.666 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.234 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.036  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.699       ; 29         ; 0.000 ; 0.699 ;
;    Cell                ;        ; 5     ; 1.686       ; 71         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.667       ; 82         ; 1.667 ; 1.667 ;
;    Cell                ;        ; 2     ; 0.136       ; 7          ; 0.000 ; 0.136 ;
;    uTco                ;        ; 1     ; 0.233       ; 11         ; 0.233 ; 0.233 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.465       ; 25         ; 0.000 ; 0.465 ;
;    Cell                ;        ; 5     ; 1.428       ; 75         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 2.385   ; 2.385   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.620 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.620 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.620 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.620 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   1.686 ;   1.066 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.686 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                         ;
;   1.686 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                               ;
;   2.385 ;   0.699 ; RR ; IC     ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                ;
;   2.385 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                    ;
; 4.421   ; 2.036   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   2.618 ;   0.233 ; RR ; uTco   ; 1      ; FF_X109_Y2_N2      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                  ;
;   2.754 ;   0.136 ; RR ; CELL   ; 25     ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~la_mlab/laboutt[1] ;
;   4.421 ;   1.667 ; RR ; IC     ; 1      ; FF_X110_Y2_N11     ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|clrn    ;
;   4.421 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N11     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 41.666   ; 41.666  ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 41.666   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 43.817   ; 2.151   ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   41.666 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   41.666 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                ;
;   41.666 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                        ;
;   42.286 ;   0.620 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                        ;
;   42.286 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                          ;
;   42.286 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                ;
;   42.286 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                 ;
;   43.094 ;   0.808 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                             ;
;   43.094 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                     ;
;   43.094 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                           ;
;   43.559 ;   0.465 ; RR ; IC     ; 1      ; FF_X110_Y2_N11     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]|clk ;
;   43.559 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y2_N11     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]     ;
;   43.817 ;   0.258 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 43.787   ; -0.030  ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                  ;
; 43.651   ; -0.136  ;    ; uTsu   ; 1      ; FF_X110_Y2_N11     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[3]     ;
+----------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.161 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||i_clk} -to_clock [get_clocks {i_clk}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {i_clk}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {i_clk} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.161 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached ; i_clk        ; i_clk       ; 0.000        ; 0.011      ; 0.230      ; Fast 900mV 0C Model             ;
; 0.164 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]   ; i_clk        ; i_clk       ; 0.000        ; 0.011      ; 0.230      ; Fast 900mV 0C Model             ;
; 0.164 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n      ; i_clk        ; i_clk       ; 0.000        ; 0.011      ; 0.230      ; Fast 900mV 0C Model             ;
; 0.165 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]   ; i_clk        ; i_clk       ; 0.000        ; 0.011      ; 0.230      ; Fast 900mV 0C Model             ;
; 0.201 ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                          ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid                                                                                                                    ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.287      ; Fast 900mV 0C Model             ;
; 0.201 ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                          ; u0|master_0|master_0|fifo|empty                                                                                                                                                                                            ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.287      ; Fast 900mV 0C Model             ;
; 0.202 ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                   ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                   ; i_clk        ; i_clk       ; 0.000        ; -0.001     ; 0.262      ; Fast 900mV 0C Model             ;
; 0.203 ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                          ; u0|master_0|master_0|fifo|full                                                                                                                                                                                             ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.287      ; Fast 900mV 0C Model             ;
; 0.203 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor                                                                                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.289      ; Fast 900mV 0C Model             ;
; 0.203 ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                          ; u0|master_0|master_0|fifo|internal_out_valid                                                                                                                                                                               ; i_clk        ; i_clk       ; 0.000        ; 0.028      ; 0.287      ; Fast 900mV 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.161 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                            ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.771                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.610                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.161                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.942       ; 76         ; 0.000 ; 1.942 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.085       ; 37         ; 0.085 ; 0.085 ;
;    Cell                ;       ; 2     ; 0.048       ; 21         ; 0.000 ; 0.048 ;
;    uTco                ;       ; 1     ; 0.097       ; 42         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.099       ; 76         ; 0.000 ; 2.099 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                            ;
; 2.541   ; 2.541   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                            ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                            ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                              ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   2.541 ;   1.942 ; RR ; IC     ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.771   ; 0.230   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                ;
;   2.638 ;   0.097 ; RR ; uTco   ; 1      ; FF_X93_Y13_N26      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.686 ;   0.048 ; RR ; CELL   ; 4      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.771 ;   0.085 ; RR ; IC     ; 1      ; FF_X92_Y13_N25      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clrn                                                          ;
;   2.771 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y13_N25      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                  ;
; 2.552   ; 2.552    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                  ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                  ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                    ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                       ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                      ;
;   2.759 ;   2.099  ; RR ; IC     ; 1      ; FF_X92_Y13_N25      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached|clk ;
;   2.759 ;   0.000  ; RR ; CELL   ; 1      ; FF_X92_Y13_N25      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
;   2.552 ;   -0.207 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                        ;
; 2.552   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                              ;
; 2.610   ; 0.058    ;    ; uTh    ; 1      ; FF_X92_Y13_N25      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|threshold_reached     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.164 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                              ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.771                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.607                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.164                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.942       ; 76         ; 0.000 ; 1.942 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.085       ; 37         ; 0.085 ; 0.085 ;
;    Cell                ;       ; 2     ; 0.048       ; 21         ; 0.000 ; 0.048 ;
;    uTco                ;       ; 1     ; 0.097       ; 42         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.099       ; 76         ; 0.000 ; 2.099 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                            ;
; 2.541   ; 2.541   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                            ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                            ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                              ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   2.541 ;   1.942 ; RR ; IC     ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.771   ; 0.230   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                ;
;   2.638 ;   0.097 ; RR ; uTco   ; 1      ; FF_X93_Y13_N26      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.686 ;   0.048 ; RR ; CELL   ; 4      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.771 ;   0.085 ; RR ; IC     ; 1      ; FF_X92_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clrn                                                            ;
;   2.771 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                ;
; 2.552   ; 2.552    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                  ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                     ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                    ;
;   2.759 ;   2.099  ; RR ; IC     ; 1      ; FF_X92_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]|clk ;
;   2.759 ;   0.000  ; RR ; CELL   ; 1      ; FF_X92_Y13_N14      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
;   2.552 ;   -0.207 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                      ;
; 2.552   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                            ;
; 2.607   ; 0.055    ;    ; uTh    ; 1      ; FF_X92_Y13_N14      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.164 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                 ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.771                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.607                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.164                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.942       ; 76         ; 0.000 ; 1.942 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.085       ; 37         ; 0.085 ; 0.085 ;
;    Cell                ;       ; 2     ; 0.048       ; 21         ; 0.000 ; 0.048 ;
;    uTco                ;       ; 1     ; 0.097       ; 42         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.099       ; 76         ; 0.000 ; 2.099 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                            ;
; 2.541   ; 2.541   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                            ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                            ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                              ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   2.541 ;   1.942 ; RR ; IC     ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.771   ; 0.230   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                ;
;   2.638 ;   0.097 ; RR ; uTco   ; 1      ; FF_X93_Y13_N26      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.686 ;   0.048 ; RR ; CELL   ; 4      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.771 ;   0.085 ; RR ; IC     ; 1      ; FF_X92_Y13_N20      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clrn                                                               ;
;   2.771 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y13_N20      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                           ;
; 2.552   ; 2.552    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                             ;
;   0.307 ;   0.307  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                             ;
;   0.382 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                               ;
;   0.382 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                  ;
;   0.660 ;   0.278  ; RR ; CELL ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                 ;
;   2.759 ;   2.099  ; RR ; IC   ; 1      ; FF_X92_Y13_N20      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n|clk ;
;   2.759 ;   0.000  ; RR ; CELL ; 1      ; FF_X92_Y13_N20      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
;   2.552 ;   -0.207 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                   ;
; 2.552   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                         ;
; 2.607   ; 0.055    ;    ; uTh  ; 1      ; FF_X92_Y13_N20      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|reset_exit_n     ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.165 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                              ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.771                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.606                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.165                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.230 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.942       ; 76         ; 0.000 ; 1.942 ;
;    Cell                ;       ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.085       ; 37         ; 0.085 ; 0.085 ;
;    Cell                ;       ; 2     ; 0.048       ; 21         ; 0.000 ; 0.048 ;
;    uTco                ;       ; 1     ; 0.097       ; 42         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.099       ; 76         ; 0.000 ; 2.099 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                            ;
; 2.541   ; 2.541   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                                                            ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                                                            ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                              ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                 ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                ;
;   2.541 ;   1.942 ; RR ; IC     ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.541 ;   0.000 ; RR ; CELL   ; 1      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.771   ; 0.230   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                ;
;   2.638 ;   0.097 ; RR ; uTco   ; 1      ; FF_X93_Y13_N26      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.686 ;   0.048 ; RR ; CELL   ; 4      ; FF_X93_Y13_N26      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutt[17] ;
;   2.771 ;   0.085 ; RR ; IC     ; 1      ; FF_X92_Y13_N8       ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clrn                                                            ;
;   2.771 ;   0.000 ; RR ; CELL   ; 1      ; FF_X92_Y13_N8       ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                ;
; 2.552   ; 2.552    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                  ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                     ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                    ;
;   2.759 ;   2.099  ; RR ; IC     ; 1      ; FF_X92_Y13_N8       ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]|clk ;
;   2.759 ;   0.000  ; RR ; CELL   ; 1      ; FF_X92_Y13_N8       ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
;   2.552 ;   -0.207 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                      ;
; 2.552   ; 0.000    ;    ;        ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                            ;
; 2.606   ; 0.054    ;    ; uTh    ; 1      ; FF_X92_Y13_N8       ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.lo[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.201 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out            ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid ;
; Launch Clock                    ; i_clk                                                                                                   ;
; Latch Clock                     ; i_clk                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                ;
; Data Arrival Time               ; 2.842                                                                                                   ;
; Data Required Time              ; 2.641                                                                                                   ;
; Slack                           ; 0.201                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                     ;
+---------------------------------+---------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.287 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.956       ; 77         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 4     ; 0.599       ; 23         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.136       ; 47         ; 0.136 ; 0.136 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.104       ; 36         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.113       ; 76         ; 0.000 ; 2.113 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                   ;
; 2.555   ; 2.555   ;    ;        ;        ;                     ;           ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                   ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                   ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                     ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                        ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                       ;
;   2.555 ;   1.956 ; RR ; IC     ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                ;
;   2.555 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ;
; 2.842   ; 0.287   ;    ;        ;        ;                     ;           ; data path                                                                                                       ;
;   2.659 ;   0.104 ; RR ; uTco   ; 1      ; FF_X110_Y9_N16      ;           ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                  ;
;   2.706 ;   0.047 ; RR ; CELL   ; 236    ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[10] ;
;   2.842 ;   0.136 ; RR ; IC     ; 1      ; FF_X110_Y8_N47      ; Low Power ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid|clrn    ;
;   2.842 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y8_N47      ; Low Power ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid         ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                               ;
; 2.583   ; 2.583    ;    ;        ;        ;                     ;           ; clock path                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                       ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                               ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                               ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                 ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                    ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                   ;
;   2.773 ;   2.113  ; RR ; IC     ; 1      ; FF_X110_Y8_N47      ; Low Power ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid|clk ;
;   2.773 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y8_N47      ; Low Power ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid     ;
;   2.583 ;   -0.190 ;    ;        ;        ;                     ;           ; clock pessimism removed                                                                                     ;
; 2.583   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                                                                           ;
; 2.641   ; 0.058    ;    ; uTh    ; 1      ; FF_X110_Y8_N47      ;           ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|source_crosser|src_valid     ;
+---------+----------+----+--------+--------+---------------------+-----------+-------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.201 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; u0|master_0|master_0|fifo|empty                                                              ;
; Launch Clock                    ; i_clk                                                                                        ;
; Latch Clock                     ; i_clk                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                     ;
; Data Arrival Time               ; 2.842                                                                                        ;
; Data Required Time              ; 2.641                                                                                        ;
; Slack                           ; 0.201                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.287 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.956       ; 77         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 4     ; 0.599       ; 23         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.136       ; 47         ; 0.136 ; 0.136 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.104       ; 36         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.113       ; 76         ; 0.000 ; 2.113 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                   ;
; 2.555   ; 2.555   ;    ;        ;        ;                     ;           ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                   ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                   ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                     ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                        ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                       ;
;   2.555 ;   1.956 ; RR ; IC     ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                ;
;   2.555 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ;
; 2.842   ; 0.287   ;    ;        ;        ;                     ;           ; data path                                                                                                       ;
;   2.659 ;   0.104 ; RR ; uTco   ; 1      ; FF_X110_Y9_N16      ;           ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                  ;
;   2.706 ;   0.047 ; RR ; CELL   ; 236    ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[10] ;
;   2.842 ;   0.136 ; RR ; IC     ; 1      ; FF_X110_Y8_N53      ; Low Power ; u0|master_0|master_0|fifo|empty|clrn                                                                            ;
;   2.842 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y8_N53      ; Low Power ; u0|master_0|master_0|fifo|empty                                                                                 ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+-----------+---------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                     ;
+---------+----------+----+--------+--------+---------------------+-----------+---------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                               ;
; 2.583   ; 2.583    ;    ;        ;        ;                     ;           ; clock path                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                       ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                               ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                               ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0] ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                    ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                   ;
;   2.773 ;   2.113  ; RR ; IC     ; 1      ; FF_X110_Y8_N53      ; Low Power ; u0|master_0|master_0|fifo|empty|clk         ;
;   2.773 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y8_N53      ; Low Power ; u0|master_0|master_0|fifo|empty             ;
;   2.583 ;   -0.190 ;    ;        ;        ;                     ;           ; clock pessimism removed                     ;
; 2.583   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                           ;
; 2.641   ; 0.058    ;    ; uTh    ; 1      ; FF_X110_Y8_N53      ;           ; u0|master_0|master_0|fifo|empty             ;
+---------+----------+----+--------+--------+---------------------+-----------+---------------------------------------------+



Path #7: Removal slack is 0.202 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                            ;
; Launch Clock                    ; i_clk                                                                                                                                                                                                                               ;
; Latch Clock                     ; i_clk                                                                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                            ;
; Data Arrival Time               ; 2.805                                                                                                                                                                                                                               ;
; Data Required Time              ; 2.603                                                                                                                                                                                                                               ;
; Slack                           ; 0.202                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                 ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.262  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.944       ; 76         ; 0.000 ; 1.944 ;
;    Cell                ;        ; 4     ; 0.599       ; 24         ; 0.000 ; 0.307 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.094       ; 36         ; 0.094 ; 0.094 ;
;    Cell                ;        ; 2     ; 0.065       ; 25         ; 0.000 ; 0.065 ;
;    uTco                ;        ; 1     ; 0.103       ; 39         ; 0.103 ; 0.103 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.100       ; 76         ; 0.000 ; 2.100 ;
;    Cell                ;        ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                          ;
; 2.543   ; 2.543   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                                                                          ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                                                                          ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                            ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                                                                               ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                                                                              ;
;   2.543 ;   1.944 ; RR ; IC     ; 1      ; FF_X91_Y13_N7       ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.543 ;   0.000 ; RR ; CELL   ; 1      ; FF_X91_Y13_N7       ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.805   ; 0.262   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                              ;
;   2.646 ;   0.103 ; RR ; uTco   ; 1      ; FF_X91_Y13_N7       ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.711 ;   0.065 ; RR ; CELL   ; 6      ; FF_X91_Y13_N7       ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutt[4] ;
;   2.805 ;   0.094 ; RR ; IC     ; 1      ; FF_X91_Y13_N41      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clrn                                                          ;
;   2.805 ;   0.000 ; RR ; CELL   ; 1      ; FF_X91_Y13_N41      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                              ;
; 2.542   ; 2.542    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                                                                ;
;   0.307 ;   0.307  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                                                                ;
;   0.382 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                  ;
;   0.382 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                                                     ;
;   0.660 ;   0.278  ; RR ; CELL ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                                                    ;
;   2.760 ;   2.100  ; RR ; IC   ; 1      ; FF_X91_Y13_N41      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]|clk ;
;   2.760 ;   0.000  ; RR ; CELL ; 1      ; FF_X91_Y13_N41      ; High Speed ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]     ;
;   2.542 ;   -0.218 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                      ;
; 2.542   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                            ;
; 2.603   ; 0.061    ;    ; uTh  ; 1      ; FF_X91_Y13_N41      ;            ; u0|add_fpga_ip_export_5_di_0|add_fpga_ip_export_5_di_0|ZTSZ4mainE3Add_std_ic_inst|ZTSZ4mainE3Add_id_iter_inst_0|group_id_fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|resetn_delayed[1]     ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.203 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; u0|master_0|master_0|fifo|full                                                               ;
; Launch Clock                    ; i_clk                                                                                        ;
; Latch Clock                     ; i_clk                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                     ;
; Data Arrival Time               ; 2.842                                                                                        ;
; Data Required Time              ; 2.639                                                                                        ;
; Slack                           ; 0.203                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.287 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.956       ; 77         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 4     ; 0.599       ; 23         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.136       ; 47         ; 0.136 ; 0.136 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.104       ; 36         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.113       ; 76         ; 0.000 ; 2.113 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                   ;
; 2.555   ; 2.555   ;    ;        ;        ;                     ;           ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                   ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                   ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                     ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                        ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                       ;
;   2.555 ;   1.956 ; RR ; IC     ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                ;
;   2.555 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ;
; 2.842   ; 0.287   ;    ;        ;        ;                     ;           ; data path                                                                                                       ;
;   2.659 ;   0.104 ; RR ; uTco   ; 1      ; FF_X110_Y9_N16      ;           ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                  ;
;   2.706 ;   0.047 ; RR ; CELL   ; 236    ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[10] ;
;   2.842 ;   0.136 ; RR ; IC     ; 1      ; FF_X110_Y8_N44      ; Low Power ; u0|master_0|master_0|fifo|full|clrn                                                                             ;
;   2.842 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y8_N44      ; Low Power ; u0|master_0|master_0|fifo|full                                                                                  ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+-----------+---------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                     ;
+---------+----------+----+--------+--------+---------------------+-----------+---------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                               ;
; 2.583   ; 2.583    ;    ;        ;        ;                     ;           ; clock path                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                       ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                               ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                               ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0] ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                    ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                   ;
;   2.773 ;   2.113  ; RR ; IC     ; 1      ; FF_X110_Y8_N44      ; Low Power ; u0|master_0|master_0|fifo|full|clk          ;
;   2.773 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y8_N44      ; Low Power ; u0|master_0|master_0|fifo|full              ;
;   2.583 ;   -0.190 ;    ;        ;        ;                     ;           ; clock pessimism removed                     ;
; 2.583   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                           ;
; 2.639   ; 0.056    ;    ; uTh    ; 1      ; FF_X110_Y8_N44      ;           ; u0|master_0|master_0|fifo|full              ;
+---------+----------+----+--------+--------+---------------------+-----------+---------------------------------------------+



Path #9: Removal slack is 0.203 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                             ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6] ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor                             ;
; Launch Clock                    ; i_clk                                                                                                                                  ;
; Latch Clock                     ; i_clk                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                               ;
; Data Arrival Time               ; 2.839                                                                                                                                  ;
; Data Required Time              ; 2.636                                                                                                                                  ;
; Slack                           ; 0.203                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.289 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.951       ; 77         ; 0.000 ; 1.951 ;
;    Cell                ;       ; 4     ; 0.599       ; 23         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.148       ; 51         ; 0.148 ; 0.148 ;
;    Cell                ;       ; 2     ; 0.044       ; 15         ; 0.000 ; 0.044 ;
;    uTco                ;       ; 1     ; 0.097       ; 34         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.108       ; 76         ; 0.000 ; 2.108 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                              ;
; 2.550   ; 2.550   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                                                              ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                                                              ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                                                                   ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                                                                  ;
;   2.550 ;   1.951 ; RR ; IC     ; 1      ; FF_X109_Y1_N58      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]|clk                 ;
;   2.550 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y1_N58      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]                     ;
; 2.839   ; 0.289   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                  ;
;   2.647 ;   0.097 ; RR ; uTco   ; 1      ; FF_X109_Y1_N58      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]|q                   ;
;   2.691 ;   0.044 ; RR ; CELL   ; 1      ; FF_X109_Y1_N58      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sense_reset_n_synchronizer|dreg[6]~la_mlab/laboutb[18] ;
;   2.839 ;   0.148 ; RR ; IC     ; 1      ; FF_X109_Y3_N49      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor|clrn                                            ;
;   2.839 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y3_N49      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                ;
; 2.578   ; 2.578    ;    ;      ;        ;                     ;            ; clock path                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; i_clk                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|i                                                                                                  ;
;   0.307 ;   0.307  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input|o                                                                                                  ;
;   0.382 ;   0.075  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                    ;
;   0.382 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|inclk                                                                                       ;
;   0.660 ;   0.278  ; RR ; CELL ; 5160   ; CLKCTRL_3A_G_I21    ;            ; i_clk~inputCLKENA0|outclk                                                                                      ;
;   2.768 ;   2.108  ; RR ; IC   ; 1      ; FF_X109_Y3_N49      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor|clk ;
;   2.768 ;   0.000  ; RR ; CELL ; 1      ; FF_X109_Y3_N49      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor     ;
;   2.578 ;   -0.190 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                        ;
; 2.578   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                              ;
; 2.636   ; 0.058    ;    ; uTh  ; 1      ; FF_X109_Y3_N49      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|jtag_streaming|clock_sensor     ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.203 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                   ;
+---------------------------------+----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                        ;
+---------------------------------+----------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; To Node                         ; u0|master_0|master_0|fifo|internal_out_valid                                                 ;
; Launch Clock                    ; i_clk                                                                                        ;
; Latch Clock                     ; i_clk                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                     ;
; Data Arrival Time               ; 2.842                                                                                        ;
; Data Required Time              ; 2.639                                                                                        ;
; Slack                           ; 0.203                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.028 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.287 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.956       ; 77         ; 0.000 ; 1.956 ;
;    Cell                ;       ; 4     ; 0.599       ; 23         ; 0.000 ; 0.307 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.136       ; 47         ; 0.136 ; 0.136 ;
;    Cell                ;       ; 2     ; 0.047       ; 16         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.104       ; 36         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.113       ; 76         ; 0.000 ; 2.113 ;
;    Cell                ;       ; 4     ; 0.660       ; 24         ; 0.000 ; 0.307 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;           ; launch edge time                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;           ; time borrowed                                                                                                   ;
; 2.555   ; 2.555   ;    ;        ;        ;                     ;           ; clock path                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;           ; source latency                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                                                                                   ;
;   0.307 ;   0.307 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                                                                                   ;
;   0.368 ;   0.061 ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                     ;
;   0.368 ;   0.000 ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                                                                                        ;
;   0.599 ;   0.231 ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                                                                                       ;
;   2.555 ;   1.956 ; RR ; IC     ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                ;
;   2.555 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                    ;
; 2.842   ; 0.287   ;    ;        ;        ;                     ;           ; data path                                                                                                       ;
;   2.659 ;   0.104 ; RR ; uTco   ; 1      ; FF_X110_Y9_N16      ;           ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|q                  ;
;   2.706 ;   0.047 ; RR ; CELL   ; 236    ; FF_X110_Y9_N16      ; Low Power ; u0|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~la_lab/laboutt[10] ;
;   2.842 ;   0.136 ; RR ; IC     ; 1      ; FF_X110_Y8_N50      ; Low Power ; u0|master_0|master_0|fifo|internal_out_valid|clrn                                                               ;
;   2.842 ;   0.000 ; RR ; CELL   ; 1      ; FF_X110_Y8_N50      ; Low Power ; u0|master_0|master_0|fifo|internal_out_valid                                                                    ;
+---------+---------+----+--------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP     ; Element                                          ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;           ; latch edge time                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;           ; time borrowed                                    ;
; 2.583   ; 2.583    ;    ;        ;        ;                     ;           ; clock path                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;           ; source latency                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AM10            ;           ; i_clk                                            ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|i                                    ;
;   0.307 ;   0.307  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input|o                                    ;
;   0.382 ;   0.075  ; RR ; CELL   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; i_clk~input~io_48_lvds_tile_edge/ioclkin[0]      ;
;   0.382 ;   0.000  ; RR ; IC     ; 2      ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|inclk                         ;
;   0.660 ;   0.278  ; RR ; CELL   ; 5160   ; CLKCTRL_3A_G_I21    ;           ; i_clk~inputCLKENA0|outclk                        ;
;   2.773 ;   2.113  ; RR ; IC     ; 1      ; FF_X110_Y8_N50      ; Low Power ; u0|master_0|master_0|fifo|internal_out_valid|clk ;
;   2.773 ;   0.000  ; RR ; CELL   ; 1      ; FF_X110_Y8_N50      ; Low Power ; u0|master_0|master_0|fifo|internal_out_valid     ;
;   2.583 ;   -0.190 ;    ;        ;        ;                     ;           ; clock pessimism removed                          ;
; 2.583   ; 0.000    ;    ;        ;        ;                     ;           ; clock uncertainty                                ;
; 2.639   ; 0.056    ;    ; uTh    ; 1      ; FF_X110_Y8_N50      ;           ; u0|master_0|master_0|fifo|internal_out_valid     ;
+---------+----------+----+--------+--------+---------------------+-----------+--------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.484 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                           ; To Node                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.484 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.631      ; Fast 900mV 0C Model             ;
; 0.512 ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1] ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.218      ; 0.793      ; Fast 900mV 0C Model             ;
; 0.600 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
; 0.601 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
; 0.601 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
; 0.601 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
; 0.602 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
; 0.602 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
; 0.602 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
; 0.602 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.022      ; 0.689      ; Fast 900mV 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.484 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.847                                                                                               ;
; Data Required Time              ; 1.363                                                                                               ;
; Slack                           ; 0.484                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.080 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.631 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.460       ; 38         ; 0.000 ; 0.460 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.462       ; 73         ; 0.462 ; 0.462 ;
;    Cell                ;       ; 2     ; 0.063       ; 10         ; 0.000 ; 0.063 ;
;    uTco                ;       ; 1     ; 0.106       ; 17         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.540       ; 39         ; 0.000 ; 0.540 ;
;    Cell                ;       ; 4     ; 0.848       ; 61         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                               ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                         ;
; 1.216   ; 1.216   ;    ;        ;        ;                    ;            ; clock path                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                           ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                           ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                             ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                   ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                    ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                ;
;   1.216 ;   0.460 ; RR ; IC     ; 1      ; FF_X114_Y7_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|clk               ;
;   1.216 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg                   ;
; 1.847   ; 0.631   ;    ;        ;        ;                    ;            ; data path                                                                                                             ;
;   1.322 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y7_N1      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg|q                 ;
;   1.385 ;   0.063 ; RR ; CELL   ; 17     ; FF_X114_Y7_N1      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|virtual_ir_scan_reg~la_lab/laboutt[0] ;
;   1.847 ;   0.462 ; RR ; IC     ; 1      ; FF_X112_Y5_N28     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clrn                  ;
;   1.847 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y5_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]                       ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                             ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                       ;
; 1.296   ; 1.296    ;    ;        ;        ;                    ;            ; clock path                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                         ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                         ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                           ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                 ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                  ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                              ;
;   1.388 ;   0.540  ; RR ; IC     ; 1      ; FF_X112_Y5_N28     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]|clk ;
;   1.388 ;   0.000  ; RR ; CELL   ; 1      ; FF_X112_Y5_N28     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
;   1.296 ;   -0.092 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                             ;
; 1.296   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                   ;
; 1.363   ; 0.067    ;    ; uTh    ; 1      ; FF_X112_Y5_N28     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_mode_reg[2]     ;
+---------+----------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.512 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+
; From Node                       ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]            ;
; To Node                         ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                       ;
; Data Arrival Time               ; 1.818                                                                                                          ;
; Data Required Time              ; 1.306                                                                                                          ;
; Slack                           ; 0.512                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.218 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.793 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.269       ; 26         ; 0.000 ; 0.269 ;
;    Cell                ;       ; 5     ; 0.756       ; 74         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.640       ; 81         ; 0.640 ; 0.640 ;
;    Cell                ;       ; 2     ; 0.048       ; 6          ; 0.000 ; 0.048 ;
;    uTco                ;       ; 1     ; 0.105       ; 13         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 5     ; 0.487       ; 36         ; 0.000 ; 0.487 ;
;    Cell                ;       ; 5     ; 0.848       ; 64         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.025   ; 1.025   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   0.756 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                         ;
;   0.756 ;   0.000 ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                               ;
;   1.025 ;   0.269 ; RR ; IC     ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|clk                ;
;   1.025 ;   0.000 ; RR ; CELL   ; 1      ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]                    ;
; 1.818   ; 0.793   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.130 ;   0.105 ; RR ; uTco   ; 1      ; FF_X109_Y2_N2      ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]|q                  ;
;   1.178 ;   0.048 ; RR ; CELL   ; 25     ; FF_X109_Y2_N2      ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]~la_mlab/laboutt[1] ;
;   1.818 ;   0.640 ; RR ; IC     ; 1      ; FF_X115_Y6_N46     ; Mixed      ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]|clrn    ;
;   1.818 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y6_N46     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                      ;
; 1.243   ; 1.243    ;    ;        ;        ;                    ;            ; clock path                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                             ;
;   0.848 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]|input                                     ;
;   0.848 ;   0.000  ; RR ; CELL   ; 224    ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_splitter_receive_0[0]                                           ;
;   1.335 ;   0.487  ; RR ; IC     ; 1      ; FF_X115_Y6_N46     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]|clk ;
;   1.335 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y6_N46     ; High Speed ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]     ;
;   1.243 ;   -0.092 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                                            ;
; 1.243   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                                  ;
; 1.306   ; 0.063    ;    ; uTh    ; 1      ; FF_X115_Y6_N46     ;            ; u0|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.600 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.315                                                                                               ;
; Slack                           ; 0.600                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N41     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.315   ; 0.067    ;    ; uTh    ; 1      ; FF_X114_Y7_N41     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[0]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.601 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.314                                                                                               ;
; Slack                           ; 0.601                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N32     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N32     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N32     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N32     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.314   ; 0.066    ;    ; uTh    ; 1      ; FF_X114_Y7_N32     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[5]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.601 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.314                                                                                               ;
; Slack                           ; 0.601                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N56     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.314   ; 0.066    ;    ; uTh    ; 1      ; FF_X114_Y7_N56     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[2]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.601 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.314                                                                                               ;
; Slack                           ; 0.601                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N37     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N37     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N37     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N37     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.314   ; 0.066    ;    ; uTh    ; 1      ; FF_X114_Y7_N37     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[9]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.602 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.313                                                                                               ;
; Slack                           ; 0.602                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N7      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.313   ; 0.065    ;    ; uTh    ; 1      ; FF_X114_Y7_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[4]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.602 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.313                                                                                               ;
; Slack                           ; 0.602                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N49     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.313   ; 0.065    ;    ; uTh    ; 1      ; FF_X114_Y7_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[8]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.602 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.313                                                                                               ;
; Slack                           ; 0.602                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N17     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.313   ; 0.065    ;    ; uTh    ; 1      ; FF_X114_Y7_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[7]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.602 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]      ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                            ;
; Data Arrival Time               ; 1.915                                                                                               ;
; Data Required Time              ; 1.313                                                                                               ;
; Slack                           ; 0.602                                                                                               ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.022 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.689 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.470       ; 38         ; 0.000 ; 0.470 ;
;    Cell                ;       ; 4     ; 0.756       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.516       ; 75         ; 0.516 ; 0.516 ;
;    Cell                ;       ; 2     ; 0.067       ; 10         ; 0.000 ; 0.067 ;
;    uTco                ;       ; 1     ; 0.106       ; 15         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.620       ; 42         ; 0.000 ; 0.620 ;
;    Cell                ;       ; 4     ; 0.848       ; 58         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                          ;
; 1.226   ; 1.226   ;    ;        ;        ;                    ;            ; clock path                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                            ;
;   0.335 ;   0.335 ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                            ;
;   0.335 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                              ;
;   0.335 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                    ;
;   0.335 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                     ;
;   0.756 ;   0.421 ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                 ;
;   1.226 ;   0.470 ; RR ; IC     ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|clk                ;
;   1.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]                    ;
; 1.915   ; 0.689   ;    ;        ;        ;                    ;            ; data path                                                                                                              ;
;   1.332 ;   0.106 ; RR ; uTco   ; 1      ; FF_X114_Y5_N59     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]|q                  ;
;   1.399 ;   0.067 ; RR ; CELL   ; 13     ; FF_X114_Y5_N59     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[0]~la_lab/laboutb[19] ;
;   1.915 ;   0.516 ; RR ; IC     ; 1      ; FF_X114_Y7_N20     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]|clrn                    ;
;   1.915 ;   0.000 ; RR ; CELL   ; 1      ; FF_X114_Y7_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]                         ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                               ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                            ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                    ;            ; latch edge time                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                      ;
; 1.248   ; 1.248    ;    ;        ;        ;                    ;            ; clock path                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                    ;            ; source latency                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_AW15           ;            ; altera_reserved_tck                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                        ;
;   0.335 ;   0.335  ; RR ; CELL   ; 1      ; IOIBUF_X117_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                        ;
;   0.335 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                          ;
;   0.335 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                ;
;   0.335 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                 ;
;   0.848 ;   0.513  ; RR ; CELL   ; 78     ; JTAG_X118_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                             ;
;   1.468 ;   0.620  ; RR ; IC     ; 1      ; FF_X114_Y7_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]|clk ;
;   1.468 ;   0.000  ; RR ; CELL   ; 1      ; FF_X114_Y7_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]     ;
;   1.248 ;   -0.220 ;    ;        ;        ;                    ;            ; clock pessimism removed                                                                            ;
; 1.248   ; 0.000    ;    ;        ;        ;                    ;            ; clock uncertainty                                                                                  ;
; 1.313   ; 0.065    ;    ; uTh    ; 1      ; FF_X114_Y7_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|jtag_ir_reg[6]     ;
+---------+----------+----+--------+--------+--------------------+------------+----------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.3.0 Build 104 09/14/2022 SC Pro Edition
    Info: Processing started: Fri Nov  4 04:25:40 2022
    Info: System process ID: 19702
Info: Command: quartus_sta AddCSRDemo -c add --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:03.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'add_kernels/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'jtag.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'add.sdc'
Info (332104): Reading SDC File: 'ip/add_kernels/add_kernels_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'ip/add_kernels/add_kernels_master_0/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/p/psg/swip/releases5/acds/22.3/104/linux64/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 5.422
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     5.422               0.000         0      i_clk Slow 900mV 100C Model 
    Info (332119):     6.311               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.020               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.021               0.000         0      i_clk   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 4.789
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.789               0.000         0      i_clk   Slow 900mV 0C Model 
    Info (332119):    38.406               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.161
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.161               0.000         0      i_clk   Fast 900mV 0C Model 
    Info (332119):     0.484               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 4.495
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.495               0.000         0      i_clk   Slow 900mV 0C Model 
    Info (332119):    20.636               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 16.067 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 16.426 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 17.213 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 18 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 18
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 4, or 22.2%
    Info (332114): 
Worst Case Available Settling Time: 17.690 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 2244 megabytes
    Info: Processing ended: Fri Nov  4 04:25:47 2022
    Info: Elapsed time: 00:00:07
    Info: System process ID: 19702


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 0     ; 0    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 0     ; 0    ;
+---------------------------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; i_clk               ; i_clk               ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.422 ; 0.020 ; 4.789    ; 0.161   ; 4.495               ;
;  altera_reserved_tck ; 6.311 ; 0.020 ; 38.406   ; 0.484   ; 20.636              ;
;  i_clk               ; 5.422 ; 0.021 ; 4.789    ; 0.161   ; 4.495               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  i_clk               ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


