*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/435.gromacs-111B.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 2750364 heartbeat IPC: 3.63588 cumulative IPC: 3.63588 (Simulation time: 0 hr 0 min 21 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5377729 heartbeat IPC: 3.8061 cumulative IPC: 3.71904 (Simulation time: 0 hr 0 min 41 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 8102383 heartbeat IPC: 3.67019 cumulative IPC: 3.70261 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 10744358 heartbeat IPC: 3.78505 cumulative IPC: 3.72288 (Simulation time: 0 hr 1 min 21 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 13455026 heartbeat IPC: 3.68913 cumulative IPC: 3.71608 (Simulation time: 0 hr 1 min 42 sec) 

Warmup complete CPU 0 instructions: 50000004 cycles: 13455027 (Simulation time: 0 hr 1 min 42 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 19107915 heartbeat IPC: 1.76901 cumulative IPC: 1.76901 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 24604981 heartbeat IPC: 1.81915 cumulative IPC: 1.79373 (Simulation time: 0 hr 2 min 21 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 30858821 heartbeat IPC: 1.59902 cumulative IPC: 1.72376 (Simulation time: 0 hr 2 min 40 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 35679254 heartbeat IPC: 2.0745 cumulative IPC: 1.79984 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 42037347 heartbeat IPC: 1.5728 cumulative IPC: 1.74933 (Simulation time: 0 hr 18 min 41 sec) 
Finished CPU 0 instructions: 50000001 cycles: 28582321 cumulative IPC: 1.74933 (Simulation time: 0 hr 18 min 41 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.74933 instructions: 50000001 cycles: 28582321
cpu0_DTLB TOTAL     ACCESS:    8919005  HIT:    8834338  MISS:      84667
cpu0_DTLB LOAD      ACCESS:    6306791  HIT:    6229623  MISS:      77168
cpu0_DTLB RFO       ACCESS:    2612214  HIT:    2604715  MISS:       7499
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.21014 cycles
cpu0_ITLB TOTAL     ACCESS:    2666802  HIT:    2666802  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2666802  HIT:    2666802  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: nan cycles
cpu0_L1I TOTAL     ACCESS:    3771336  HIT:    3771336  MISS:          0
cpu0_L1I LOAD      ACCESS:    3771336  HIT:    3771336  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: nan cycles
cpu0_STLB TOTAL     ACCESS:      84667  HIT:      84614  MISS:         53
cpu0_STLB LOAD      ACCESS:      77168  HIT:      77147  MISS:         21
cpu0_STLB RFO       ACCESS:       7499  HIT:       7467  MISS:         32
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 221.774 cycles
cpu0_L1D TOTAL     ACCESS:   13417017  HIT:   12757734  MISS:     659283
cpu0_L1D LOAD      ACCESS:    7062932  HIT:    6422984  MISS:     639948
cpu0_L1D RFO       ACCESS:    6354032  HIT:    6334750  MISS:      19282
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:         53  HIT:          0  MISS:         53
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 12.3382 cycles
cpu0_L2C TOTAL     ACCESS:     779745  HIT:     760640  MISS:      19105
cpu0_L2C LOAD      ACCESS:     639917  HIT:     624021  MISS:      15896
cpu0_L2C RFO       ACCESS:      19275  HIT:      16135  MISS:       3140
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     120500  HIT:     120438  MISS:         62
cpu0_L2C TRANSLATION ACCESS:         53  HIT:         46  MISS:          7
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 44.9425 cycles
LLC TOTAL     ACCESS:      27627  HIT:      24434  MISS:       3193
LLC LOAD      ACCESS:      15869  HIT:      14505  MISS:       1364
LLC RFO       ACCESS:       3140  HIT:       1311  MISS:       1829
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       8611  HIT:       8611  MISS:          0
LLC TRANSLATION ACCESS:          7  HIT:          7  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 143.834 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        663  ROW_BUFFER_MISS:       2530
 DBUS AVG_CONGESTED_CYCLE:    3.59056
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


CPU 0 Branch Prediction Accuracy: 89.583% MPKI: 7.16658 Average ROB Occupancy at Mispredict: 35.3058
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.16658
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0