.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LED1 */
.set LED1__0__MASK, 0x20
.set LED1__0__PC, CYREG_PRT5_PC5
.set LED1__0__PORT, 5
.set LED1__0__SHIFT, 5
.set LED1__AG, CYREG_PRT5_AG
.set LED1__AMUX, CYREG_PRT5_AMUX
.set LED1__BIE, CYREG_PRT5_BIE
.set LED1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED1__BYP, CYREG_PRT5_BYP
.set LED1__CTL, CYREG_PRT5_CTL
.set LED1__DM0, CYREG_PRT5_DM0
.set LED1__DM1, CYREG_PRT5_DM1
.set LED1__DM2, CYREG_PRT5_DM2
.set LED1__DR, CYREG_PRT5_DR
.set LED1__INP_DIS, CYREG_PRT5_INP_DIS
.set LED1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT5_LCD_EN
.set LED1__MASK, 0x20
.set LED1__PORT, 5
.set LED1__PRT, CYREG_PRT5_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED1__PS, CYREG_PRT5_PS
.set LED1__SHIFT, 5
.set LED1__SLW, CYREG_PRT5_SLW

/* LED2 */
.set LED2__0__MASK, 0x40
.set LED2__0__PC, CYREG_PRT5_PC6
.set LED2__0__PORT, 5
.set LED2__0__SHIFT, 6
.set LED2__AG, CYREG_PRT5_AG
.set LED2__AMUX, CYREG_PRT5_AMUX
.set LED2__BIE, CYREG_PRT5_BIE
.set LED2__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED2__BYP, CYREG_PRT5_BYP
.set LED2__CTL, CYREG_PRT5_CTL
.set LED2__DM0, CYREG_PRT5_DM0
.set LED2__DM1, CYREG_PRT5_DM1
.set LED2__DM2, CYREG_PRT5_DM2
.set LED2__DR, CYREG_PRT5_DR
.set LED2__INP_DIS, CYREG_PRT5_INP_DIS
.set LED2__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT5_LCD_EN
.set LED2__MASK, 0x40
.set LED2__PORT, 5
.set LED2__PRT, CYREG_PRT5_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED2__PS, CYREG_PRT5_PS
.set LED2__SHIFT, 6
.set LED2__SLW, CYREG_PRT5_SLW

/* LED3 */
.set LED3__0__MASK, 0x80
.set LED3__0__PC, CYREG_PRT5_PC7
.set LED3__0__PORT, 5
.set LED3__0__SHIFT, 7
.set LED3__AG, CYREG_PRT5_AG
.set LED3__AMUX, CYREG_PRT5_AMUX
.set LED3__BIE, CYREG_PRT5_BIE
.set LED3__BIT_MASK, CYREG_PRT5_BIT_MASK
.set LED3__BYP, CYREG_PRT5_BYP
.set LED3__CTL, CYREG_PRT5_CTL
.set LED3__DM0, CYREG_PRT5_DM0
.set LED3__DM1, CYREG_PRT5_DM1
.set LED3__DM2, CYREG_PRT5_DM2
.set LED3__DR, CYREG_PRT5_DR
.set LED3__INP_DIS, CYREG_PRT5_INP_DIS
.set LED3__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT5_LCD_EN
.set LED3__MASK, 0x80
.set LED3__PORT, 5
.set LED3__PRT, CYREG_PRT5_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set LED3__PS, CYREG_PRT5_PS
.set LED3__SHIFT, 7
.set LED3__SLW, CYREG_PRT5_SLW

/* LED4 */
.set LED4__0__MASK, 0x08
.set LED4__0__PC, CYREG_PRT2_PC3
.set LED4__0__PORT, 2
.set LED4__0__SHIFT, 3
.set LED4__AG, CYREG_PRT2_AG
.set LED4__AMUX, CYREG_PRT2_AMUX
.set LED4__BIE, CYREG_PRT2_BIE
.set LED4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED4__BYP, CYREG_PRT2_BYP
.set LED4__CTL, CYREG_PRT2_CTL
.set LED4__DM0, CYREG_PRT2_DM0
.set LED4__DM1, CYREG_PRT2_DM1
.set LED4__DM2, CYREG_PRT2_DM2
.set LED4__DR, CYREG_PRT2_DR
.set LED4__INP_DIS, CYREG_PRT2_INP_DIS
.set LED4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT2_LCD_EN
.set LED4__MASK, 0x08
.set LED4__PORT, 2
.set LED4__PRT, CYREG_PRT2_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED4__PS, CYREG_PRT2_PS
.set LED4__SHIFT, 3
.set LED4__SLW, CYREG_PRT2_SLW

/* LED5 */
.set LED5__0__MASK, 0x10
.set LED5__0__PC, CYREG_PRT2_PC4
.set LED5__0__PORT, 2
.set LED5__0__SHIFT, 4
.set LED5__AG, CYREG_PRT2_AG
.set LED5__AMUX, CYREG_PRT2_AMUX
.set LED5__BIE, CYREG_PRT2_BIE
.set LED5__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED5__BYP, CYREG_PRT2_BYP
.set LED5__CTL, CYREG_PRT2_CTL
.set LED5__DM0, CYREG_PRT2_DM0
.set LED5__DM1, CYREG_PRT2_DM1
.set LED5__DM2, CYREG_PRT2_DM2
.set LED5__DR, CYREG_PRT2_DR
.set LED5__INP_DIS, CYREG_PRT2_INP_DIS
.set LED5__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED5__LCD_EN, CYREG_PRT2_LCD_EN
.set LED5__MASK, 0x10
.set LED5__PORT, 2
.set LED5__PRT, CYREG_PRT2_PRT
.set LED5__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED5__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED5__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED5__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED5__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED5__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED5__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED5__PS, CYREG_PRT2_PS
.set LED5__SHIFT, 4
.set LED5__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x80
.set Rx_1__0__PC, CYREG_PRT4_PC7
.set Rx_1__0__PORT, 4
.set Rx_1__0__SHIFT, 7
.set Rx_1__AG, CYREG_PRT4_AG
.set Rx_1__AMUX, CYREG_PRT4_AMUX
.set Rx_1__BIE, CYREG_PRT4_BIE
.set Rx_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Rx_1__BYP, CYREG_PRT4_BYP
.set Rx_1__CTL, CYREG_PRT4_CTL
.set Rx_1__DM0, CYREG_PRT4_DM0
.set Rx_1__DM1, CYREG_PRT4_DM1
.set Rx_1__DM2, CYREG_PRT4_DM2
.set Rx_1__DR, CYREG_PRT4_DR
.set Rx_1__INP_DIS, CYREG_PRT4_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT4_LCD_EN
.set Rx_1__MASK, 0x80
.set Rx_1__PORT, 4
.set Rx_1__PRT, CYREG_PRT4_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Rx_1__PS, CYREG_PRT4_PS
.set Rx_1__SHIFT, 7
.set Rx_1__SLW, CYREG_PRT4_SLW

/* Rx_2 */
.set Rx_2__0__MASK, 0x20
.set Rx_2__0__PC, CYREG_PRT1_PC5
.set Rx_2__0__PORT, 1
.set Rx_2__0__SHIFT, 5
.set Rx_2__AG, CYREG_PRT1_AG
.set Rx_2__AMUX, CYREG_PRT1_AMUX
.set Rx_2__BIE, CYREG_PRT1_BIE
.set Rx_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_2__BYP, CYREG_PRT1_BYP
.set Rx_2__CTL, CYREG_PRT1_CTL
.set Rx_2__DM0, CYREG_PRT1_DM0
.set Rx_2__DM1, CYREG_PRT1_DM1
.set Rx_2__DM2, CYREG_PRT1_DM2
.set Rx_2__DR, CYREG_PRT1_DR
.set Rx_2__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_2__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_2__MASK, 0x20
.set Rx_2__PORT, 1
.set Rx_2__PRT, CYREG_PRT1_PRT
.set Rx_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_2__PS, CYREG_PRT1_PS
.set Rx_2__SHIFT, 5
.set Rx_2__SLW, CYREG_PRT1_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x01
.set Tx_1__0__PC, CYREG_PRT6_PC0
.set Tx_1__0__PORT, 6
.set Tx_1__0__SHIFT, 0
.set Tx_1__AG, CYREG_PRT6_AG
.set Tx_1__AMUX, CYREG_PRT6_AMUX
.set Tx_1__BIE, CYREG_PRT6_BIE
.set Tx_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Tx_1__BYP, CYREG_PRT6_BYP
.set Tx_1__CTL, CYREG_PRT6_CTL
.set Tx_1__DM0, CYREG_PRT6_DM0
.set Tx_1__DM1, CYREG_PRT6_DM1
.set Tx_1__DM2, CYREG_PRT6_DM2
.set Tx_1__DR, CYREG_PRT6_DR
.set Tx_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Tx_1__MASK, 0x01
.set Tx_1__PORT, 6
.set Tx_1__PRT, CYREG_PRT6_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Tx_1__PS, CYREG_PRT6_PS
.set Tx_1__SHIFT, 0
.set Tx_1__SLW, CYREG_PRT6_SLW

/* ePin */
.set ePin__0__MASK, 0x80
.set ePin__0__PC, CYREG_PRT12_PC7
.set ePin__0__PORT, 12
.set ePin__0__SHIFT, 7
.set ePin__AG, CYREG_PRT12_AG
.set ePin__BIE, CYREG_PRT12_BIE
.set ePin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ePin__BYP, CYREG_PRT12_BYP
.set ePin__DM0, CYREG_PRT12_DM0
.set ePin__DM1, CYREG_PRT12_DM1
.set ePin__DM2, CYREG_PRT12_DM2
.set ePin__DR, CYREG_PRT12_DR
.set ePin__INP_DIS, CYREG_PRT12_INP_DIS
.set ePin__MASK, 0x80
.set ePin__PORT, 12
.set ePin__PRT, CYREG_PRT12_PRT
.set ePin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ePin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ePin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ePin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ePin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ePin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ePin__PS, CYREG_PRT12_PS
.set ePin__SHIFT, 7
.set ePin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ePin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ePin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ePin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ePin__SLW, CYREG_PRT12_SLW

/* pinA */
.set pinA__0__MASK, 0x01
.set pinA__0__PC, CYREG_PRT3_PC0
.set pinA__0__PORT, 3
.set pinA__0__SHIFT, 0
.set pinA__AG, CYREG_PRT3_AG
.set pinA__AMUX, CYREG_PRT3_AMUX
.set pinA__BIE, CYREG_PRT3_BIE
.set pinA__BIT_MASK, CYREG_PRT3_BIT_MASK
.set pinA__BYP, CYREG_PRT3_BYP
.set pinA__CTL, CYREG_PRT3_CTL
.set pinA__DM0, CYREG_PRT3_DM0
.set pinA__DM1, CYREG_PRT3_DM1
.set pinA__DM2, CYREG_PRT3_DM2
.set pinA__DR, CYREG_PRT3_DR
.set pinA__INP_DIS, CYREG_PRT3_INP_DIS
.set pinA__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set pinA__LCD_EN, CYREG_PRT3_LCD_EN
.set pinA__MASK, 0x01
.set pinA__PORT, 3
.set pinA__PRT, CYREG_PRT3_PRT
.set pinA__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set pinA__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set pinA__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set pinA__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set pinA__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set pinA__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set pinA__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set pinA__PS, CYREG_PRT3_PS
.set pinA__SHIFT, 0
.set pinA__SLW, CYREG_PRT3_SLW

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_1_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_1_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set PWM_1_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_1_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_1_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_1_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* PWM_2_PWMUDB */
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_2_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_2_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_2_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set PWM_2_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_2_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_2_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_2_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_2_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_2_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_2_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB05_F1

/* PWM_3_PWMUDB */
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_3_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_3_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_3_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set PWM_3_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_3_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_3_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_3_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_3_PWMUDB_genblk8_stsreg__5__MASK, 0x20
.set PWM_3_PWMUDB_genblk8_stsreg__5__POS, 5
.set PWM_3_PWMUDB_genblk8_stsreg__MASK, 0x2F
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB14_MSK
.set PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB14_ST
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB14_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB14_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB14_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB14_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB14_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB14_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB15_A0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB15_A1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB15_D0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB15_D1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB15_F0
.set PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB15_F1

/* PWM_4_PWMHW */
.set PWM_4_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_4_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_4_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_4_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_4_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_4_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_4_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_4_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_4_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_4_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_4_PWMHW__PM_ACT_MSK, 0x01
.set PWM_4_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_4_PWMHW__PM_STBY_MSK, 0x01
.set PWM_4_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_4_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_4_PWMHW__SR0, CYREG_TMR0_SR0

/* PWM_5_PWMHW */
.set PWM_5_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_5_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_5_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_5_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_5_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_5_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_5_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_5_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_5_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_5_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_5_PWMHW__PM_ACT_MSK, 0x02
.set PWM_5_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_5_PWMHW__PM_STBY_MSK, 0x02
.set PWM_5_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_5_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_5_PWMHW__SR0, CYREG_TMR1_SR0

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x02
.set isr_1__INTC_NUMBER, 1
.set isr_1__INTC_PRIOR_NUM, 1
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_3 */
.set isr_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_3__INTC_MASK, 0x04
.set isr_3__INTC_NUMBER, 2
.set isr_3__INTC_PRIOR_NUM, 2
.set isr_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_1_BUART */
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__0__MASK, 0x01
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__0__POS, 0
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__1__MASK, 0x02
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__1__POS, 1
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x03
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_1_BUART_sRX_RxSts__0__MASK, 0x01
.set UART_1_BUART_sRX_RxSts__0__POS, 0
.set UART_1_BUART_sRX_RxSts__1__MASK, 0x02
.set UART_1_BUART_sRX_RxSts__1__POS, 1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x3B
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x03
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x08
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x08

/* UART_2_BUART */
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB02_CTL
.set UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB02_CTL
.set UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB02_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_2_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set UART_2_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_2_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set UART_2_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_2_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set UART_2_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_2_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_2_BUART_sRX_RxSts__3__POS, 3
.set UART_2_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_2_BUART_sRX_RxSts__4__POS, 4
.set UART_2_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_2_BUART_sRX_RxSts__5__POS, 5
.set UART_2_BUART_sRX_RxSts__MASK, 0x38
.set UART_2_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_2_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB01_ST

/* UART_2_IntClock */
.set UART_2_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_2_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_2_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_2_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_2_IntClock__INDEX, 0x02
.set UART_2_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_2_IntClock__PM_ACT_MSK, 0x04
.set UART_2_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_2_IntClock__PM_STBY_MSK, 0x04

/* UART_2_RXInternalInterrupt */
.set UART_2_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_2_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_2_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_2_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_2_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_2_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_2_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_2_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* foot12 */
.set foot12__0__MASK, 0x80
.set foot12__0__PC, CYREG_PRT6_PC7
.set foot12__0__PORT, 6
.set foot12__0__SHIFT, 7
.set foot12__AG, CYREG_PRT6_AG
.set foot12__AMUX, CYREG_PRT6_AMUX
.set foot12__BIE, CYREG_PRT6_BIE
.set foot12__BIT_MASK, CYREG_PRT6_BIT_MASK
.set foot12__BYP, CYREG_PRT6_BYP
.set foot12__CTL, CYREG_PRT6_CTL
.set foot12__DM0, CYREG_PRT6_DM0
.set foot12__DM1, CYREG_PRT6_DM1
.set foot12__DM2, CYREG_PRT6_DM2
.set foot12__DR, CYREG_PRT6_DR
.set foot12__INP_DIS, CYREG_PRT6_INP_DIS
.set foot12__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set foot12__LCD_EN, CYREG_PRT6_LCD_EN
.set foot12__MASK, 0x80
.set foot12__PORT, 6
.set foot12__PRT, CYREG_PRT6_PRT
.set foot12__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set foot12__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set foot12__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set foot12__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set foot12__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set foot12__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set foot12__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set foot12__PS, CYREG_PRT6_PS
.set foot12__SHIFT, 7
.set foot12__SLW, CYREG_PRT6_SLW

/* foot34 */
.set foot34__0__MASK, 0x08
.set foot34__0__PC, CYREG_PRT0_PC3
.set foot34__0__PORT, 0
.set foot34__0__SHIFT, 3
.set foot34__AG, CYREG_PRT0_AG
.set foot34__AMUX, CYREG_PRT0_AMUX
.set foot34__BIE, CYREG_PRT0_BIE
.set foot34__BIT_MASK, CYREG_PRT0_BIT_MASK
.set foot34__BYP, CYREG_PRT0_BYP
.set foot34__CTL, CYREG_PRT0_CTL
.set foot34__DM0, CYREG_PRT0_DM0
.set foot34__DM1, CYREG_PRT0_DM1
.set foot34__DM2, CYREG_PRT0_DM2
.set foot34__DR, CYREG_PRT0_DR
.set foot34__INP_DIS, CYREG_PRT0_INP_DIS
.set foot34__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set foot34__LCD_EN, CYREG_PRT0_LCD_EN
.set foot34__MASK, 0x08
.set foot34__PORT, 0
.set foot34__PRT, CYREG_PRT0_PRT
.set foot34__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set foot34__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set foot34__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set foot34__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set foot34__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set foot34__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set foot34__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set foot34__PS, CYREG_PRT0_PS
.set foot34__SHIFT, 3
.set foot34__SLW, CYREG_PRT0_SLW

/* foot56 */
.set foot56__0__MASK, 0x10
.set foot56__0__PC, CYREG_PRT1_PC4
.set foot56__0__PORT, 1
.set foot56__0__SHIFT, 4
.set foot56__AG, CYREG_PRT1_AG
.set foot56__AMUX, CYREG_PRT1_AMUX
.set foot56__BIE, CYREG_PRT1_BIE
.set foot56__BIT_MASK, CYREG_PRT1_BIT_MASK
.set foot56__BYP, CYREG_PRT1_BYP
.set foot56__CTL, CYREG_PRT1_CTL
.set foot56__DM0, CYREG_PRT1_DM0
.set foot56__DM1, CYREG_PRT1_DM1
.set foot56__DM2, CYREG_PRT1_DM2
.set foot56__DR, CYREG_PRT1_DR
.set foot56__INP_DIS, CYREG_PRT1_INP_DIS
.set foot56__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set foot56__LCD_EN, CYREG_PRT1_LCD_EN
.set foot56__MASK, 0x10
.set foot56__PORT, 1
.set foot56__PRT, CYREG_PRT1_PRT
.set foot56__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set foot56__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set foot56__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set foot56__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set foot56__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set foot56__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set foot56__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set foot56__PS, CYREG_PRT1_PS
.set foot56__SHIFT, 4
.set foot56__SLW, CYREG_PRT1_SLW

/* foot78 */
.set foot78__0__MASK, 0x40
.set foot78__0__PC, CYREG_PRT4_PC6
.set foot78__0__PORT, 4
.set foot78__0__SHIFT, 6
.set foot78__AG, CYREG_PRT4_AG
.set foot78__AMUX, CYREG_PRT4_AMUX
.set foot78__BIE, CYREG_PRT4_BIE
.set foot78__BIT_MASK, CYREG_PRT4_BIT_MASK
.set foot78__BYP, CYREG_PRT4_BYP
.set foot78__CTL, CYREG_PRT4_CTL
.set foot78__DM0, CYREG_PRT4_DM0
.set foot78__DM1, CYREG_PRT4_DM1
.set foot78__DM2, CYREG_PRT4_DM2
.set foot78__DR, CYREG_PRT4_DR
.set foot78__INP_DIS, CYREG_PRT4_INP_DIS
.set foot78__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set foot78__LCD_EN, CYREG_PRT4_LCD_EN
.set foot78__MASK, 0x40
.set foot78__PORT, 4
.set foot78__PRT, CYREG_PRT4_PRT
.set foot78__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set foot78__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set foot78__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set foot78__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set foot78__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set foot78__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set foot78__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set foot78__PS, CYREG_PRT4_PS
.set foot78__SHIFT, 6
.set foot78__SLW, CYREG_PRT4_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x01
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x02
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x02

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x04
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x10
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x10

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x05
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x20
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x20

/* Timer_2_TimerHW */
.set Timer_2_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_2_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_2_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_2_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_2_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_2_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_2_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_2_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_2_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_2_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_2_TimerHW__PM_ACT_MSK, 0x04
.set Timer_2_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_2_TimerHW__PM_STBY_MSK, 0x04
.set Timer_2_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_2_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_2_TimerHW__SR0, CYREG_TMR2_SR0

/* Timer_3_TimerHW */
.set Timer_3_TimerHW__CAP0, CYREG_TMR3_CAP0
.set Timer_3_TimerHW__CAP1, CYREG_TMR3_CAP1
.set Timer_3_TimerHW__CFG0, CYREG_TMR3_CFG0
.set Timer_3_TimerHW__CFG1, CYREG_TMR3_CFG1
.set Timer_3_TimerHW__CFG2, CYREG_TMR3_CFG2
.set Timer_3_TimerHW__CNT_CMP0, CYREG_TMR3_CNT_CMP0
.set Timer_3_TimerHW__CNT_CMP1, CYREG_TMR3_CNT_CMP1
.set Timer_3_TimerHW__PER0, CYREG_TMR3_PER0
.set Timer_3_TimerHW__PER1, CYREG_TMR3_PER1
.set Timer_3_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_3_TimerHW__PM_ACT_MSK, 0x08
.set Timer_3_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_3_TimerHW__PM_STBY_MSK, 0x08
.set Timer_3_TimerHW__RT0, CYREG_TMR3_RT0
.set Timer_3_TimerHW__RT1, CYREG_TMR3_RT1
.set Timer_3_TimerHW__SR0, CYREG_TMR3_SR0

/* Enable_1 */
.set Enable_1__0__MASK, 0x20
.set Enable_1__0__PC, CYREG_PRT2_PC5
.set Enable_1__0__PORT, 2
.set Enable_1__0__SHIFT, 5
.set Enable_1__AG, CYREG_PRT2_AG
.set Enable_1__AMUX, CYREG_PRT2_AMUX
.set Enable_1__BIE, CYREG_PRT2_BIE
.set Enable_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Enable_1__BYP, CYREG_PRT2_BYP
.set Enable_1__CTL, CYREG_PRT2_CTL
.set Enable_1__DM0, CYREG_PRT2_DM0
.set Enable_1__DM1, CYREG_PRT2_DM1
.set Enable_1__DM2, CYREG_PRT2_DM2
.set Enable_1__DR, CYREG_PRT2_DR
.set Enable_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Enable_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Enable_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Enable_1__MASK, 0x20
.set Enable_1__PORT, 2
.set Enable_1__PRT, CYREG_PRT2_PRT
.set Enable_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Enable_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Enable_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Enable_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Enable_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Enable_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Enable_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Enable_1__PS, CYREG_PRT2_PS
.set Enable_1__SHIFT, 5
.set Enable_1__SLW, CYREG_PRT2_SLW

/* Enable_2 */
.set Enable_2__0__MASK, 0x20
.set Enable_2__0__PC, CYREG_PRT12_PC5
.set Enable_2__0__PORT, 12
.set Enable_2__0__SHIFT, 5
.set Enable_2__AG, CYREG_PRT12_AG
.set Enable_2__BIE, CYREG_PRT12_BIE
.set Enable_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Enable_2__BYP, CYREG_PRT12_BYP
.set Enable_2__DM0, CYREG_PRT12_DM0
.set Enable_2__DM1, CYREG_PRT12_DM1
.set Enable_2__DM2, CYREG_PRT12_DM2
.set Enable_2__DR, CYREG_PRT12_DR
.set Enable_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Enable_2__MASK, 0x20
.set Enable_2__PORT, 12
.set Enable_2__PRT, CYREG_PRT12_PRT
.set Enable_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Enable_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Enable_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Enable_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Enable_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Enable_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Enable_2__PS, CYREG_PRT12_PS
.set Enable_2__SHIFT, 5
.set Enable_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Enable_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Enable_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Enable_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Enable_2__SLW, CYREG_PRT12_SLW

/* Enable_3 */
.set Enable_3__0__MASK, 0x08
.set Enable_3__0__PC, CYREG_IO_PC_PRT15_PC3
.set Enable_3__0__PORT, 15
.set Enable_3__0__SHIFT, 3
.set Enable_3__AG, CYREG_PRT15_AG
.set Enable_3__AMUX, CYREG_PRT15_AMUX
.set Enable_3__BIE, CYREG_PRT15_BIE
.set Enable_3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Enable_3__BYP, CYREG_PRT15_BYP
.set Enable_3__CTL, CYREG_PRT15_CTL
.set Enable_3__DM0, CYREG_PRT15_DM0
.set Enable_3__DM1, CYREG_PRT15_DM1
.set Enable_3__DM2, CYREG_PRT15_DM2
.set Enable_3__DR, CYREG_PRT15_DR
.set Enable_3__INP_DIS, CYREG_PRT15_INP_DIS
.set Enable_3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Enable_3__LCD_EN, CYREG_PRT15_LCD_EN
.set Enable_3__MASK, 0x08
.set Enable_3__PORT, 15
.set Enable_3__PRT, CYREG_PRT15_PRT
.set Enable_3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Enable_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Enable_3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Enable_3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Enable_3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Enable_3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Enable_3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Enable_3__PS, CYREG_PRT15_PS
.set Enable_3__SHIFT, 3
.set Enable_3__SLW, CYREG_PRT15_SLW

/* Enable_4 */
.set Enable_4__0__MASK, 0x02
.set Enable_4__0__PC, CYREG_PRT4_PC1
.set Enable_4__0__PORT, 4
.set Enable_4__0__SHIFT, 1
.set Enable_4__AG, CYREG_PRT4_AG
.set Enable_4__AMUX, CYREG_PRT4_AMUX
.set Enable_4__BIE, CYREG_PRT4_BIE
.set Enable_4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Enable_4__BYP, CYREG_PRT4_BYP
.set Enable_4__CTL, CYREG_PRT4_CTL
.set Enable_4__DM0, CYREG_PRT4_DM0
.set Enable_4__DM1, CYREG_PRT4_DM1
.set Enable_4__DM2, CYREG_PRT4_DM2
.set Enable_4__DR, CYREG_PRT4_DR
.set Enable_4__INP_DIS, CYREG_PRT4_INP_DIS
.set Enable_4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Enable_4__LCD_EN, CYREG_PRT4_LCD_EN
.set Enable_4__MASK, 0x02
.set Enable_4__PORT, 4
.set Enable_4__PRT, CYREG_PRT4_PRT
.set Enable_4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Enable_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Enable_4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Enable_4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Enable_4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Enable_4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Enable_4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Enable_4__PS, CYREG_PRT4_PS
.set Enable_4__SHIFT, 1
.set Enable_4__SLW, CYREG_PRT4_SLW

/* Enable_5 */
.set Enable_5__0__MASK, 0x01
.set Enable_5__0__PC, CYREG_PRT5_PC0
.set Enable_5__0__PORT, 5
.set Enable_5__0__SHIFT, 0
.set Enable_5__AG, CYREG_PRT5_AG
.set Enable_5__AMUX, CYREG_PRT5_AMUX
.set Enable_5__BIE, CYREG_PRT5_BIE
.set Enable_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Enable_5__BYP, CYREG_PRT5_BYP
.set Enable_5__CTL, CYREG_PRT5_CTL
.set Enable_5__DM0, CYREG_PRT5_DM0
.set Enable_5__DM1, CYREG_PRT5_DM1
.set Enable_5__DM2, CYREG_PRT5_DM2
.set Enable_5__DR, CYREG_PRT5_DR
.set Enable_5__INP_DIS, CYREG_PRT5_INP_DIS
.set Enable_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Enable_5__LCD_EN, CYREG_PRT5_LCD_EN
.set Enable_5__MASK, 0x01
.set Enable_5__PORT, 5
.set Enable_5__PRT, CYREG_PRT5_PRT
.set Enable_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Enable_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Enable_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Enable_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Enable_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Enable_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Enable_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Enable_5__PS, CYREG_PRT5_PS
.set Enable_5__SHIFT, 0
.set Enable_5__SLW, CYREG_PRT5_SLW

/* Enable_6 */
.set Enable_6__0__MASK, 0x40
.set Enable_6__0__PC, CYREG_PRT1_PC6
.set Enable_6__0__PORT, 1
.set Enable_6__0__SHIFT, 6
.set Enable_6__AG, CYREG_PRT1_AG
.set Enable_6__AMUX, CYREG_PRT1_AMUX
.set Enable_6__BIE, CYREG_PRT1_BIE
.set Enable_6__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Enable_6__BYP, CYREG_PRT1_BYP
.set Enable_6__CTL, CYREG_PRT1_CTL
.set Enable_6__DM0, CYREG_PRT1_DM0
.set Enable_6__DM1, CYREG_PRT1_DM1
.set Enable_6__DM2, CYREG_PRT1_DM2
.set Enable_6__DR, CYREG_PRT1_DR
.set Enable_6__INP_DIS, CYREG_PRT1_INP_DIS
.set Enable_6__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Enable_6__LCD_EN, CYREG_PRT1_LCD_EN
.set Enable_6__MASK, 0x40
.set Enable_6__PORT, 1
.set Enable_6__PRT, CYREG_PRT1_PRT
.set Enable_6__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Enable_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Enable_6__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Enable_6__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Enable_6__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Enable_6__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Enable_6__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Enable_6__PS, CYREG_PRT1_PS
.set Enable_6__SHIFT, 6
.set Enable_6__SLW, CYREG_PRT1_SLW

/* Enable_7 */
.set Enable_7__0__MASK, 0x10
.set Enable_7__0__PC, CYREG_PRT0_PC4
.set Enable_7__0__PORT, 0
.set Enable_7__0__SHIFT, 4
.set Enable_7__AG, CYREG_PRT0_AG
.set Enable_7__AMUX, CYREG_PRT0_AMUX
.set Enable_7__BIE, CYREG_PRT0_BIE
.set Enable_7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Enable_7__BYP, CYREG_PRT0_BYP
.set Enable_7__CTL, CYREG_PRT0_CTL
.set Enable_7__DM0, CYREG_PRT0_DM0
.set Enable_7__DM1, CYREG_PRT0_DM1
.set Enable_7__DM2, CYREG_PRT0_DM2
.set Enable_7__DR, CYREG_PRT0_DR
.set Enable_7__INP_DIS, CYREG_PRT0_INP_DIS
.set Enable_7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Enable_7__LCD_EN, CYREG_PRT0_LCD_EN
.set Enable_7__MASK, 0x10
.set Enable_7__PORT, 0
.set Enable_7__PRT, CYREG_PRT0_PRT
.set Enable_7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Enable_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Enable_7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Enable_7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Enable_7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Enable_7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Enable_7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Enable_7__PS, CYREG_PRT0_PS
.set Enable_7__SHIFT, 4
.set Enable_7__SLW, CYREG_PRT0_SLW

/* Enable_8 */
.set Enable_8__0__MASK, 0x04
.set Enable_8__0__PC, CYREG_PRT4_PC2
.set Enable_8__0__PORT, 4
.set Enable_8__0__SHIFT, 2
.set Enable_8__AG, CYREG_PRT4_AG
.set Enable_8__AMUX, CYREG_PRT4_AMUX
.set Enable_8__BIE, CYREG_PRT4_BIE
.set Enable_8__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Enable_8__BYP, CYREG_PRT4_BYP
.set Enable_8__CTL, CYREG_PRT4_CTL
.set Enable_8__DM0, CYREG_PRT4_DM0
.set Enable_8__DM1, CYREG_PRT4_DM1
.set Enable_8__DM2, CYREG_PRT4_DM2
.set Enable_8__DR, CYREG_PRT4_DR
.set Enable_8__INP_DIS, CYREG_PRT4_INP_DIS
.set Enable_8__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Enable_8__LCD_EN, CYREG_PRT4_LCD_EN
.set Enable_8__MASK, 0x04
.set Enable_8__PORT, 4
.set Enable_8__PRT, CYREG_PRT4_PRT
.set Enable_8__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Enable_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Enable_8__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Enable_8__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Enable_8__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Enable_8__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Enable_8__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Enable_8__PS, CYREG_PRT4_PS
.set Enable_8__SHIFT, 2
.set Enable_8__SLW, CYREG_PRT4_SLW

/* startPin */
.set startPin__0__MASK, 0x10
.set startPin__0__PC, CYREG_PRT5_PC4
.set startPin__0__PORT, 5
.set startPin__0__SHIFT, 4
.set startPin__AG, CYREG_PRT5_AG
.set startPin__AMUX, CYREG_PRT5_AMUX
.set startPin__BIE, CYREG_PRT5_BIE
.set startPin__BIT_MASK, CYREG_PRT5_BIT_MASK
.set startPin__BYP, CYREG_PRT5_BYP
.set startPin__CTL, CYREG_PRT5_CTL
.set startPin__DM0, CYREG_PRT5_DM0
.set startPin__DM1, CYREG_PRT5_DM1
.set startPin__DM2, CYREG_PRT5_DM2
.set startPin__DR, CYREG_PRT5_DR
.set startPin__INP_DIS, CYREG_PRT5_INP_DIS
.set startPin__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set startPin__LCD_EN, CYREG_PRT5_LCD_EN
.set startPin__MASK, 0x10
.set startPin__PORT, 5
.set startPin__PRT, CYREG_PRT5_PRT
.set startPin__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set startPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set startPin__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set startPin__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set startPin__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set startPin__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set startPin__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set startPin__PS, CYREG_PRT5_PS
.set startPin__SHIFT, 4
.set startPin__SLW, CYREG_PRT5_SLW

/* Counter_1_CounterUDB */
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Counter_1_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Counter_1_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Counter_1_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Counter_1_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Counter_1_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Counter_1_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Counter_1_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Counter_1_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Counter_1_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Counter_1_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Counter_1_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Counter_1_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB03_F1
.set Counter_1_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set Counter_1_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* Counter_2_CounterUDB */
.set Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Counter_2_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Counter_2_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Counter_2_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Counter_2_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Counter_2_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Counter_2_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Counter_2_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Counter_2_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Counter_2_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Counter_2_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Counter_2_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Counter_2_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Counter_2_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Counter_2_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Counter_2_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Counter_2_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB09_A0
.set Counter_2_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB09_A1
.set Counter_2_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Counter_2_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB09_D0
.set Counter_2_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB09_D1
.set Counter_2_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Counter_2_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Counter_2_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB09_F0
.set Counter_2_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB09_F1
.set Counter_2_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Counter_2_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Counter_2_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Counter_2_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST

/* Counter_3_CounterUDB */
.set Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Counter_3_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Counter_3_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Counter_3_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Counter_3_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Counter_3_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Counter_3_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Counter_3_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Counter_3_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Counter_3_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Counter_3_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Counter_3_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Counter_3_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Counter_3_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Counter_3_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Counter_3_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Counter_3_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Counter_3_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Counter_3_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Counter_3_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Counter_3_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Counter_3_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Counter_3_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB07_F1
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Counter_3_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_3_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB08_ST

/* Counter_4_CounterUDB */
.set Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Counter_4_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Counter_4_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Counter_4_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Counter_4_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Counter_4_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Counter_4_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Counter_4_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Counter_4_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Counter_4_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Counter_4_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Counter_4_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Counter_4_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Counter_4_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Counter_4_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Counter_4_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Counter_4_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Counter_4_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Counter_4_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Counter_4_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_4_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Counter_4_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Counter_4_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Counter_4_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_4_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_4_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Counter_4_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* Counter_5_CounterUDB */
.set Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Counter_5_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Counter_5_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Counter_5_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Counter_5_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Counter_5_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Counter_5_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Counter_5_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Counter_5_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_5_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Counter_5_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Counter_5_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Counter_5_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_5_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Counter_5_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Counter_5_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Counter_5_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Counter_5_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Counter_5_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Counter_5_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Counter_5_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Counter_5_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Counter_5_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Counter_5_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Counter_5_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Counter_5_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_5_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_5_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Counter_5_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* Counter_6_CounterUDB */
.set Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Counter_6_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Counter_6_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Counter_6_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Counter_6_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Counter_6_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Counter_6_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Counter_6_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Counter_6_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Counter_6_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Counter_6_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Counter_6_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Counter_6_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Counter_6_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Counter_6_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Counter_6_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Counter_6_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Counter_6_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Counter_6_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Counter_6_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Counter_6_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Counter_6_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set Counter_6_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Counter_6_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Counter_6_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Counter_6_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* Counter_7_CounterUDB */
.set Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Counter_7_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Counter_7_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Counter_7_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Counter_7_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Counter_7_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Counter_7_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Counter_7_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Counter_7_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Counter_7_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Counter_7_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Counter_7_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Counter_7_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_7_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Counter_7_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Counter_7_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Counter_7_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Counter_7_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Counter_7_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Counter_7_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Counter_7_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Counter_7_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Counter_7_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Counter_7_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Counter_7_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Counter_7_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Counter_7_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Counter_7_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Counter_7_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* Counter_8_CounterUDB */
.set Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Counter_8_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Counter_8_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Counter_8_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Counter_8_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Counter_8_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Counter_8_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Counter_8_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Counter_8_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Counter_8_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Counter_8_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Counter_8_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Counter_8_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Counter_8_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Counter_8_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Counter_8_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Counter_8_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Counter_8_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Counter_8_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Counter_8_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Counter_8_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Counter_8_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Counter_8_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Counter_8_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Counter_8_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Counter_8_CounterUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__1__MASK, 0x02
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__1__POS, 1
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__6__MASK, 0x40
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__6__POS, 6
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK, 0x6F
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Counter_8_CounterUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB10_ST

/* MotorPWM_1 */
.set MotorPWM_1__0__MASK, 0x40
.set MotorPWM_1__0__PC, CYREG_PRT2_PC6
.set MotorPWM_1__0__PORT, 2
.set MotorPWM_1__0__SHIFT, 6
.set MotorPWM_1__AG, CYREG_PRT2_AG
.set MotorPWM_1__AMUX, CYREG_PRT2_AMUX
.set MotorPWM_1__BIE, CYREG_PRT2_BIE
.set MotorPWM_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MotorPWM_1__BYP, CYREG_PRT2_BYP
.set MotorPWM_1__CTL, CYREG_PRT2_CTL
.set MotorPWM_1__DM0, CYREG_PRT2_DM0
.set MotorPWM_1__DM1, CYREG_PRT2_DM1
.set MotorPWM_1__DM2, CYREG_PRT2_DM2
.set MotorPWM_1__DR, CYREG_PRT2_DR
.set MotorPWM_1__INP_DIS, CYREG_PRT2_INP_DIS
.set MotorPWM_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MotorPWM_1__LCD_EN, CYREG_PRT2_LCD_EN
.set MotorPWM_1__MASK, 0x40
.set MotorPWM_1__PORT, 2
.set MotorPWM_1__PRT, CYREG_PRT2_PRT
.set MotorPWM_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MotorPWM_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MotorPWM_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MotorPWM_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MotorPWM_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MotorPWM_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MotorPWM_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MotorPWM_1__PS, CYREG_PRT2_PS
.set MotorPWM_1__SHIFT, 6
.set MotorPWM_1__SLW, CYREG_PRT2_SLW

/* MotorPWM_2 */
.set MotorPWM_2__0__MASK, 0x10
.set MotorPWM_2__0__PC, CYREG_PRT6_PC4
.set MotorPWM_2__0__PORT, 6
.set MotorPWM_2__0__SHIFT, 4
.set MotorPWM_2__AG, CYREG_PRT6_AG
.set MotorPWM_2__AMUX, CYREG_PRT6_AMUX
.set MotorPWM_2__BIE, CYREG_PRT6_BIE
.set MotorPWM_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set MotorPWM_2__BYP, CYREG_PRT6_BYP
.set MotorPWM_2__CTL, CYREG_PRT6_CTL
.set MotorPWM_2__DM0, CYREG_PRT6_DM0
.set MotorPWM_2__DM1, CYREG_PRT6_DM1
.set MotorPWM_2__DM2, CYREG_PRT6_DM2
.set MotorPWM_2__DR, CYREG_PRT6_DR
.set MotorPWM_2__INP_DIS, CYREG_PRT6_INP_DIS
.set MotorPWM_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set MotorPWM_2__LCD_EN, CYREG_PRT6_LCD_EN
.set MotorPWM_2__MASK, 0x10
.set MotorPWM_2__PORT, 6
.set MotorPWM_2__PRT, CYREG_PRT6_PRT
.set MotorPWM_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set MotorPWM_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set MotorPWM_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set MotorPWM_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set MotorPWM_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set MotorPWM_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set MotorPWM_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set MotorPWM_2__PS, CYREG_PRT6_PS
.set MotorPWM_2__SHIFT, 4
.set MotorPWM_2__SLW, CYREG_PRT6_SLW

/* MotorPWM_3 */
.set MotorPWM_3__0__MASK, 0x04
.set MotorPWM_3__0__PC, CYREG_PRT12_PC2
.set MotorPWM_3__0__PORT, 12
.set MotorPWM_3__0__SHIFT, 2
.set MotorPWM_3__AG, CYREG_PRT12_AG
.set MotorPWM_3__BIE, CYREG_PRT12_BIE
.set MotorPWM_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MotorPWM_3__BYP, CYREG_PRT12_BYP
.set MotorPWM_3__DM0, CYREG_PRT12_DM0
.set MotorPWM_3__DM1, CYREG_PRT12_DM1
.set MotorPWM_3__DM2, CYREG_PRT12_DM2
.set MotorPWM_3__DR, CYREG_PRT12_DR
.set MotorPWM_3__INP_DIS, CYREG_PRT12_INP_DIS
.set MotorPWM_3__MASK, 0x04
.set MotorPWM_3__PORT, 12
.set MotorPWM_3__PRT, CYREG_PRT12_PRT
.set MotorPWM_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MotorPWM_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MotorPWM_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MotorPWM_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MotorPWM_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MotorPWM_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MotorPWM_3__PS, CYREG_PRT12_PS
.set MotorPWM_3__SHIFT, 2
.set MotorPWM_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MotorPWM_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MotorPWM_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MotorPWM_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MotorPWM_3__SLW, CYREG_PRT12_SLW

/* MotorPWM_4 */
.set MotorPWM_4__0__MASK, 0x01
.set MotorPWM_4__0__PC, CYREG_PRT0_PC0
.set MotorPWM_4__0__PORT, 0
.set MotorPWM_4__0__SHIFT, 0
.set MotorPWM_4__AG, CYREG_PRT0_AG
.set MotorPWM_4__AMUX, CYREG_PRT0_AMUX
.set MotorPWM_4__BIE, CYREG_PRT0_BIE
.set MotorPWM_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MotorPWM_4__BYP, CYREG_PRT0_BYP
.set MotorPWM_4__CTL, CYREG_PRT0_CTL
.set MotorPWM_4__DM0, CYREG_PRT0_DM0
.set MotorPWM_4__DM1, CYREG_PRT0_DM1
.set MotorPWM_4__DM2, CYREG_PRT0_DM2
.set MotorPWM_4__DR, CYREG_PRT0_DR
.set MotorPWM_4__INP_DIS, CYREG_PRT0_INP_DIS
.set MotorPWM_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MotorPWM_4__LCD_EN, CYREG_PRT0_LCD_EN
.set MotorPWM_4__MASK, 0x01
.set MotorPWM_4__PORT, 0
.set MotorPWM_4__PRT, CYREG_PRT0_PRT
.set MotorPWM_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MotorPWM_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MotorPWM_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MotorPWM_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MotorPWM_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MotorPWM_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MotorPWM_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MotorPWM_4__PS, CYREG_PRT0_PS
.set MotorPWM_4__SHIFT, 0
.set MotorPWM_4__SLW, CYREG_PRT0_SLW

/* MotorPWM_5 */
.set MotorPWM_5__0__MASK, 0x02
.set MotorPWM_5__0__PC, CYREG_PRT5_PC1
.set MotorPWM_5__0__PORT, 5
.set MotorPWM_5__0__SHIFT, 1
.set MotorPWM_5__AG, CYREG_PRT5_AG
.set MotorPWM_5__AMUX, CYREG_PRT5_AMUX
.set MotorPWM_5__BIE, CYREG_PRT5_BIE
.set MotorPWM_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set MotorPWM_5__BYP, CYREG_PRT5_BYP
.set MotorPWM_5__CTL, CYREG_PRT5_CTL
.set MotorPWM_5__DM0, CYREG_PRT5_DM0
.set MotorPWM_5__DM1, CYREG_PRT5_DM1
.set MotorPWM_5__DM2, CYREG_PRT5_DM2
.set MotorPWM_5__DR, CYREG_PRT5_DR
.set MotorPWM_5__INP_DIS, CYREG_PRT5_INP_DIS
.set MotorPWM_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set MotorPWM_5__LCD_EN, CYREG_PRT5_LCD_EN
.set MotorPWM_5__MASK, 0x02
.set MotorPWM_5__PORT, 5
.set MotorPWM_5__PRT, CYREG_PRT5_PRT
.set MotorPWM_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set MotorPWM_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set MotorPWM_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set MotorPWM_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set MotorPWM_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set MotorPWM_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set MotorPWM_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set MotorPWM_5__PS, CYREG_PRT5_PS
.set MotorPWM_5__SHIFT, 1
.set MotorPWM_5__SLW, CYREG_PRT5_SLW

/* MotorPWM_6 */
.set MotorPWM_6__0__MASK, 0x40
.set MotorPWM_6__0__PC, CYREG_PRT12_PC6
.set MotorPWM_6__0__PORT, 12
.set MotorPWM_6__0__SHIFT, 6
.set MotorPWM_6__AG, CYREG_PRT12_AG
.set MotorPWM_6__BIE, CYREG_PRT12_BIE
.set MotorPWM_6__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MotorPWM_6__BYP, CYREG_PRT12_BYP
.set MotorPWM_6__DM0, CYREG_PRT12_DM0
.set MotorPWM_6__DM1, CYREG_PRT12_DM1
.set MotorPWM_6__DM2, CYREG_PRT12_DM2
.set MotorPWM_6__DR, CYREG_PRT12_DR
.set MotorPWM_6__INP_DIS, CYREG_PRT12_INP_DIS
.set MotorPWM_6__MASK, 0x40
.set MotorPWM_6__PORT, 12
.set MotorPWM_6__PRT, CYREG_PRT12_PRT
.set MotorPWM_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MotorPWM_6__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MotorPWM_6__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MotorPWM_6__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MotorPWM_6__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MotorPWM_6__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MotorPWM_6__PS, CYREG_PRT12_PS
.set MotorPWM_6__SHIFT, 6
.set MotorPWM_6__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MotorPWM_6__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MotorPWM_6__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MotorPWM_6__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MotorPWM_6__SLW, CYREG_PRT12_SLW

/* MotorPWM_7 */
.set MotorPWM_7__0__MASK, 0x20
.set MotorPWM_7__0__PC, CYREG_PRT0_PC5
.set MotorPWM_7__0__PORT, 0
.set MotorPWM_7__0__SHIFT, 5
.set MotorPWM_7__AG, CYREG_PRT0_AG
.set MotorPWM_7__AMUX, CYREG_PRT0_AMUX
.set MotorPWM_7__BIE, CYREG_PRT0_BIE
.set MotorPWM_7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MotorPWM_7__BYP, CYREG_PRT0_BYP
.set MotorPWM_7__CTL, CYREG_PRT0_CTL
.set MotorPWM_7__DM0, CYREG_PRT0_DM0
.set MotorPWM_7__DM1, CYREG_PRT0_DM1
.set MotorPWM_7__DM2, CYREG_PRT0_DM2
.set MotorPWM_7__DR, CYREG_PRT0_DR
.set MotorPWM_7__INP_DIS, CYREG_PRT0_INP_DIS
.set MotorPWM_7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MotorPWM_7__LCD_EN, CYREG_PRT0_LCD_EN
.set MotorPWM_7__MASK, 0x20
.set MotorPWM_7__PORT, 0
.set MotorPWM_7__PRT, CYREG_PRT0_PRT
.set MotorPWM_7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MotorPWM_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MotorPWM_7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MotorPWM_7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MotorPWM_7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MotorPWM_7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MotorPWM_7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MotorPWM_7__PS, CYREG_PRT0_PS
.set MotorPWM_7__SHIFT, 5
.set MotorPWM_7__SLW, CYREG_PRT0_SLW

/* MotorPWM_8 */
.set MotorPWM_8__0__MASK, 0x08
.set MotorPWM_8__0__PC, CYREG_PRT4_PC3
.set MotorPWM_8__0__PORT, 4
.set MotorPWM_8__0__SHIFT, 3
.set MotorPWM_8__AG, CYREG_PRT4_AG
.set MotorPWM_8__AMUX, CYREG_PRT4_AMUX
.set MotorPWM_8__BIE, CYREG_PRT4_BIE
.set MotorPWM_8__BIT_MASK, CYREG_PRT4_BIT_MASK
.set MotorPWM_8__BYP, CYREG_PRT4_BYP
.set MotorPWM_8__CTL, CYREG_PRT4_CTL
.set MotorPWM_8__DM0, CYREG_PRT4_DM0
.set MotorPWM_8__DM1, CYREG_PRT4_DM1
.set MotorPWM_8__DM2, CYREG_PRT4_DM2
.set MotorPWM_8__DR, CYREG_PRT4_DR
.set MotorPWM_8__INP_DIS, CYREG_PRT4_INP_DIS
.set MotorPWM_8__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set MotorPWM_8__LCD_EN, CYREG_PRT4_LCD_EN
.set MotorPWM_8__MASK, 0x08
.set MotorPWM_8__PORT, 4
.set MotorPWM_8__PRT, CYREG_PRT4_PRT
.set MotorPWM_8__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set MotorPWM_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set MotorPWM_8__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set MotorPWM_8__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set MotorPWM_8__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set MotorPWM_8__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set MotorPWM_8__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set MotorPWM_8__PS, CYREG_PRT4_PS
.set MotorPWM_8__SHIFT, 3
.set MotorPWM_8__SLW, CYREG_PRT4_SLW

/* Encoder_1_A */
.set Encoder_1_A__0__MASK, 0x80
.set Encoder_1_A__0__PC, CYREG_PRT2_PC7
.set Encoder_1_A__0__PORT, 2
.set Encoder_1_A__0__SHIFT, 7
.set Encoder_1_A__AG, CYREG_PRT2_AG
.set Encoder_1_A__AMUX, CYREG_PRT2_AMUX
.set Encoder_1_A__BIE, CYREG_PRT2_BIE
.set Encoder_1_A__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Encoder_1_A__BYP, CYREG_PRT2_BYP
.set Encoder_1_A__CTL, CYREG_PRT2_CTL
.set Encoder_1_A__DM0, CYREG_PRT2_DM0
.set Encoder_1_A__DM1, CYREG_PRT2_DM1
.set Encoder_1_A__DM2, CYREG_PRT2_DM2
.set Encoder_1_A__DR, CYREG_PRT2_DR
.set Encoder_1_A__INP_DIS, CYREG_PRT2_INP_DIS
.set Encoder_1_A__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Encoder_1_A__LCD_EN, CYREG_PRT2_LCD_EN
.set Encoder_1_A__MASK, 0x80
.set Encoder_1_A__PORT, 2
.set Encoder_1_A__PRT, CYREG_PRT2_PRT
.set Encoder_1_A__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Encoder_1_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Encoder_1_A__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Encoder_1_A__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Encoder_1_A__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Encoder_1_A__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Encoder_1_A__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Encoder_1_A__PS, CYREG_PRT2_PS
.set Encoder_1_A__SHIFT, 7
.set Encoder_1_A__SLW, CYREG_PRT2_SLW

/* Encoder_1_B */
.set Encoder_1_B__0__MASK, 0x10
.set Encoder_1_B__0__PC, CYREG_PRT12_PC4
.set Encoder_1_B__0__PORT, 12
.set Encoder_1_B__0__SHIFT, 4
.set Encoder_1_B__AG, CYREG_PRT12_AG
.set Encoder_1_B__BIE, CYREG_PRT12_BIE
.set Encoder_1_B__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Encoder_1_B__BYP, CYREG_PRT12_BYP
.set Encoder_1_B__DM0, CYREG_PRT12_DM0
.set Encoder_1_B__DM1, CYREG_PRT12_DM1
.set Encoder_1_B__DM2, CYREG_PRT12_DM2
.set Encoder_1_B__DR, CYREG_PRT12_DR
.set Encoder_1_B__INP_DIS, CYREG_PRT12_INP_DIS
.set Encoder_1_B__MASK, 0x10
.set Encoder_1_B__PORT, 12
.set Encoder_1_B__PRT, CYREG_PRT12_PRT
.set Encoder_1_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Encoder_1_B__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Encoder_1_B__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Encoder_1_B__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Encoder_1_B__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Encoder_1_B__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Encoder_1_B__PS, CYREG_PRT12_PS
.set Encoder_1_B__SHIFT, 4
.set Encoder_1_B__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Encoder_1_B__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Encoder_1_B__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Encoder_1_B__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Encoder_1_B__SLW, CYREG_PRT12_SLW

/* Encoder_2_A */
.set Encoder_2_A__0__MASK, 0x20
.set Encoder_2_A__0__PC, CYREG_PRT6_PC5
.set Encoder_2_A__0__PORT, 6
.set Encoder_2_A__0__SHIFT, 5
.set Encoder_2_A__AG, CYREG_PRT6_AG
.set Encoder_2_A__AMUX, CYREG_PRT6_AMUX
.set Encoder_2_A__BIE, CYREG_PRT6_BIE
.set Encoder_2_A__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Encoder_2_A__BYP, CYREG_PRT6_BYP
.set Encoder_2_A__CTL, CYREG_PRT6_CTL
.set Encoder_2_A__DM0, CYREG_PRT6_DM0
.set Encoder_2_A__DM1, CYREG_PRT6_DM1
.set Encoder_2_A__DM2, CYREG_PRT6_DM2
.set Encoder_2_A__DR, CYREG_PRT6_DR
.set Encoder_2_A__INP_DIS, CYREG_PRT6_INP_DIS
.set Encoder_2_A__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Encoder_2_A__LCD_EN, CYREG_PRT6_LCD_EN
.set Encoder_2_A__MASK, 0x20
.set Encoder_2_A__PORT, 6
.set Encoder_2_A__PRT, CYREG_PRT6_PRT
.set Encoder_2_A__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Encoder_2_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Encoder_2_A__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Encoder_2_A__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Encoder_2_A__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Encoder_2_A__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Encoder_2_A__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Encoder_2_A__PS, CYREG_PRT6_PS
.set Encoder_2_A__SHIFT, 5
.set Encoder_2_A__SLW, CYREG_PRT6_SLW

/* Encoder_2_B */
.set Encoder_2_B__0__MASK, 0x40
.set Encoder_2_B__0__PC, CYREG_PRT6_PC6
.set Encoder_2_B__0__PORT, 6
.set Encoder_2_B__0__SHIFT, 6
.set Encoder_2_B__AG, CYREG_PRT6_AG
.set Encoder_2_B__AMUX, CYREG_PRT6_AMUX
.set Encoder_2_B__BIE, CYREG_PRT6_BIE
.set Encoder_2_B__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Encoder_2_B__BYP, CYREG_PRT6_BYP
.set Encoder_2_B__CTL, CYREG_PRT6_CTL
.set Encoder_2_B__DM0, CYREG_PRT6_DM0
.set Encoder_2_B__DM1, CYREG_PRT6_DM1
.set Encoder_2_B__DM2, CYREG_PRT6_DM2
.set Encoder_2_B__DR, CYREG_PRT6_DR
.set Encoder_2_B__INP_DIS, CYREG_PRT6_INP_DIS
.set Encoder_2_B__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Encoder_2_B__LCD_EN, CYREG_PRT6_LCD_EN
.set Encoder_2_B__MASK, 0x40
.set Encoder_2_B__PORT, 6
.set Encoder_2_B__PRT, CYREG_PRT6_PRT
.set Encoder_2_B__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Encoder_2_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Encoder_2_B__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Encoder_2_B__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Encoder_2_B__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Encoder_2_B__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Encoder_2_B__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Encoder_2_B__PS, CYREG_PRT6_PS
.set Encoder_2_B__SHIFT, 6
.set Encoder_2_B__SLW, CYREG_PRT6_SLW

/* Encoder_3_A */
.set Encoder_3_A__0__MASK, 0x08
.set Encoder_3_A__0__PC, CYREG_PRT12_PC3
.set Encoder_3_A__0__PORT, 12
.set Encoder_3_A__0__SHIFT, 3
.set Encoder_3_A__AG, CYREG_PRT12_AG
.set Encoder_3_A__BIE, CYREG_PRT12_BIE
.set Encoder_3_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Encoder_3_A__BYP, CYREG_PRT12_BYP
.set Encoder_3_A__DM0, CYREG_PRT12_DM0
.set Encoder_3_A__DM1, CYREG_PRT12_DM1
.set Encoder_3_A__DM2, CYREG_PRT12_DM2
.set Encoder_3_A__DR, CYREG_PRT12_DR
.set Encoder_3_A__INP_DIS, CYREG_PRT12_INP_DIS
.set Encoder_3_A__MASK, 0x08
.set Encoder_3_A__PORT, 12
.set Encoder_3_A__PRT, CYREG_PRT12_PRT
.set Encoder_3_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Encoder_3_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Encoder_3_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Encoder_3_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Encoder_3_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Encoder_3_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Encoder_3_A__PS, CYREG_PRT12_PS
.set Encoder_3_A__SHIFT, 3
.set Encoder_3_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Encoder_3_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Encoder_3_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Encoder_3_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Encoder_3_A__SLW, CYREG_PRT12_SLW

/* Encoder_3_B */
.set Encoder_3_B__0__MASK, 0x01
.set Encoder_3_B__0__PC, CYREG_PRT4_PC0
.set Encoder_3_B__0__PORT, 4
.set Encoder_3_B__0__SHIFT, 0
.set Encoder_3_B__AG, CYREG_PRT4_AG
.set Encoder_3_B__AMUX, CYREG_PRT4_AMUX
.set Encoder_3_B__BIE, CYREG_PRT4_BIE
.set Encoder_3_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Encoder_3_B__BYP, CYREG_PRT4_BYP
.set Encoder_3_B__CTL, CYREG_PRT4_CTL
.set Encoder_3_B__DM0, CYREG_PRT4_DM0
.set Encoder_3_B__DM1, CYREG_PRT4_DM1
.set Encoder_3_B__DM2, CYREG_PRT4_DM2
.set Encoder_3_B__DR, CYREG_PRT4_DR
.set Encoder_3_B__INP_DIS, CYREG_PRT4_INP_DIS
.set Encoder_3_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Encoder_3_B__LCD_EN, CYREG_PRT4_LCD_EN
.set Encoder_3_B__MASK, 0x01
.set Encoder_3_B__PORT, 4
.set Encoder_3_B__PRT, CYREG_PRT4_PRT
.set Encoder_3_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Encoder_3_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Encoder_3_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Encoder_3_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Encoder_3_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Encoder_3_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Encoder_3_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Encoder_3_B__PS, CYREG_PRT4_PS
.set Encoder_3_B__SHIFT, 0
.set Encoder_3_B__SLW, CYREG_PRT4_SLW

/* Encoder_4_A */
.set Encoder_4_A__0__MASK, 0x02
.set Encoder_4_A__0__PC, CYREG_PRT0_PC1
.set Encoder_4_A__0__PORT, 0
.set Encoder_4_A__0__SHIFT, 1
.set Encoder_4_A__AG, CYREG_PRT0_AG
.set Encoder_4_A__AMUX, CYREG_PRT0_AMUX
.set Encoder_4_A__BIE, CYREG_PRT0_BIE
.set Encoder_4_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Encoder_4_A__BYP, CYREG_PRT0_BYP
.set Encoder_4_A__CTL, CYREG_PRT0_CTL
.set Encoder_4_A__DM0, CYREG_PRT0_DM0
.set Encoder_4_A__DM1, CYREG_PRT0_DM1
.set Encoder_4_A__DM2, CYREG_PRT0_DM2
.set Encoder_4_A__DR, CYREG_PRT0_DR
.set Encoder_4_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Encoder_4_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Encoder_4_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Encoder_4_A__MASK, 0x02
.set Encoder_4_A__PORT, 0
.set Encoder_4_A__PRT, CYREG_PRT0_PRT
.set Encoder_4_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Encoder_4_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Encoder_4_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Encoder_4_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Encoder_4_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Encoder_4_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Encoder_4_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Encoder_4_A__PS, CYREG_PRT0_PS
.set Encoder_4_A__SHIFT, 1
.set Encoder_4_A__SLW, CYREG_PRT0_SLW

/* Encoder_4_B */
.set Encoder_4_B__0__MASK, 0x04
.set Encoder_4_B__0__PC, CYREG_PRT0_PC2
.set Encoder_4_B__0__PORT, 0
.set Encoder_4_B__0__SHIFT, 2
.set Encoder_4_B__AG, CYREG_PRT0_AG
.set Encoder_4_B__AMUX, CYREG_PRT0_AMUX
.set Encoder_4_B__BIE, CYREG_PRT0_BIE
.set Encoder_4_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Encoder_4_B__BYP, CYREG_PRT0_BYP
.set Encoder_4_B__CTL, CYREG_PRT0_CTL
.set Encoder_4_B__DM0, CYREG_PRT0_DM0
.set Encoder_4_B__DM1, CYREG_PRT0_DM1
.set Encoder_4_B__DM2, CYREG_PRT0_DM2
.set Encoder_4_B__DR, CYREG_PRT0_DR
.set Encoder_4_B__INP_DIS, CYREG_PRT0_INP_DIS
.set Encoder_4_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Encoder_4_B__LCD_EN, CYREG_PRT0_LCD_EN
.set Encoder_4_B__MASK, 0x04
.set Encoder_4_B__PORT, 0
.set Encoder_4_B__PRT, CYREG_PRT0_PRT
.set Encoder_4_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Encoder_4_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Encoder_4_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Encoder_4_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Encoder_4_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Encoder_4_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Encoder_4_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Encoder_4_B__PS, CYREG_PRT0_PS
.set Encoder_4_B__SHIFT, 2
.set Encoder_4_B__SLW, CYREG_PRT0_SLW

/* Encoder_5_A */
.set Encoder_5_A__0__MASK, 0x04
.set Encoder_5_A__0__PC, CYREG_PRT5_PC2
.set Encoder_5_A__0__PORT, 5
.set Encoder_5_A__0__SHIFT, 2
.set Encoder_5_A__AG, CYREG_PRT5_AG
.set Encoder_5_A__AMUX, CYREG_PRT5_AMUX
.set Encoder_5_A__BIE, CYREG_PRT5_BIE
.set Encoder_5_A__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Encoder_5_A__BYP, CYREG_PRT5_BYP
.set Encoder_5_A__CTL, CYREG_PRT5_CTL
.set Encoder_5_A__DM0, CYREG_PRT5_DM0
.set Encoder_5_A__DM1, CYREG_PRT5_DM1
.set Encoder_5_A__DM2, CYREG_PRT5_DM2
.set Encoder_5_A__DR, CYREG_PRT5_DR
.set Encoder_5_A__INP_DIS, CYREG_PRT5_INP_DIS
.set Encoder_5_A__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Encoder_5_A__LCD_EN, CYREG_PRT5_LCD_EN
.set Encoder_5_A__MASK, 0x04
.set Encoder_5_A__PORT, 5
.set Encoder_5_A__PRT, CYREG_PRT5_PRT
.set Encoder_5_A__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Encoder_5_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Encoder_5_A__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Encoder_5_A__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Encoder_5_A__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Encoder_5_A__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Encoder_5_A__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Encoder_5_A__PS, CYREG_PRT5_PS
.set Encoder_5_A__SHIFT, 2
.set Encoder_5_A__SLW, CYREG_PRT5_SLW

/* Encoder_5_B */
.set Encoder_5_B__0__MASK, 0x08
.set Encoder_5_B__0__PC, CYREG_PRT5_PC3
.set Encoder_5_B__0__PORT, 5
.set Encoder_5_B__0__SHIFT, 3
.set Encoder_5_B__AG, CYREG_PRT5_AG
.set Encoder_5_B__AMUX, CYREG_PRT5_AMUX
.set Encoder_5_B__BIE, CYREG_PRT5_BIE
.set Encoder_5_B__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Encoder_5_B__BYP, CYREG_PRT5_BYP
.set Encoder_5_B__CTL, CYREG_PRT5_CTL
.set Encoder_5_B__DM0, CYREG_PRT5_DM0
.set Encoder_5_B__DM1, CYREG_PRT5_DM1
.set Encoder_5_B__DM2, CYREG_PRT5_DM2
.set Encoder_5_B__DR, CYREG_PRT5_DR
.set Encoder_5_B__INP_DIS, CYREG_PRT5_INP_DIS
.set Encoder_5_B__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Encoder_5_B__LCD_EN, CYREG_PRT5_LCD_EN
.set Encoder_5_B__MASK, 0x08
.set Encoder_5_B__PORT, 5
.set Encoder_5_B__PRT, CYREG_PRT5_PRT
.set Encoder_5_B__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Encoder_5_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Encoder_5_B__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Encoder_5_B__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Encoder_5_B__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Encoder_5_B__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Encoder_5_B__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Encoder_5_B__PS, CYREG_PRT5_PS
.set Encoder_5_B__SHIFT, 3
.set Encoder_5_B__SLW, CYREG_PRT5_SLW

/* Encoder_6_A */
.set Encoder_6_A__0__MASK, 0x04
.set Encoder_6_A__0__PC, CYREG_PRT1_PC2
.set Encoder_6_A__0__PORT, 1
.set Encoder_6_A__0__SHIFT, 2
.set Encoder_6_A__AG, CYREG_PRT1_AG
.set Encoder_6_A__AMUX, CYREG_PRT1_AMUX
.set Encoder_6_A__BIE, CYREG_PRT1_BIE
.set Encoder_6_A__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Encoder_6_A__BYP, CYREG_PRT1_BYP
.set Encoder_6_A__CTL, CYREG_PRT1_CTL
.set Encoder_6_A__DM0, CYREG_PRT1_DM0
.set Encoder_6_A__DM1, CYREG_PRT1_DM1
.set Encoder_6_A__DM2, CYREG_PRT1_DM2
.set Encoder_6_A__DR, CYREG_PRT1_DR
.set Encoder_6_A__INP_DIS, CYREG_PRT1_INP_DIS
.set Encoder_6_A__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Encoder_6_A__LCD_EN, CYREG_PRT1_LCD_EN
.set Encoder_6_A__MASK, 0x04
.set Encoder_6_A__PORT, 1
.set Encoder_6_A__PRT, CYREG_PRT1_PRT
.set Encoder_6_A__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Encoder_6_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Encoder_6_A__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Encoder_6_A__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Encoder_6_A__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Encoder_6_A__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Encoder_6_A__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Encoder_6_A__PS, CYREG_PRT1_PS
.set Encoder_6_A__SHIFT, 2
.set Encoder_6_A__SLW, CYREG_PRT1_SLW

/* Encoder_6_B */
.set Encoder_6_B__0__MASK, 0x80
.set Encoder_6_B__0__PC, CYREG_PRT1_PC7
.set Encoder_6_B__0__PORT, 1
.set Encoder_6_B__0__SHIFT, 7
.set Encoder_6_B__AG, CYREG_PRT1_AG
.set Encoder_6_B__AMUX, CYREG_PRT1_AMUX
.set Encoder_6_B__BIE, CYREG_PRT1_BIE
.set Encoder_6_B__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Encoder_6_B__BYP, CYREG_PRT1_BYP
.set Encoder_6_B__CTL, CYREG_PRT1_CTL
.set Encoder_6_B__DM0, CYREG_PRT1_DM0
.set Encoder_6_B__DM1, CYREG_PRT1_DM1
.set Encoder_6_B__DM2, CYREG_PRT1_DM2
.set Encoder_6_B__DR, CYREG_PRT1_DR
.set Encoder_6_B__INP_DIS, CYREG_PRT1_INP_DIS
.set Encoder_6_B__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Encoder_6_B__LCD_EN, CYREG_PRT1_LCD_EN
.set Encoder_6_B__MASK, 0x80
.set Encoder_6_B__PORT, 1
.set Encoder_6_B__PRT, CYREG_PRT1_PRT
.set Encoder_6_B__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Encoder_6_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Encoder_6_B__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Encoder_6_B__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Encoder_6_B__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Encoder_6_B__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Encoder_6_B__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Encoder_6_B__PS, CYREG_PRT1_PS
.set Encoder_6_B__SHIFT, 7
.set Encoder_6_B__SLW, CYREG_PRT1_SLW

/* Encoder_7_A */
.set Encoder_7_A__0__MASK, 0x40
.set Encoder_7_A__0__PC, CYREG_PRT0_PC6
.set Encoder_7_A__0__PORT, 0
.set Encoder_7_A__0__SHIFT, 6
.set Encoder_7_A__AG, CYREG_PRT0_AG
.set Encoder_7_A__AMUX, CYREG_PRT0_AMUX
.set Encoder_7_A__BIE, CYREG_PRT0_BIE
.set Encoder_7_A__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Encoder_7_A__BYP, CYREG_PRT0_BYP
.set Encoder_7_A__CTL, CYREG_PRT0_CTL
.set Encoder_7_A__DM0, CYREG_PRT0_DM0
.set Encoder_7_A__DM1, CYREG_PRT0_DM1
.set Encoder_7_A__DM2, CYREG_PRT0_DM2
.set Encoder_7_A__DR, CYREG_PRT0_DR
.set Encoder_7_A__INP_DIS, CYREG_PRT0_INP_DIS
.set Encoder_7_A__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Encoder_7_A__LCD_EN, CYREG_PRT0_LCD_EN
.set Encoder_7_A__MASK, 0x40
.set Encoder_7_A__PORT, 0
.set Encoder_7_A__PRT, CYREG_PRT0_PRT
.set Encoder_7_A__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Encoder_7_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Encoder_7_A__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Encoder_7_A__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Encoder_7_A__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Encoder_7_A__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Encoder_7_A__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Encoder_7_A__PS, CYREG_PRT0_PS
.set Encoder_7_A__SHIFT, 6
.set Encoder_7_A__SLW, CYREG_PRT0_SLW

/* Encoder_7_B */
.set Encoder_7_B__0__MASK, 0x80
.set Encoder_7_B__0__PC, CYREG_PRT0_PC7
.set Encoder_7_B__0__PORT, 0
.set Encoder_7_B__0__SHIFT, 7
.set Encoder_7_B__AG, CYREG_PRT0_AG
.set Encoder_7_B__AMUX, CYREG_PRT0_AMUX
.set Encoder_7_B__BIE, CYREG_PRT0_BIE
.set Encoder_7_B__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Encoder_7_B__BYP, CYREG_PRT0_BYP
.set Encoder_7_B__CTL, CYREG_PRT0_CTL
.set Encoder_7_B__DM0, CYREG_PRT0_DM0
.set Encoder_7_B__DM1, CYREG_PRT0_DM1
.set Encoder_7_B__DM2, CYREG_PRT0_DM2
.set Encoder_7_B__DR, CYREG_PRT0_DR
.set Encoder_7_B__INP_DIS, CYREG_PRT0_INP_DIS
.set Encoder_7_B__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Encoder_7_B__LCD_EN, CYREG_PRT0_LCD_EN
.set Encoder_7_B__MASK, 0x80
.set Encoder_7_B__PORT, 0
.set Encoder_7_B__PRT, CYREG_PRT0_PRT
.set Encoder_7_B__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Encoder_7_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Encoder_7_B__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Encoder_7_B__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Encoder_7_B__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Encoder_7_B__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Encoder_7_B__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Encoder_7_B__PS, CYREG_PRT0_PS
.set Encoder_7_B__SHIFT, 7
.set Encoder_7_B__SLW, CYREG_PRT0_SLW

/* Encoder_8_A */
.set Encoder_8_A__0__MASK, 0x10
.set Encoder_8_A__0__PC, CYREG_PRT4_PC4
.set Encoder_8_A__0__PORT, 4
.set Encoder_8_A__0__SHIFT, 4
.set Encoder_8_A__AG, CYREG_PRT4_AG
.set Encoder_8_A__AMUX, CYREG_PRT4_AMUX
.set Encoder_8_A__BIE, CYREG_PRT4_BIE
.set Encoder_8_A__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Encoder_8_A__BYP, CYREG_PRT4_BYP
.set Encoder_8_A__CTL, CYREG_PRT4_CTL
.set Encoder_8_A__DM0, CYREG_PRT4_DM0
.set Encoder_8_A__DM1, CYREG_PRT4_DM1
.set Encoder_8_A__DM2, CYREG_PRT4_DM2
.set Encoder_8_A__DR, CYREG_PRT4_DR
.set Encoder_8_A__INP_DIS, CYREG_PRT4_INP_DIS
.set Encoder_8_A__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Encoder_8_A__LCD_EN, CYREG_PRT4_LCD_EN
.set Encoder_8_A__MASK, 0x10
.set Encoder_8_A__PORT, 4
.set Encoder_8_A__PRT, CYREG_PRT4_PRT
.set Encoder_8_A__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Encoder_8_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Encoder_8_A__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Encoder_8_A__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Encoder_8_A__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Encoder_8_A__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Encoder_8_A__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Encoder_8_A__PS, CYREG_PRT4_PS
.set Encoder_8_A__SHIFT, 4
.set Encoder_8_A__SLW, CYREG_PRT4_SLW

/* Encoder_8_B */
.set Encoder_8_B__0__MASK, 0x20
.set Encoder_8_B__0__PC, CYREG_PRT4_PC5
.set Encoder_8_B__0__PORT, 4
.set Encoder_8_B__0__SHIFT, 5
.set Encoder_8_B__AG, CYREG_PRT4_AG
.set Encoder_8_B__AMUX, CYREG_PRT4_AMUX
.set Encoder_8_B__BIE, CYREG_PRT4_BIE
.set Encoder_8_B__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Encoder_8_B__BYP, CYREG_PRT4_BYP
.set Encoder_8_B__CTL, CYREG_PRT4_CTL
.set Encoder_8_B__DM0, CYREG_PRT4_DM0
.set Encoder_8_B__DM1, CYREG_PRT4_DM1
.set Encoder_8_B__DM2, CYREG_PRT4_DM2
.set Encoder_8_B__DR, CYREG_PRT4_DR
.set Encoder_8_B__INP_DIS, CYREG_PRT4_INP_DIS
.set Encoder_8_B__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Encoder_8_B__LCD_EN, CYREG_PRT4_LCD_EN
.set Encoder_8_B__MASK, 0x20
.set Encoder_8_B__PORT, 4
.set Encoder_8_B__PRT, CYREG_PRT4_PRT
.set Encoder_8_B__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Encoder_8_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Encoder_8_B__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Encoder_8_B__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Encoder_8_B__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Encoder_8_B__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Encoder_8_B__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Encoder_8_B__PS, CYREG_PRT4_PS
.set Encoder_8_B__SHIFT, 5
.set Encoder_8_B__SLW, CYREG_PRT4_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 51999999
.set BCLK__BUS_CLK__KHZ, 51999
.set BCLK__BUS_CLK__MHZ, 51
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
