#include "stk501xx.h"

#ifdef MCU_GESTURE
    static void stk_alg_work_queue(void *stkdata);
#endif
/*
stk501xx_register_table stk501xx_default_register_table[] =
{
    //Trigger_CMD
    {STK_ADDR_TRIGGER_REG,          STK_TRIGGER_REG_PHEN_DISABLE_ALL},
    {STK_ADDR_TRIGGER_CMD,          STK_TRIGGER_CMD_REG_INIT_ALL    },

    {0x0A00, 0x0000000A},
    {0x0010, 0x000000A5},
    {0x0768, 0x00110010},
    {0x076C, 0x00001000},

    //WRITE TIMING
    {0x0740, 0x000413AA},
    {0x0744, 0x0505000F},
    {0x0748, 0x00000505},
    {0x074C, 0x00030200},
    {0x0750, 0x0E0E001D},
    {0x0754, 0x00000E0E},
    {0x0758, 0x00030200},
    {0x075C, 0x1D1D002F},
    {0x0760, 0x10001D1D},
    {0x0764, 0x00030200},

    //RXIO 0~7
    {STK_ADDR_RXIO0_MUX_REG,        STK_RXIO0_MUX_REG_VALUE}, //mapping ph1
    {STK_ADDR_RXIO1_MUX_REG,        STK_RXIO1_MUX_REG_VALUE}, //mapping ph2
    {STK_ADDR_RXIO2_MUX_REG,        STK_RXIO2_MUX_REG_VALUE},
    {STK_ADDR_RXIO3_MUX_REG,        STK_RXIO3_MUX_REG_VALUE},
    {STK_ADDR_RXIO4_MUX_REG,        STK_RXIO4_MUX_REG_VALUE},
    {STK_ADDR_RXIO5_MUX_REG,        STK_RXIO5_MUX_REG_VALUE},
    {STK_ADDR_RXIO6_MUX_REG,        STK_RXIO6_MUX_REG_VALUE},
    {STK_ADDR_RXIO7_MUX_REG,        STK_RXIO7_MUX_REG_VALUE},

    //SCAN_PERIOD
    {STK_ADDR_SCAN_PERIOD,         STK_SCAN_PERIOD_VALUE},

    //WDT
    {STK_ADDR_WATCH_DOG,          (STK_SNS_WATCH_DOG_VALUE | STK_I2C_WDT_VALUE)},

    //below by function to set each phase
    //SCAN OPTION
    {STK_ADDR_SCAN_OPT_PH0,        STK_SCAN_OPT_PH0_VALUE},
    {STK_ADDR_SCAN_OPT_PH1,        STK_SCAN_OPT_PH1_VALUE},
    {STK_ADDR_SCAN_OPT_PH2,        STK_SCAN_OPT_PH2_VALUE},
    {STK_ADDR_SCAN_OPT_PH3,        STK_SCAN_OPT_PH3_VALUE},
    {STK_ADDR_SCAN_OPT_PH4,        STK_SCAN_OPT_PH4_VALUE},
    {STK_ADDR_SCAN_OPT_PH5,        STK_SCAN_OPT_PH5_VALUE},
    {STK_ADDR_SCAN_OPT_PH6,        STK_SCAN_OPT_PH6_VALUE},
    {STK_ADDR_SCAN_OPT_PH7,        STK_SCAN_OPT_PH7_VALUE},

    //TX CTRL
    {STK_ADDR_TX_CTRL_PH0,         STK_TX_CTRL_PH0_VALUE},
    {STK_ADDR_TX_CTRL_PH1,         STK_TX_CTRL_PH1_VALUE},
    {STK_ADDR_TX_CTRL_PH2,         STK_TX_CTRL_PH2_VALUE},
    {STK_ADDR_TX_CTRL_PH3,         STK_TX_CTRL_PH3_VALUE},
    {STK_ADDR_TX_CTRL_PH4,         STK_TX_CTRL_PH4_VALUE},
    {STK_ADDR_TX_CTRL_PH5,         STK_TX_CTRL_PH5_VALUE},
    {STK_ADDR_TX_CTRL_PH6,         STK_TX_CTRL_PH6_VALUE},
    {STK_ADDR_TX_CTRL_PH7,         STK_TX_CTRL_PH7_VALUE},

    //SENS_CTRL
    {STK_ADDR_SENS_CTRL_PH0,       STK_SENS_CTRL_PH0_VALUE},
    {STK_ADDR_SENS_CTRL_PH1,       STK_SENS_CTRL_PH1_VALUE},
    {STK_ADDR_SENS_CTRL_PH2,       STK_SENS_CTRL_PH2_VALUE},
    {STK_ADDR_SENS_CTRL_PH3,       STK_SENS_CTRL_PH3_VALUE},
    {STK_ADDR_SENS_CTRL_PH4,       STK_SENS_CTRL_PH4_VALUE},
    {STK_ADDR_SENS_CTRL_PH5,       STK_SENS_CTRL_PH5_VALUE},
    {STK_ADDR_SENS_CTRL_PH6,       STK_SENS_CTRL_PH6_VALUE},
    {STK_ADDR_SENS_CTRL_PH7,       STK_SENS_CTRL_PH7_VALUE},

    //FILTER_CFG_SETTING
    {STK_ADDR_FILT_CFG_PH0,       STK_FILT_CFG_PH0_VALUE},
    {STK_ADDR_FILT_CFG_PH1,       STK_FILT_CFG_PH1_VALUE},
    {STK_ADDR_FILT_CFG_PH2,       STK_FILT_CFG_PH2_VALUE},
    {STK_ADDR_FILT_CFG_PH3,       STK_FILT_CFG_PH3_VALUE},
    {STK_ADDR_FILT_CFG_PH4,       STK_FILT_CFG_PH4_VALUE},
    {STK_ADDR_FILT_CFG_PH5,       STK_FILT_CFG_PH5_VALUE},
    {STK_ADDR_FILT_CFG_PH6,       STK_FILT_CFG_PH6_VALUE},
    {STK_ADDR_FILT_CFG_PH7,       STK_FILT_CFG_PH7_VALUE},

    //CORRECTION
    {STK_ADDR_CORRECTION_PH0,     STK_CORRECTION_PH0_VALUE},
    {STK_ADDR_CORRECTION_PH1,     STK_CORRECTION_PH1_VALUE},
    {STK_ADDR_CORRECTION_PH2,     STK_CORRECTION_PH2_VALUE},
    {STK_ADDR_CORRECTION_PH3,     STK_CORRECTION_PH3_VALUE},
    {STK_ADDR_CORRECTION_PH4,     STK_CORRECTION_PH4_VALUE},
    {STK_ADDR_CORRECTION_PH5,     STK_CORRECTION_PH5_VALUE},
    {STK_ADDR_CORRECTION_PH6,     STK_CORRECTION_PH6_VALUE},
    {STK_ADDR_CORRECTION_PH7,     STK_CORRECTION_PH7_VALUE},

    {STK_ADDR_CORR_ENGA_0,        0x0},
    {STK_ADDR_CORR_ENGA_1,        0x0},
    {STK_ADDR_CORR_ENGB_0,        0x3},
    {STK_ADDR_CORR_ENGB_1,        0x0},
    {STK_ADDR_CORR_ENGC_0,        0x0},
    {STK_ADDR_CORR_ENGC_1,        0x0},
    {STK_ADDR_CORR_ENGD_0,        0x0},
    {STK_ADDR_CORR_ENGD_1,        0x0},

    //NOISE DET
    {STK_ADDR_NOISE_DECT_PH0,     STK_NOISE_DECT_PH0_VALUE},
    {STK_ADDR_NOISE_DECT_PH1,     STK_NOISE_DECT_PH1_VALUE},
    {STK_ADDR_NOISE_DECT_PH2,     STK_NOISE_DECT_PH2_VALUE},
    {STK_ADDR_NOISE_DECT_PH3,     STK_NOISE_DECT_PH3_VALUE},
    {STK_ADDR_NOISE_DECT_PH4,     STK_NOISE_DECT_PH4_VALUE},
    {STK_ADDR_NOISE_DECT_PH5,     STK_NOISE_DECT_PH5_VALUE},
    {STK_ADDR_NOISE_DECT_PH6,     STK_NOISE_DECT_PH6_VALUE},
    {STK_ADDR_NOISE_DECT_PH7,     STK_NOISE_DECT_PH7_VALUE},

    //CADC_OPTION
    {STK_ADDR_CADC_OPT0_PH0,     STK_CADC_OPT0_PH0_VALUE},
    {STK_ADDR_CADC_OPT0_PH1,     STK_CADC_OPT0_PH1_VALUE},
    {STK_ADDR_CADC_OPT0_PH2,     STK_CADC_OPT0_PH2_VALUE},
    {STK_ADDR_CADC_OPT0_PH3,     STK_CADC_OPT0_PH3_VALUE},
    {STK_ADDR_CADC_OPT0_PH4,     STK_CADC_OPT0_PH4_VALUE},
    {STK_ADDR_CADC_OPT0_PH5,     STK_CADC_OPT0_PH5_VALUE},
    {STK_ADDR_CADC_OPT0_PH6,     STK_CADC_OPT0_PH6_VALUE},
    {STK_ADDR_CADC_OPT0_PH7,     STK_CADC_OPT0_PH7_VALUE},

    //START UP THERSHOLD
    {STK_ADDR_STARTUP_THD_PH0,   STK_STARTUP_THD_PH0_VALUE},
    {STK_ADDR_STARTUP_THD_PH1,   STK_STARTUP_THD_PH1_VALUE},
    {STK_ADDR_STARTUP_THD_PH2,   STK_STARTUP_THD_PH2_VALUE},
    {STK_ADDR_STARTUP_THD_PH3,   STK_STARTUP_THD_PH3_VALUE},
    {STK_ADDR_STARTUP_THD_PH4,   STK_STARTUP_THD_PH4_VALUE},
    {STK_ADDR_STARTUP_THD_PH5,   STK_STARTUP_THD_PH5_VALUE},
    {STK_ADDR_STARTUP_THD_PH6,   STK_STARTUP_THD_PH6_VALUE},
    {STK_ADDR_STARTUP_THD_PH7,   STK_STARTUP_THD_PH7_VALUE},

    //PROX_CTRL_0
    {STK_ADDR_PROX_CTRL0_PH0,   STK_PROX_CTRL0_PH0_VALUE},
    {STK_ADDR_PROX_CTRL0_PH1,   STK_PROX_CTRL0_PH1_VALUE},
    {STK_ADDR_PROX_CTRL0_PH2,   STK_PROX_CTRL0_PH2_VALUE},
    {STK_ADDR_PROX_CTRL0_PH3,   STK_PROX_CTRL0_PH3_VALUE},
    {STK_ADDR_PROX_CTRL0_PH4,   STK_PROX_CTRL0_PH4_VALUE},
    {STK_ADDR_PROX_CTRL0_PH5,   STK_PROX_CTRL0_PH5_VALUE},
    {STK_ADDR_PROX_CTRL0_PH6,   STK_PROX_CTRL0_PH6_VALUE},
    {STK_ADDR_PROX_CTRL0_PH7,   STK_PROX_CTRL0_PH7_VALUE},

    //PROX_CTRL_1
    {STK_ADDR_PROX_CTRL1_PH0,   STK_PROX_CTRL1_PH0_VALUE},
    {STK_ADDR_PROX_CTRL1_PH1,   STK_PROX_CTRL1_PH1_VALUE},
    {STK_ADDR_PROX_CTRL1_PH2,   STK_PROX_CTRL1_PH2_VALUE},
    {STK_ADDR_PROX_CTRL1_PH3,   STK_PROX_CTRL1_PH3_VALUE},
    {STK_ADDR_PROX_CTRL1_PH4,   STK_PROX_CTRL1_PH4_VALUE},
    {STK_ADDR_PROX_CTRL1_PH5,   STK_PROX_CTRL1_PH5_VALUE},
    {STK_ADDR_PROX_CTRL1_PH6,   STK_PROX_CTRL1_PH6_VALUE},
    {STK_ADDR_PROX_CTRL1_PH7,   STK_PROX_CTRL1_PH7_VALUE},
    //set each phase end

    //ADAPTIVE BASELINE FILTER
    {STK_ADDR_ADP_BASELINE_0,   STK_ADP_BASELINE_0_VALUE},
    {STK_ADDR_ADP_BASELINE_1,   STK_ADP_BASELINE_1_VALUE},
    {STK_ADDR_ADP_BASELINE_2,   STK_ADP_BASELINE_2_VALUE},

    //DELTA DES CTRL
    {STK_ADDR_DELTADES_A_CTRL,   0x0},
    {STK_ADDR_DELTADES_B_CTRL,   0x0},
    {STK_ADDR_DELTADES_C_CTRL,   0x0},

    //RX NL CTRL
    {STK_ADDR_RX_NL_CTRL,        0x03FF03A0},

    //CUSTOM_SETTING
    {STK_ADDR_CUSTOM_A_CTRL0,   0x12121212}, // mapping to PH1 DIST1
    {STK_ADDR_CUSTOM_A_CTRL1,   0x00008000},
    {STK_ADDR_CUSTOM_B_CTRL0,   0x52525252}, // mapping to PH5 DIST1
    {STK_ADDR_CUSTOM_B_CTRL1,   0x00008000},
    {STK_ADDR_CUSTOM_C_CTRL0,   0x0},
    {STK_ADDR_CUSTOM_C_CTRL1,   0x0},
    {STK_ADDR_CUSTOM_D_CTRL0,   0x0},
    {STK_ADDR_CUSTOM_D_CTRL1,   0x0},

    //DISABLE SMOTH CADC , unlock OTP
    {STK_ADDR_INHOUSE_CMD,   0xA},
    {STK_ADDR_TRIM_LOCK,     0xA5},
    {STK_ADDR_CADC_SMOOTH,   0x0},
    {0x0740,                 0x0413AA},
    {STK_ADDR_TRIM_LOCK,     0x5A},
    {STK_ADDR_INHOUSE_CMD,   0x5},

    //CADC DEGLITCH
    {STK_ADDR_FAIL_STAT_DET_2, STK_FAIL_STAT_DET_2_VALUE}, //update when CADC change more than 5 times

    //IRQ
    {
        STK_ADDR_IRQ_SOURCE_ENABLE_REG, (1 << STK_IRQ_SOURCE_ENABLE_REG_CLOSE_ANY_IRQ_EN_SHIFT) |
        (1 << STK_IRQ_SOURCE_ENABLE_REG_FAR_ANY_IRQ_EN_SHIFT) | (1 << STK_IRQ_SOURCE_ENABLE_REG_PHRST_IRQ_EN_SHIFT)
        | (1 << STK_IRQ_SOURCE_ENABLE_REG_SATURATION_IRQ_EN_SHIFT)
        | (1 << STK_IRQ_SOURCE_ENABLE_REG_CUST_A_IRQ_EN_SHIFT)
        | (1 << STK_IRQ_SOURCE_ENABLE_REG_CUST_B_IRQ_EN_SHIFT)
#ifdef STK_STARTUP_CALI
        | (1 << STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_SHIFT)
#endif
#ifdef TEMP_COMPENSATION
        | (1 << STK_IRQ_SOURCE_ENABLE_REG_DELTA_DES_IRQ_EN_SHIFT)
#endif
    },
    {0x1100,               0x00000015},
#ifdef TEMP_COMPENSATION
    {STK_ADDR_DELTADES_A_CTRL, STK_ADDR_DELTADES_A_CTRL_VALUE}, //enable delta descend A
    {STK_ADDR_DELTADES_B_CTRL, STK_ADDR_DELTADES_B_CTRL_VALUE}, //enable delta descend B
#endif
};
*/
/****************************************************************************************************
* 16bit register address function
****************************************************************************************************/
int32_t stk501xx_read(struct stk_data* stk, unsigned short addr, void *buf)
{
    return STK_REG_READ_BLOCK(stk, addr, 4, buf);
}

int32_t stk501xx_write(struct stk_data* stk, unsigned short addr, unsigned char* val)
{
    return STK_REG_WRITE_BLOCK(stk, addr, val, 4);
}

/****************************************************************************************************
* SAR control API
****************************************************************************************************/
static int32_t stk_register_queue(struct stk_data *stk)
{
#ifdef STK_INTERRUPT_MODE
    int8_t err = 0;
#ifdef STK_MTK

    // need to request int_pin in sar and use common_gpio_mtk.c
    if (gpio_request(stk->int_pin, "stk_sar_int"))
    {
        STK_ERR("gpio_request failed");
        return -1;
    }

#endif
    STK_ERR("gpio_request int32_t=%d", stk->gpio_info.int_pin);
    strcpy(stk->gpio_info.wq_name, "stk_sar_int");
    strcpy(stk->gpio_info.device_name, "stk_sar_irq");
    stk->gpio_info.gpio_cb = stk_work_queue;
    stk->gpio_info.trig_type = TRIGGER_FALLING;
#ifdef STK_QUALCOMM
    stk->gpio_info.trig_type = TRIGGER_LOW;
#endif
    stk->gpio_info.is_active = false;
    stk->gpio_info.is_exist = false;
    stk->gpio_info.user_data = stk;
    err = STK_GPIO_IRQ_REGISTER(stk, &stk->gpio_info);
    err |= STK_GPIO_IRQ_START(stk, &stk->gpio_info);

    if (0 > err)
    {
        return -1;
    }
    stk->intrrupt_init_state = 1;
#endif /* STK_INTERRUPT_MODE */
#if defined STK_POLLING_MODE || defined MCU_GESTURE
    strcpy(stk->stk_timer_info.wq_name, "stk_wq");
    stk->stk_timer_info.timer_unit = U_SECOND;
    stk->stk_timer_info.interval_time = STK_POLLING_TIME;
#ifdef STK_POLLING_MODE
    stk->stk_timer_info.timer_cb = stk_work_queue;
#else /* MCU_GESTURE */
    stk->stk_timer_info.timer_cb = stk_alg_work_queue;
#endif /* STK_POLLING_MODE, MCU_GESTURE */
    stk->stk_timer_info.is_active = false;
    stk->stk_timer_info.is_exist = false;
    stk->stk_timer_info.user_data = stk;
    STK_TIMER_REGISTER(stk, &stk->stk_timer_info);
#endif /* STK_INTERRUPT_MODE, STK_POLLING_MODE */
    return 0;
}

void force_phase_en(struct stk_data *stk, uint32_t assign_val)
{
    uint16_t reg = 0;
    uint32_t val = 0;

    reg = STK_ADDR_TRIGGER_CMD;
    val = assign_val;
    STK_REG_WRITE(stk, reg, (uint8_t*)&val);
    //force read again
    STK_REG_READ(stk, reg, (uint8_t*)&val);
}

#ifdef TEMP_COMPENSATION
void disable_conv_check(struct stk_data *stk, bool first_boot)
{
    uint16_t reg = 0;
    uint32_t val = 0;

    if(( stk->decent_cnt_a == 0 &&
        stk->decent_cnt_b == 0 &&
        stk->decent_cnt_c == 0 ) ||
        (first_boot)
      )
    {
            reg = STK_ADDR_IRQ_SOURCE_ENABLE_REG;
            STK_REG_READ(stk, reg, (uint8_t*)&val);

            if(val & STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK)
            {
                val = ~((~val) | STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK);

                STK_REG_WRITE(stk, reg, (uint8_t*)&val);
            }
    }
}

void temperature_compensation(struct stk_data *stk, uint32_t int_flag, uint16_t prox_flag)
{
    uint32_t delta_des = 0, val = 0;

    if (int_flag & STK_IRQ_SOURCE_FAR_IRQ_MASK)
    {
        if (~(prox_flag) & (1 << DELTA_A_MEASURE_PHASE))
        {
            STK_LOG("DELTA_A_MEASURE_PHASE far\n");
            stk->last_prox_a_state = 0;
        }

        if (~(prox_flag) & (1 << DELTA_B_MEASURE_PHASE))
        {
            STK_LOG("DELTA_B_MEASURE_PHASE far\n");
            stk->last_prox_b_state = 0;
        }

        if (~(prox_flag) & (1 << DELTA_C_MEASURE_PHASE))
        {
            STK_LOG("DELTA_C_MEASURE_PHASE far\n");
            stk->last_prox_c_state = 0;
        }
    }

    if (int_flag & STK_IRQ_SOURCE_CLOSE_IRQ_MASK)
    {
        if ((prox_flag & (1 << DELTA_A_MEASURE_PHASE)) &&
            (stk->last_prox_a_state != 1))
        {
            stk501xx_read_temp_data(stk, DELTA_A_MAPPING_PHASE_REG, &stk->prev_temperature_ref_a);
            STK_LOG("DELTA_A_MEASURE_PHASE close, 1st temp is %d\n", stk->prev_temperature_ref_a);
            stk->last_prox_a_state = 1;
        }

        if ((prox_flag & (1 << DELTA_B_MEASURE_PHASE)) &&
            (stk->last_prox_b_state != 1))
        {
            stk501xx_read_temp_data(stk, DELTA_B_MAPPING_PHASE_REG, &stk->prev_temperature_ref_b);
            STK_LOG("DELTA_B_MEASURE_PHASE close, 1st temp is %d\n", stk->prev_temperature_ref_b);
            stk->last_prox_b_state = 1;
        }

        if ((prox_flag & (1 << DELTA_C_MEASURE_PHASE)) &&
            (stk->last_prox_c_state != 1))
        {
            stk501xx_read_temp_data(stk, DELTA_C_MAPPING_PHASE_REG, &stk->prev_temperature_ref_c);
            STK_LOG("DELTA_C_MEASURE_PHASE close, 1st temp is %d\n", stk->prev_temperature_ref_c);
            stk->last_prox_c_state = 1;
        }
    }
    else if (int_flag & STK_IRQ_SOURCE_ENABLE_REG_DELTA_DES_IRQ_EN_MASK)
    {
        STK_REG_READ(stk, STK_ADDR_DETECT_STATUS_4, (uint8_t*)&delta_des);

        if (delta_des & STK_DETECT_STATUS_4_DES_STAT_A_MASK)
        {
            stk501xx_read_temp_data(stk, DELTA_A_MAPPING_PHASE_REG, &stk->next_temperature_ref_a);
            STK_LOG("DELTA_A_MEASURE_PHASE descent, 2nd temp is %d\n", stk->next_temperature_ref_a);

            if ( STK_ABS(STK_ABS(stk->prev_temperature_ref_a) - STK_ABS(stk->next_temperature_ref_a)) >= DELTA_TEMP_THD_A)
            {
                STK_REG_READ(stk, STK_ADDR_FILT_CFG_PH1, (uint8_t*)&val);
                val |= BASE_REINIT_DELTA_DES;
                STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH1, (uint8_t*)&val);

                STK_REG_READ(stk, STK_ADDR_FILT_CFG_PH2, (uint8_t*)&val);
                val |= BASE_REINIT_DELTA_DES;
                STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH2, (uint8_t*)&val);

                stk->reinit[1] = stk->reinit[2] = 1;
                stk->last_prox_a_state = 0;
            }
            else //reset descent
            {
                if(stk->decent_cnt_a)
                {
                    val = 0;
                    STK_REG_WRITE(stk, STK_ADDR_DELTADES_A_CTRL, (uint8_t*)&val);

                    STK_REG_READ(stk, STK_ADDR_IRQ_SOURCE_ENABLE_REG, (uint8_t*)&val);

                    if((val & STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK) == 0)
                    {
                        val |=STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK;

                        STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH1, (uint8_t*)&val);
                    }
                    ++stk->decent_cnt_a;
                }

            }
        }

        if (delta_des & STK_DETECT_STATUS_4_DES_STAT_B_MASK)
        {
            stk501xx_read_temp_data(stk, DELTA_B_MAPPING_PHASE_REG, &stk->next_temperature_ref_b);
            STK_LOG("DELTA_B_MEASURE_PHASE descent, 2nd temp is %d\n", stk->next_temperature_ref_b);

            if ( STK_ABS(STK_ABS(stk->prev_temperature_ref_b) - STK_ABS(stk->next_temperature_ref_b)) >= DELTA_TEMP_THD_B)
            {
                STK_REG_READ(stk, STK_ADDR_FILT_CFG_PH4, (uint8_t*)&val);
                val |= BASE_REINIT_DELTA_DES;
                STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH4, (uint8_t*)&val);

                STK_REG_READ(stk, STK_ADDR_FILT_CFG_PH5, (uint8_t*)&val);
                val |= BASE_REINIT_DELTA_DES;
                STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH5, (uint8_t*)&val);

                STK_REG_READ(stk, STK_ADDR_FILT_CFG_PH6, (uint8_t*)&val);
                val |= BASE_REINIT_DELTA_DES;
                STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH6, (uint8_t*)&val);

                stk->reinit[4] = stk->reinit[5] = stk->reinit[6] = 1;
                stk->last_prox_b_state = 0;
            }
            else //reset descent
            {
                if(stk->decent_cnt_b)
                {
                    val = 0;
                    STK_REG_WRITE(stk, STK_ADDR_DELTADES_B_CTRL, (uint8_t*)&val);

                    STK_REG_READ(stk, STK_ADDR_IRQ_SOURCE_ENABLE_REG, (uint8_t*)&val);

                    if((val & STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK) == 0)
                    {
                        val |=STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK;

                        STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH1, (uint8_t*)&val);
                    }
                    ++stk->decent_cnt_b;
                }
            }
        }

        if (delta_des & STK_DETECT_STATUS_4_DES_STAT_C_MASK)
        {
            stk501xx_read_temp_data(stk, DELTA_C_MAPPING_PHASE_REG, &stk->next_temperature_ref_c);
            STK_LOG("DELTA_C_MEASURE_PHASE descent, 2nd temp is %d\n", stk->next_temperature_ref_c);

            if ( STK_ABS(STK_ABS(stk->prev_temperature_ref_c) - STK_ABS(stk->next_temperature_ref_c)) >= DELTA_TEMP_THD_C)
            {
                STK_REG_READ(stk, STK_ADDR_FILT_CFG_PH4, (uint8_t*)&val);
                val |= BASE_REINIT_DELTA_DES;
                STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH4, (uint8_t*)&val);
                STK_REG_READ(stk, STK_ADDR_FILT_CFG_PH7, (uint8_t*)&val);
                val |= BASE_REINIT_DELTA_DES;
                STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH7, (uint8_t*)&val);

                stk->reinit[4] = stk->reinit[7] = 1;
                stk->last_prox_c_state = 0;
            }
            else //reset descent
            {
                if(stk->decent_cnt_c)
                {
                    val = 0;
                    STK_REG_WRITE(stk, STK_ADDR_DELTADES_C_CTRL, (uint8_t*)&val);

                    STK_REG_READ(stk, STK_ADDR_IRQ_SOURCE_ENABLE_REG, (uint8_t*)&val);

                    if((val & STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK) == 0)
                    {
                        val |=STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK;

                        STK_REG_WRITE(stk, STK_ADDR_FILT_CFG_PH1, (uint8_t*)&val);
                    }
                    ++stk->decent_cnt_c;
                }
            }
        }
    }

    if(int_flag & STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK)
    {
        if(stk->decent_cnt_a ==1) // avoid enable not use descent phase
        {
            val = STK_ADDR_DELTADES_A_CTRL_VALUE;
            STK_REG_WRITE(stk, STK_ADDR_DELTADES_A_CTRL, (uint8_t*)&val);

            stk->decent_cnt_a = 0;
        }

        if(stk->decent_cnt_b ==1) // avoid enable not use descent phase
        {
            val = STK_ADDR_DELTADES_B_CTRL_VALUE;
            STK_REG_WRITE(stk, STK_ADDR_DELTADES_B_CTRL, (uint8_t*)&val);

            stk->decent_cnt_b= 0;
        }

        if(stk->decent_cnt_c ==1) // avoid enable not use descent phase
        {
            val = STK_ADDR_DELTADES_C_CTRL_VALUE;
            STK_REG_WRITE(stk, STK_ADDR_DELTADES_C_CTRL, (uint8_t*)&val);
            stk->decent_cnt_c= 0;
        }
    }

}

void clr_temp(struct stk_data* stk)
{
    stk->prev_temperature_ref_a = 0;
    stk->next_temperature_ref_a = 0;
    stk->prev_temperature_ref_b = 0;
    stk->next_temperature_ref_b = 0;
    stk->prev_temperature_ref_c = 0;
    stk->next_temperature_ref_c = 0;
    stk->last_prox_a_state = 0;
    stk->last_prox_b_state = 0;
    stk->last_prox_c_state = 0;
}
#endif

#ifdef STK_STARTUP_CALI

uint32_t fac_raw_avg[4] = {0}; // 0=ref_0, 1=measure_0, 2=ref_1, 3=measure_1, stored from factory.

void stk501xx_update_startup(struct stk_data* stk)
{
    uint32_t new_stup_thd[2] = {0};
    int32_t prox_thd[2] = {0};
    uint16_t reg = 0 ;
    uint32_t raw_data[4] = {0};  // 0=ref_0, 1=measure_0, 2=ref_1, 3=measure_1
    uint32_t val = 0;
    int32_t raw_diff, temp_adjust;

    //dis conv done
    STK_REG_READ(stk, STK_ADDR_IRQ_SOURCE_ENABLE_REG, (uint8_t*)&val);
    val = ~((~val) | STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK);
    STK_REG_WRITE(stk, STK_ADDR_IRQ_SOURCE_ENABLE_REG, (uint8_t*)&val);

    // read raw
    for (int8_t i = 0; i < 4; i++)
    {
        reg = (uint16_t)(STK_ADDR_REG_RAW_PH0_REG + (i * 0x04));
        STK_REG_READ(stk, reg, (uint8_t*)&raw_data[i]);
        STK_LOG("stk501xx_update_startup:: now raw[%d]=%d", i, raw_data[i]);
    }

    prox_thd[0] = STK_SAR_THD_1;
    prox_thd[1] = STK_SAR_THD_3;

    if (fac_raw_avg[0] && fac_raw_avg[1] && fac_raw_avg[2] && fac_raw_avg[3])
    {
        STK_LOG("stk501xx_update_startup:: fac_raw_avg(%d, %d, %d, %d)",
                (uint32_t)fac_raw_avg[0], (uint32_t)fac_raw_avg[1], (uint32_t)fac_raw_avg[2], (uint32_t)fac_raw_avg[3]);

        //caculate startup thd
        raw_diff = (int32_t)(raw_data[0] - fac_raw_avg[0]);
        if (raw_data[0] > fac_raw_avg[0])
        {
            temp_adjust = (int32_t)((float)(STK_COEF_T_POS_PH1 / 128.0f) * raw_diff);
        }
        else
        {
            temp_adjust = (int32_t)((float)(STK_COEF_T_NEG_PH1 / 128.0f) * raw_diff);
        }
        new_stup_thd[0] = ((uint32_t)((int32_t)fac_raw_avg[1] + temp_adjust + prox_thd[0]));

        raw_diff = (int32_t)(raw_data[2] - fac_raw_avg[2]);
        if (raw_data[2] > fac_raw_avg[2])
        {
            temp_adjust = (int32_t)((float)(STK_COEF_T_POS_PH3 / 128.0f) * raw_diff);
        }
        else
        {
            temp_adjust = (int32_t)((float)(STK_COEF_T_NEG_PH3 / 128.0f) * raw_diff);
        }
        new_stup_thd[1] = ((uint32_t)((int32_t)fac_raw_avg[3] + temp_adjust + prox_thd[1]));

        STK_LOG(HIGH, instance, "stk501xx_update_startup:: clr_raw+thd=%d, %d", new_stup_thd[0], new_stup_thd[1]);
        new_stup_thd[0] = (uint32_t)((new_stup_thd[0] / 256) << 8);
        new_stup_thd[1] = (uint32_t)((new_stup_thd[1] / 256) << 8);
        reg = STK_ADDR_STARTUP_THD_PH1;
        val = new_stup_thd[0] | 0x20;
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);
        reg = STK_ADDR_STARTUP_THD_PH3;
        val = new_stup_thd[1] | 0x20;
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);

        force_phase_en(stk, STK_TRIGGER_CMD_REG_BY_PHRST);
    }
    else
    {
        STK_LOG("stk501xx_update_startup:: no factory rawdata found, skip startup");
    }
}
#endif

static uint32_t stk_sqrt(int32_t delta_value)
{
    int32_t root, bit;
    root = 0;

    for (bit = 0x40000000; bit > 0; bit >>= 2)
    {
        int32_t trial = root + bit;
        root >>= 1;

        if (trial <= delta_value)
        {
            root += bit;
            delta_value -= trial;
        }
    }

    return (uint32_t)root;
}

static uint8_t stk501xx_check_thd(struct stk_data* stk, uint32_t sar_thd, int8_t denominator, uint8_t idx)
{
    int8_t deno;
    uint32_t set_val = 0;
    uint16_t reg;
    uint32_t val;

    for(deno = denominator; deno >=0; deno--)// 7 -> 0
    {
        set_val = stk_sqrt(sar_thd >> (9 - deno));
        if(set_val > 0xFF)
            continue;
        else
            break;
    }
    if(deno < 0)
    {
        STK_LOG("ph%d, sar_thd %d so huge, using default value 5000(gain is 4)\n", idx, sar_thd);
        set_val = 35;
        return set_val;
    }

    reg = (uint16_t)(STK_ADDR_PROX_CTRL1_PH0 + (idx * 0x40));
    STK_REG_READ(stk, reg, (uint8_t*)&val);
    val &= 0xFFFFFFF8;
    val |= deno;
    STK_LOG("ph%d,reg =0x%x, denominator =%d, ready set val = %d\n", idx, reg, deno, set_val);
    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    return set_val;
}
static int8_t stk501xx_set_thd(struct stk_data* stk)
{
    uint8_t  i = 0;
    uint16_t reg;
    int8_t denominator = 0;
    uint32_t val = 0, val_dist1 = 0;
    STK_LOG("stk_sar_set_thd");

    //set threshold gain
    for (i = 0; i < 8; i++)
    {
        reg = (uint16_t)(STK_ADDR_PROX_CTRL1_PH0 + (i * 0x40));
        STK_REG_READ(stk, reg, (uint8_t*)&val);
        val |= DIST_GAIN_4;
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);
    }

    STK_REG_READ(stk, STK_ADDR_PROX_CTRL1_PH0, (uint8_t*)&val);
    val &= 0x07; //0x7 : *4 , 0x6: *8, 0x5: *16, 0x4: *32, 0x3: *64, 0x2: *128, 0x1: *256, 0x0: *512

    denominator = (int8_t)val;

    //PH0 threshold
    reg = STK_ADDR_PROX_CTRL0_PH0;
    val = stk501xx_check_thd(stk, STK_SAR_THD_0, denominator, 0);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    //PH1 threshold
    reg = STK_ADDR_PROX_CTRL0_PH1;
    val = stk501xx_check_thd(stk, STK_SAR_THD_1, denominator, 1);
    //assign dist1 thd
    val_dist1 = stk501xx_check_thd(stk, STK_SAR_THD1_1, denominator, 1);

    val|= (val_dist1 << 8);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);
    //PH2 threshold
    reg = STK_ADDR_PROX_CTRL0_PH2;
    val = stk501xx_check_thd(stk, STK_SAR_THD_2, denominator, 2);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    //PH3 threshold
    reg = STK_ADDR_PROX_CTRL0_PH3;
    val = stk501xx_check_thd(stk, STK_SAR_THD_3, denominator, 3);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    //PH4 threshold
    reg = STK_ADDR_PROX_CTRL0_PH4;
    val = stk501xx_check_thd(stk, STK_SAR_THD_4, denominator, 4);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    //PH5 threshold
    reg = STK_ADDR_PROX_CTRL0_PH5;
    val = stk501xx_check_thd(stk, STK_SAR_THD_5, denominator, 5);
    //assign dist1 thd
    val_dist1 = stk501xx_check_thd(stk, STK_SAR_THD1_5, denominator, 1);

    val|= (val_dist1 << 8);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    //PH6 threshold
    reg = STK_ADDR_PROX_CTRL0_PH6;
    val = stk501xx_check_thd(stk, STK_SAR_THD_6, denominator, 6);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    //PH7 threshold
    reg = STK_ADDR_PROX_CTRL0_PH7;
    val = stk501xx_check_thd(stk, STK_SAR_THD_7, denominator, 7);

    STK_REG_WRITE(stk, reg, (uint8_t*)&val);
    return 0;
}

void stk_clr_intr(struct stk_data* stk, uint32_t* flag)
{
    if (0 > STK_REG_READ(stk, STK_ADDR_IRQ_SOURCE, (uint8_t*)flag))
    {
        STK_ERR("read STK_ADDR_IRQ_SOURCE fail");
        return;
    }

    STK_ERR("stk_clr_intr:: state = 0x%x", *flag);
}

int32_t stk_read_prox_flag(struct stk_data* stk, uint32_t* prox_flag)
{
    int32_t ret = 0;
    ret = STK_REG_READ(stk, STK_ADDR_DETECT_STATUS_1, (uint8_t*)prox_flag);

    if (0 > ret)
    {
        STK_ERR("read STK_ADDR_DETECT_STATUS_1 fail");
        return ret;
    }

    STK_ERR("stk_read_prox_flag:: state = 0x%x", *prox_flag);
    *prox_flag &= STK_DETECT_STATUS_1_PROX_STATE_MASK;
    return ret;
}

int32_t stk_read_detect_dist_flag(struct stk_data* stk, uint32_t* dist1_flag)
{
    int32_t ret = 0;
    ret = STK_REG_READ(stk, STK_ADDR_DETECT_STATUS_3, (uint8_t*)dist1_flag);

    if (0 > ret)
    {
        STK_ERR("read STK_ADDR_DETECT_STATUS_3 fail");
        return ret;
    }

    STK_ERR("stk_read_detect_dist_flag:: state = 0x%x", *dist1_flag);
    return ret;
}


void stk501xx_set_enable(struct stk_data* stk, char enable)
{
//    uint8_t num = (sizeof(stk->state_change) / sizeof(uint8_t));
//    uint16_t i;
    uint16_t reg = 0;
    uint32_t val = 0, flag = 0;
    STK_ERR("stk501xx_set_enable en=%d", enable);

    if (enable)
    {
#if 1 //pause mode
        reg = STK_ADDR_IRQ_CONFIG;
        val = 0x0;
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);
#ifdef STK_INTERRUPT_MODE
        /* do nothing */
#elif defined STK_POLLING_MODE
        STK_TIMER_START(stk, &stk->stk_timer_info);
#endif /* STK_INTERRUPT_MODE, STK_POLLING_MODE */
#else
//        stk501xx_set_thd(stk);
        reg = STK_ADDR_TRIGGER_REG;
        val = STK_TRIGGER_REG_INIT_ALL;
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);

        force_phase_en(stk, STK_TRIGGER_CMD_REG_INIT_ALL);
#ifdef STK_INTERRUPT_MODE
        /* do nothing */
#elif defined STK_POLLING_MODE
        STK_TIMER_START(stk, &stk->stk_timer_info);
#endif /* STK_INTERRUPT_MODE, STK_POLLING_MODE */
#endif // pause mode

#ifdef TEMP_COMPENSATION
        stk->last_prox_a_state = 0;
        stk->last_prox_b_state = 0;
#endif
    }
    else
    {
#ifdef STK_INTERRUPT_MODE
        /* do nothing */
#elif defined STK_POLLING_MODE
        STK_TIMER_STOP(stk, &stk->stk_timer_info);
#endif /* STK_INTERRUPT_MODE, STK_POLLING_MODE */

#if 1 //pause mode
        reg = STK_ADDR_IRQ_CONFIG;
        val =  (1 << STK_IRQ_CONFIG_SENS_RATE_OPT_SHIFT);;
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);
#else
        for (i = 0; i < num; i++)
        {
            stk->last_nearby[i] = STK_SAR_NEAR_BY_UNKNOWN;
            stk->state_change[i] = 0;
            stk->last_nearby_dist1[i] = STK_SAR_NEAR_BY_UNKNOWN;
            stk->state_change_dist1[i] = 0;
        }
        //disable phase
        reg = STK_ADDR_TRIGGER_REG;
        val = STK_TRIGGER_REG_PHEN_DISABLE_ALL;
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);

        force_phase_en(stk, STK_TRIGGER_CMD_REG_INIT_ALL);
#endif //pause mode
#ifdef TEMP_COMPENSATION
        clr_temp(stk);
#endif
    }

    stk->enabled = enable;
    stk_clr_intr(stk, &flag);
    STK_ERR("stk501xx_set_enable DONE");
}

void stk501xx_phase_reset(struct stk_data* stk, uint32_t phase_reset_reg)
{
    uint16_t reg = 0;
    STK_ERR("stk501xx_phase_reset");
    reg = STK_ADDR_TRIGGER_REG;
    STK_REG_WRITE(stk, reg, (uint8_t*)&phase_reset_reg);

    force_phase_en(stk, STK_TRIGGER_CMD_REG_BY_PHRST);
}

void stk501xx_read_temp_data(struct stk_data* stk, uint16_t reg, int32_t *temperature)
{
    uint32_t val = 0;
    int32_t output_data = 0;
    int32_t err = 0;
    err = STK_REG_READ(stk, reg, (uint8_t*)&val);

    if (err < 0)
    {
        STK_ERR("read STK_ADDR_REG_RAW_PH1_REG fail");
        return;
    }

    if (val & 0x80000000)
    {
        //2's complement = 1's complement +1
        output_data = (int32_t)(~val + 1);
        output_data *= -1;
    }
    else
    {
        output_data = (int32_t)(val);
    }

    *temperature = output_data;
    STK_ERR("stk501xx_read_temp_data:: temp = %d(0x%X)", output_data, val);
}
void stk501xx_read_sar_data(struct stk_data* stk , uint32_t prox_flag)
{
    uint16_t reg;
    uint32_t raw_val[8], delta_val[8], cadc_val[8];
    int32_t delta_conv_data[8] = { 0 };
    int32_t i = 0;
    int32_t err = 0;
    uint8_t  num = (sizeof(stk->state_change) / sizeof(uint8_t));
    uint32_t dist1_flag  = 0;

    STK_LOG("stk501xx_read_sar_data start");
#ifdef MCU_GESTURE
#ifdef STK_INTERRUPT_MODE

    // near start timer
    if (((prox_flag >> 8) & gesture_phase_check()) != 0)
    {
        if (!stk->gs_timer_is_running)
        {
            // start timer
            STK_TIMER_START(stk, &stk->stk_timer_info);
        }

        stk->gs_timer_is_running = true;
        stk->gs_idle_count = 0;
    }

#endif
    stk->gesture_state = STK_identifyGesture(prox_flag >> 8, false);
#endif

    for (i = 0; i < 7; i++)
    {
        //read raw data
        reg = (uint16_t)(STK_ADDR_REG_RAW_PH0_REG + (i * 0x04));
        err = STK_REG_READ(stk, reg, (uint8_t*)&raw_val[i]);

        if (err < 0)
        {
            STK_ERR("read STK_ADDR_REG_RAW_PH0_REG fail");
            return;
        }

        STK_ERR("stk501xx_read_sar_data:: raw[%d] = %d", i, (int32_t)(raw_val[i]));
        //read delta data
        reg = (uint16_t)(STK_ADDR_REG_DELTA_PH0_REG + (i * 0x04));
        err = STK_REG_READ(stk, reg, (uint8_t*)&delta_val[i]);

        if (err < 0)
        {
            STK_ERR("read STK_ADDR_REG_DELTA_PH0_REG fail");
            return;
        }

        if (delta_val[i] & 0x80000000)
        {
            //2's complement = 1's complement +1
            delta_conv_data[i] = (int32_t)(~delta_val[i] + 1);
            delta_conv_data[i] *= -1;
        }
        else
        {
            delta_conv_data[i] = (int32_t)(delta_val[i]);
        }

        stk->last_data[i] = delta_conv_data[i];
        STK_ERR("stk501xx_read_sar_data:: delta[%d] = %d", i, delta_conv_data[i]);
        //read CADC data
        reg = (uint16_t)(STK_ADDR_REG_CADC_PH0_REG + (i * 0x04));
        err = STK_REG_READ(stk, reg, (uint8_t*)&cadc_val[i]);

        if (err < 0)
        {
            STK_ERR("read STK_ADDR_REG_CADC_PH0_REG fail");
            return;
        }

        STK_ERR("stk501xx_read_sar_data:: CADC[%d] = %d", i, cadc_val[i]);

        // prox_flag state
        if (prox_flag & (uint32_t)((1 << i) << 8) ) //near
        {
            if (STK_SAR_NEAR_BY != stk->last_nearby[i])
            {
                stk->state_change[i] = 1;
                stk->last_nearby[i] = STK_SAR_NEAR_BY;
            }
            else
            {
                stk->state_change[i] = 0;
            }
        }
        else //far
        {
            if (STK_SAR_FAR_AWAY != stk->last_nearby[i])
            {
                stk->state_change[i] = 1;
                stk->last_nearby[i] = STK_SAR_FAR_AWAY;
            }
            else
            {
                stk->state_change[i] = 0;
            }
        }
        //dist1_flag
        stk_read_detect_dist_flag(stk, &dist1_flag);
        STK_ERR("stk501xx_read_sar_data:: dist1_flag = 0x%x", dist1_flag);
        if (dist1_flag & (uint32_t)((1 << i) << 8) ) //near
        {
            if (STK_SAR_NEAR_BY != stk->last_nearby_dist1[i])
            {
                stk->state_change_dist1[i] = 1;
                stk->last_nearby_dist1[i] = STK_SAR_NEAR_BY;
            }
            else
            {
                stk->state_change_dist1[i] = 0;
            }
        }
        else //far
        {
            if (STK_SAR_FAR_AWAY != stk->last_nearby_dist1[i])
            {
                stk->state_change_dist1[i] = 1;
                stk->last_nearby_dist1[i] = STK_SAR_FAR_AWAY;
            }
            else
            {
                stk->state_change_dist1[i] = 0;
            }
        }
    }
#ifdef TEMP_COMPENSATION
    for (i = 0; i < num; i++)
    {
        if(stk->reinit[i])
        {
            if(stk->last_nearby[i] == STK_SAR_FAR_AWAY)
            {
                reg = STK_ADDR_FILT_CFG_PH0 + (i * 0x40);
                STK_REG_READ(stk, reg, (uint8_t*)&raw_val[0]);
                raw_val[0] = ~((~raw_val[0]) | BASE_REINIT_DELTA_DES);
                STK_REG_WRITE(stk, reg, (uint8_t*)&raw_val[0]);
                stk->reinit[i] = 0;
            }
        }
    }
#endif
}

/*
 * @brief: Initialize some data in stk_data.
 *
 * @param[in/out] stk: struct stk_data *
 */
void stk501xx_data_initialize(struct stk_data* stk)
{
    int32_t i = 0;
    uint8_t num = (sizeof(stk->state_change) / sizeof(uint8_t));
    stk->enabled = 0;
    memset(stk->last_data, 0, sizeof(stk->last_data));

    for (i = 0; i < num; i++)
    {
        stk->last_nearby[i] = STK_SAR_NEAR_BY_UNKNOWN;
        stk->state_change[i] = 0;
        stk->last_nearby_dist1[i] = STK_SAR_NEAR_BY_UNKNOWN;
        stk->state_change_dist1[i] = 0;
#ifdef TEMP_COMPENSATION
        stk->reinit[i] = 0;
#endif
    }

    STK_LOG("sar initial done");
}

/*
 * @brief: Read PID and write to stk_data.pid.
 *
 * @param[in/out] stk: struct stk_data *
 *
 * @return: Success or fail.
 *          0: Success
 *          others: Fail
 */
static int32_t stk_get_pid(struct stk_data* stk)
{
    int32_t err = 0;
    uint32_t val = 0;
    err = STK_REG_READ(stk, STK_ADDR_CHIP_INDEX, (uint8_t*)&val);

    if (err < 0)
    {
        STK_ERR("read STK_ADDR_CHIP_INDEX fail");
        return -1;
    }

    if ((val >> STK_CHIP_INDEX_CHIP_ID__SHIFT) != STK501XX_ID)
        return -1;

    stk->chip_id = (val & STK_CHIP_INDEX_CHIP_ID__MASK) >> STK_CHIP_INDEX_CHIP_ID__SHIFT;
    stk->chip_index = val & STK_CHIP_INDEX_F__MASK;
    return err;
}

/*
 * @brief: Read all register (0x0 ~ 0x3F)
 *
 * @param[in/out] stk: struct stk_data *
 * @param[out] show_buffer: record all register value
 *
 * @return: buffer length or fail
 *          positive value: return buffer length
 *          -1: Fail
 */
int32_t stk501xx_show_all_reg(struct stk_data* stk)
{
    int32_t reg_num, reg_count = 0;
    int32_t err = 0;
    uint32_t val = 0;
    uint16_t reg_array[] =
    {
        STK_ADDR_CHIP_INDEX,
        STK_ADDR_IRQ_SOURCE,
        STK_ADDR_IRQ_SOURCE_ENABLE_REG,
        STK_ADDR_TRIGGER_REG,
        STK_ADDR_TRIGGER_CMD,
        STK_ADDR_RXIO0_MUX_REG,
        STK_ADDR_RXIO1_MUX_REG,
        STK_ADDR_RXIO2_MUX_REG,
        STK_ADDR_RXIO3_MUX_REG,
        STK_ADDR_RXIO4_MUX_REG,
        STK_ADDR_RXIO5_MUX_REG,
        STK_ADDR_RXIO6_MUX_REG,
        STK_ADDR_RXIO7_MUX_REG,
        STK_ADDR_PROX_CTRL0_PH0,
        STK_ADDR_PROX_CTRL0_PH1,
        STK_ADDR_PROX_CTRL0_PH2,
        STK_ADDR_PROX_CTRL0_PH3,
        STK_ADDR_PROX_CTRL0_PH4,
        STK_ADDR_PROX_CTRL0_PH5,
        STK_ADDR_PROX_CTRL0_PH6,
        STK_ADDR_PROX_CTRL0_PH7,
        STK_ADDR_DELTADES_A_CTRL,
		
		//2024/06/05 add
		STK_ADDR_PROX_CTRL1_PH0,
        STK_ADDR_PROX_CTRL1_PH1,
        STK_ADDR_PROX_CTRL1_PH2,
        STK_ADDR_PROX_CTRL1_PH3,
        STK_ADDR_PROX_CTRL1_PH4,
        STK_ADDR_PROX_CTRL1_PH5,
        STK_ADDR_PROX_CTRL1_PH6,
        STK_ADDR_PROX_CTRL1_PH7,
		
		STK_ADDR_SCAN_PERIOD,
		STK_ADDR_FAIL_STAT_DET_2,
		
		STK_ADDR_TX_CTRL_PH0,
		STK_ADDR_SENS_CTRL_PH0,
		STK_ADDR_CORRECTION_PH0,
		
		
		STK_ADDR_TX_CTRL_PH1,
		STK_ADDR_SENS_CTRL_PH1,
		STK_ADDR_CORRECTION_PH1,
		
		STK_ADDR_TX_CTRL_PH2,
		STK_ADDR_SENS_CTRL_PH2,
		STK_ADDR_CORRECTION_PH2,
		
		STK_ADDR_TX_CTRL_PH3,
		STK_ADDR_SENS_CTRL_PH3,
		STK_ADDR_CORRECTION_PH3,
		
		STK_ADDR_TX_CTRL_PH4,
		STK_ADDR_SENS_CTRL_PH4,
		STK_ADDR_CORRECTION_PH4,
		
		STK_ADDR_TX_CTRL_PH5,
		STK_ADDR_SENS_CTRL_PH5,
		STK_ADDR_CORRECTION_PH5,
		
		STK_ADDR_TX_CTRL_PH6,
		STK_ADDR_SENS_CTRL_PH6,
		STK_ADDR_CORRECTION_PH6,
		
    };
    reg_num = sizeof(reg_array) / sizeof(uint16_t);
    STK_ERR("stk501xx_show_all_reg::");

    for (reg_count = 0; reg_count < reg_num; reg_count++)
    {
        err = STK_REG_READ(stk, reg_array[reg_count], (uint8_t*)&val);

        if (err < 0)
        {
            return -1;
        }

        STK_ERR("reg_array[0x%04x] = 0x%x", reg_array[reg_count], val);
    }

    return 0;
}

static int32_t stk_reg_init(struct stk_data* stk)
{
    int32_t err = 0;
    uint16_t reg;
    uint32_t val;
#ifdef STK_STARTUP_CALI
    uint32_t fix_cadc[2] = {0}; //Assign factory CADC value  0=ref, 1=measure
#endif
    int i = 0;
    struct stk501xx_platform_data   *pdata = stk->pdata;
#if 0
    uint16_t reg_count = 0, reg_num = 0;
    reg_num = sizeof(stk501xx_default_register_table) / sizeof(stk501xx_register_table);

    for (reg_count = 0; reg_count < reg_num; reg_count++)
    {
        reg = stk501xx_default_register_table[reg_count].address;
        val = stk501xx_default_register_table[reg_count].value;
        STK_LOG("Going to Write Reg: 0x%x 0x%x\n",
                reg, val);

        if ( reg == STK_ADDR_CADC_SMOOTH && stk->chip_index >= 0x1)
            val = 0xFF;
#ifdef STK_STARTUP_CALI

        if (fix_cadc[0] && fix_cadc[1])
        {
            if ( reg == STK_ADDR_CADC_OPT0_PH0)
            {
                val = (STK_CADC_OPT0_PH0_VALUE | 0x1) | (fix_cadc[0] << 4);
                STK_LOG("final fix_cadc(%d, ph0%d)", val, STK_CADC_OPT0_PH0_VALUE);
            }
            else if ( reg == STK_ADDR_CADC_OPT0_PH1)
            {
                val = (STK_CADC_OPT0_PH1_VALUE | 0x1) | (fix_cadc[1] << 4);
                STK_LOG("final fix_cadc(%d, ph1%d)", val, STK_CADC_OPT0_PH1_VALUE);
            }
        }

#endif
        err = STK_REG_WRITE(stk, reg, (uint8_t*)&val);

        if (err < 0)
            return err;
    }
#endif
    i = 0;
    while ( i < pdata->i2c_reg_num)
    {
            /* Write all registers/values contained in i2c_reg */
            STK_LOG("Going to Write Reg from dts: 0x%x Value: 0x%x\n",
                            pdata->pi2c_reg[i].reg,pdata->pi2c_reg[i].val);
            reg = (uint16_t)pdata->pi2c_reg[i].reg;
            val = pdata->pi2c_reg[i].val;
            if ( reg == STK_ADDR_CADC_SMOOTH && stk->chip_index >= 0x1)
                val = 0xFF;
            err = STK_REG_WRITE(stk, reg, (uint8_t*)&val);
            if (err < 0)
                return err;
            i++;
    }

    //enable phase
    reg = STK_ADDR_TRIGGER_REG;
    val = STK_TRIGGER_REG_INIT_ALL;
    STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    force_phase_en(stk, STK_TRIGGER_CMD_REG_INIT_ALL);

    // set power down for default
    stk501xx_set_enable(stk, 0);
    stk501xx_set_thd(stk);
    return 0;
}

/*
 * @brief: SW reset for stk501xx
 *
 * @param[in/out] stk: struct stk_data *
 *
 * @return: Success or fail.
 *          0: Success
 *          others: Fail
 */
int32_t stk501xx_sw_reset(struct stk_data* stk)
{
    int32_t err = 0, i = 0;
    uint16_t reg = STK_ADDR_TRIGGER_REG;
    uint32_t val = STK_TRIGGER_REG_PHEN_DISABLE_ALL;
    err = STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    if (err < 0)
        return err;


    force_phase_en(stk, STK_TRIGGER_CMD_REG_INIT_ALL);

    reg = STK_ADDR_CHIP_INDEX;

    for (i = 0; i < 2; i++)
    {
        STK_REG_READ(stk, reg, (uint8_t*)&val);
    }

    reg = STK_ADDR_INHOUSE_CMD;
    val = 0xA;
    STK_REG_WRITE(stk, reg, (uint8_t*)&val);
    reg = 0x1000;
    val = 0xA;
    STK_REG_WRITE(stk, reg, (uint8_t*)&val);
    reg = STK_ADDR_TRIGGER_REG;
    val = 0xFF;
    STK_REG_WRITE(stk, reg, (uint8_t*)&val);


    force_phase_en(stk, 0xF);

    reg = 0x1004;

    for (i = 0; i < 9; i++)
    {
        STK_REG_READ(stk, reg, (uint8_t*)&val);

        if ( val & 0x10)
            break;
    }

    reg = 0x100C;
    val = 0x00;

    for (i = 0; i < 8; i++)
    {
        STK_REG_WRITE(stk, reg, (uint8_t*)&val);
        stk->last_nearby[i] = STK_SAR_NEAR_BY_UNKNOWN;
        stk->state_change[i] = 0;
        stk->last_nearby_dist1[i] = STK_SAR_NEAR_BY_UNKNOWN;
        stk->state_change_dist1[i] = 0;
    }

    reg = STK_ADDR_SOFT_RESET;
    val = STK_SOFT_RESET_CMD;
    err = STK_REG_WRITE(stk, reg, (uint8_t*)&val);

    if (err < 0)
        return err;

    STK_TIMER_BUSY_WAIT(stk, 20, MS_DELAY);
    return 0;
}

#ifdef MCU_GESTURE
static void stk_alg_work_queue(void *stkdata)
{
    uint32_t prox_flag = 0;
    struct stk_data *stk = (struct stk_data*)stkdata;
    uint16_t err;
    //uint32_t soc_ts = 0;
    //soc_ts = HAL_GetTick();
    //STK_ERR("stk_alg_work_queue:: Processing, soc_ts=%d",soc_ts);
    //read prox flag
    err = stk_read_prox_flag(stk , &prox_flag);

    if (err)
    {
#ifdef STK_INTERRUPT_MODE

        // after far 600ms stop timer
        if (stk->gs_timer_is_running && !((prox_flag >> 8) & gesture_phase_check()))
        {
            if (++stk->gs_idle_count > IDLE_WAITING_6MS)
            {
                // stop timer
                STK_TIMER_STOP(stk, &stk->stk_timer_info);
                stk->gs_timer_is_running = false;
            }
        }

#endif
        stk->gesture_state = STK_identifyGesture(prox_flag >> 8, false);
    }
}
#endif /* MCU_GESTURE */


#if defined STK_INTERRUPT_MODE || defined STK_POLLING_MODE
void stk_work_queue(void *stkdata)
{
    struct stk_data *stk = (struct stk_data*)stkdata;
    uint32_t flag = 0, prox_flag = 0;
#ifdef STK_INTERRUPT_MODE
    STK_ERR("stk_work_queue:: Interrupt mode");
#elif defined STK_POLLING_MODE
    STK_ERR("stk_work_queue:: Polling mode");
#endif // STK_INTERRUPT_MODE
    stk_clr_intr(stk, &flag);
    //read prox flag
    stk_read_prox_flag(stk, &prox_flag);
#ifdef STK_STARTUP_CALI

    if ( flag & STK_IRQ_SOURCE_ENABLE_REG_CONVDONE_IRQ_EN_MASK)
    {
        stk501xx_update_startup(stk);
        return ;
    }

#endif

    if ( flag & STK_IRQ_SOURCE_SENSING_WDT_IRQ_MASK)
    {
        STK_ERR("sensing wdt trigger");
        if(stk->enabled)
        {
            stk501xx_sw_reset(stk);
            stk_clr_intr(stk, &flag);
            stk_reg_init(stk);
            stk501xx_set_enable(stk, true);
        }
        return;
    }

    if (flag & STK_IRQ_SOURCE_ENABLE_REG_SATURATION_IRQ_EN_MASK)
    {
        stk501xx_phase_reset(stk, STK_TRIGGER_REG_INIT_ALL);
#ifdef TEMP_COMPENSATION
        stk->last_prox_a_state = 0;
        stk->last_prox_b_state = 0;
        stk->last_prox_c_state = 0;
#endif
    }

#ifdef TEMP_COMPENSATION
    temperature_compensation(stk, flag, (uint16_t)(prox_flag >> 8));
#endif
    stk501xx_read_sar_data(stk , prox_flag);

    if (flag & STK_IRQ_SOURCE_FAR_IRQ_MASK ||
        flag & STK_IRQ_SOURCE_CLOSE_IRQ_MASK)
    {
        STK501XX_SAR_REPORT(stk);
    }
#ifdef TEMP_COMPENSATION
    disable_conv_check(stk, false);
#endif
}
#endif /* defined STK_INTERRUPT_MODE || defined STK_POLLING_MODE */
int32_t stk501xx_init_client(struct stk_data * stk)
{
    int32_t err = 0;
    uint32_t flag;
    STK_LOG("Start Initial stk501xx");
    /* SW reset */
    err = stk501xx_sw_reset(stk);

    if (err < 0)
    {
        STK_ERR("software reset error, err=%d", err);
        return err;
    }

    stk_clr_intr(stk, &flag);
    stk501xx_data_initialize(stk);
    err = stk_get_pid(stk);

    if (err < 0)
    {
        STK_ERR("stk_get_pid error, err=%d", err);
        return err;
    }

    STK_LOG("PID 0x%x index=0x%x", stk->chip_id, stk->chip_index);
    err = stk_reg_init(stk);

    if (err < 0)
    {
        STK_ERR("stk501xx reg initialization failed");
        return err;
    }

#ifdef MCU_GESTURE
    STK_tws_init();
#endif
    stk_register_queue(stk);
    err = stk501xx_show_all_reg(stk);

    if (err < 0)
    {
        STK_ERR("stk501xx_show_all_reg error, err=%d", err);
        return err;
    }

    return 0;
}
