INFO-FLOW: Workspace /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1 opened at Tue Sep 17 19:56:58 PDT 2024
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu9p-flga2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2-e 
Execute       create_platform xcvu9p-flga2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2-e'
Command       create_platform done; 2.57 sec.
Execute       source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 2.62 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 25 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 25 -name default 
Execute       ap_set_clock -name default -period 25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 6.75 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.75ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.451 GB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/autopilot -I /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-e > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-e > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.49 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.19 sec.
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:39:62)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:39:66)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:47:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:47:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:53:70)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:53:74)
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/autopilot -I /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-e > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.33 seconds. CPU system time: 0.87 seconds. Elapsed time: 4.22 seconds; current allocated memory: 1.456 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.84 sec.
Execute         run_link_or_opt -opt -out /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.38 sec.
Execute         run_link_or_opt -out /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=25 -x ir /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2-e 2> /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 2,811 Compile/Link /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,811 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 175,968 Unroll/Inline /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 175,968 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,540 Performance/Pipeline /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,540 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 17,360 Optimizations /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 17,360 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' into 'myproject(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:39:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' into 'myproject(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:47:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:53:5)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:50:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config7>' completely with a factor of 16 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 512 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config4>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1824 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(config2::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(config5::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:37:11)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:41:14)
INFO: [HLS 214-248] Applying array_partition to 'layer5_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:45:14)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'inputs': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.58 seconds. CPU system time: 0.88 seconds. Elapsed time: 6.75 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.457 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:240).
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.479 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:37:1), detected/extracted 5 process function(s): 
	 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config4>'
	 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'
	 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config7>'
	 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'.
Command           transform done; 0.41 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_resource.h:53:20)...1824 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_resource.h:53:1)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_resource.h:53:17)...494 expression(s) balanced.
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.539 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.78 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.635 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.72 sec.
Command       elaborate done; 12.7 sec.
Execute       ap_eval exec zip -j /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>' to 'dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>' to 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>' to 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>' to 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>' to 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         preproc_iomode -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
Execute         preproc_iomode -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         preproc_iomode -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>} myproject
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> ...
Execute         set_default_model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> ...
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
INFO-FLOW: Configuring Module : relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> ...
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>} myproject
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> ...
Execute         set_default_model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> ...
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> ...
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
Execute         schedule -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 15.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.79 seconds. CPU system time: 0.09 seconds. Elapsed time: 15.89 seconds; current allocated memory: 1.698 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>.
Execute         set_default_model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
Execute         bind -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.698 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 1.11 sec.
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         schedule -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.698 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>.
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         bind -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.698 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
Execute         schedule -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.5 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.52 seconds; current allocated memory: 1.711 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>.
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
Execute         bind -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.711 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         schedule -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.711 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>.
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         bind -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.711 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
Execute         schedule -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.712 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>.
Execute         set_default_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
Execute         bind -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.712 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.713 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.714 GB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 1.18 sec.
Execute         db_write -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s' is 79142 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_42_1_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10s_42_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11ns_43_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_11s_43_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12ns_44_1_1': 127 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_12s_44_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13ns_45_1_1': 152 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_13s_45_1_1': 141 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14ns_46_1_1': 214 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_14s_46_1_1': 154 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15ns_47_1_1': 162 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_15s_47_1_1': 195 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_1_1': 103 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16s_48_1_1': 119 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17ns_48_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_17s_48_1_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18ns_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_18s_48_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_5ns_37_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6ns_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_6s_38_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7ns_39_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_40_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8s_40_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_41_1_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9s_41_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s'.
Command         create_rtl_model done; 0.63 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 1.792 GB.
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s 
Execute         gen_rtl dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_csynth.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 1.37 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s_csynth.xml 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 0.31 sec.
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.verbose.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 2.24 sec.
Execute         db_write -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -f -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.adb 
Command         db_write done; 1.27 sec.
Execute         db_write -model dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -bindview -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.69 sec.
Execute         gen_tb_info dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2> -p /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.43 seconds. CPU system time: 0.19 seconds. Elapsed time: 7.81 seconds; current allocated memory: 1.922 GB.
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_csynth.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_csynth.xml 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.verbose.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -f -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.adb 
Execute         db_write -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -bindview -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -p /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s' is 23313 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_10ns_40_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_10s_41_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_11ns_41_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_11s_42_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_12ns_42_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_12s_43_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_13ns_43_1_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_13s_44_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_14ns_44_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_14s_45_1_1': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_15ns_45_1_1': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_15s_46_1_1': 70 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_16ns_46_1_1': 88 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_16s_47_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_17ns_47_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_17s_48_1_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_18s_48_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_6ns_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8ns_38_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_8s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9ns_39_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_9s_40_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.946 GB.
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s 
Execute         gen_rtl dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_csynth.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s_csynth.xml 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.verbose.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 0.62 sec.
Execute         db_write -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -f -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.adb 
Command         db_write done; 0.36 sec.
Execute         db_write -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -bindview -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5> -p /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.999 GB.
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_csynth.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_csynth.xml 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.verbose.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -f -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.adb 
Execute         db_write -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -bindview -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -p /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_12ns_42_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_12s_43_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_13ns_43_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_13s_44_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_14ns_44_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_14s_45_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_15ns_45_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_15s_46_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_16ns_46_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_16s_47_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_17s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.015 GB.
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s 
Execute         gen_rtl dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_csynth.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s_csynth.xml 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.verbose.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         db_write -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -f -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.adb 
Execute         db_write -model dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -bindview -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8> -p /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/inputs' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_20_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_21_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_22_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_23_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_24_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_25_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_26_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_27_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_28_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_29_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_30_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_31_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_1_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_2_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_3_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_4_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_5_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_6_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_7_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_8_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_9_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_10_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_11_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_12_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_13_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_14_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_15_U(myproject_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_1_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_2_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_3_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_4_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_5_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_6_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_7_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_8_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_9_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_10_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_11_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_12_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_13_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_14_U(myproject_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_15_U(myproject_fifo_w31_d2_S)' using Shift Registers.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.019 GB.
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.51 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.26 sec.
Execute         syn_report -csynth -model myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 0.25 sec.
Execute         syn_report -verbosereport -model myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Command         syn_report done; 2.48 sec.
Execute         db_write -model myproject -f -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 0.26 sec.
Execute         db_write -model myproject -bindview -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 2.34 sec.
Execute         syn_report -csynthDesign -model myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu9p-flga2104-2-e 
Execute             ap_family_info -name xcvu9p-flga2104-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2104-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_resource<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config5>} {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} {dense_resource<ap_fixed<32, 16, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>} myproject
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s] ... 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_32s_6ns_38_1_1.
INFO-FLOW: Append model myproject_mul_32s_6ns_38_1_1
INFO-FLOW: Found component myproject_mul_32s_7ns_39_1_1.
INFO-FLOW: Append model myproject_mul_32s_7ns_39_1_1
INFO-FLOW: Found component myproject_mul_32s_8ns_40_1_1.
INFO-FLOW: Append model myproject_mul_32s_8ns_40_1_1
INFO-FLOW: Found component myproject_mul_32s_9ns_41_1_1.
INFO-FLOW: Append model myproject_mul_32s_9ns_41_1_1
INFO-FLOW: Found component myproject_mul_32s_10ns_42_1_1.
INFO-FLOW: Append model myproject_mul_32s_10ns_42_1_1
INFO-FLOW: Found component myproject_mul_32s_11ns_43_1_1.
INFO-FLOW: Append model myproject_mul_32s_11ns_43_1_1
INFO-FLOW: Found component myproject_mul_32s_12ns_44_1_1.
INFO-FLOW: Append model myproject_mul_32s_12ns_44_1_1
INFO-FLOW: Found component myproject_mul_32s_13ns_45_1_1.
INFO-FLOW: Append model myproject_mul_32s_13ns_45_1_1
INFO-FLOW: Found component myproject_mul_32s_14ns_46_1_1.
INFO-FLOW: Append model myproject_mul_32s_14ns_46_1_1
INFO-FLOW: Found component myproject_mul_32s_15ns_47_1_1.
INFO-FLOW: Append model myproject_mul_32s_15ns_47_1_1
INFO-FLOW: Found component myproject_mul_32s_16ns_48_1_1.
INFO-FLOW: Append model myproject_mul_32s_16ns_48_1_1
INFO-FLOW: Found component myproject_mul_32s_17ns_48_1_1.
INFO-FLOW: Append model myproject_mul_32s_17ns_48_1_1
INFO-FLOW: Found component myproject_mul_32s_18ns_48_1_1.
INFO-FLOW: Append model myproject_mul_32s_18ns_48_1_1
INFO-FLOW: Found component myproject_mul_32s_6s_38_1_1.
INFO-FLOW: Append model myproject_mul_32s_6s_38_1_1
INFO-FLOW: Found component myproject_mul_32s_7s_39_1_1.
INFO-FLOW: Append model myproject_mul_32s_7s_39_1_1
INFO-FLOW: Found component myproject_mul_32s_8s_40_1_1.
INFO-FLOW: Append model myproject_mul_32s_8s_40_1_1
INFO-FLOW: Found component myproject_mul_32s_9s_41_1_1.
INFO-FLOW: Append model myproject_mul_32s_9s_41_1_1
INFO-FLOW: Found component myproject_mul_32s_10s_42_1_1.
INFO-FLOW: Append model myproject_mul_32s_10s_42_1_1
INFO-FLOW: Found component myproject_mul_32s_11s_43_1_1.
INFO-FLOW: Append model myproject_mul_32s_11s_43_1_1
INFO-FLOW: Found component myproject_mul_32s_12s_44_1_1.
INFO-FLOW: Append model myproject_mul_32s_12s_44_1_1
INFO-FLOW: Found component myproject_mul_32s_13s_45_1_1.
INFO-FLOW: Append model myproject_mul_32s_13s_45_1_1
INFO-FLOW: Found component myproject_mul_32s_14s_46_1_1.
INFO-FLOW: Append model myproject_mul_32s_14s_46_1_1
INFO-FLOW: Found component myproject_mul_32s_15s_47_1_1.
INFO-FLOW: Append model myproject_mul_32s_15s_47_1_1
INFO-FLOW: Found component myproject_mul_32s_16s_48_1_1.
INFO-FLOW: Append model myproject_mul_32s_16s_48_1_1
INFO-FLOW: Found component myproject_mul_32s_17s_48_1_1.
INFO-FLOW: Append model myproject_mul_32s_17s_48_1_1
INFO-FLOW: Found component myproject_mul_32s_18s_48_1_1.
INFO-FLOW: Append model myproject_mul_32s_18s_48_1_1
INFO-FLOW: Found component myproject_mul_32s_5ns_37_1_1.
INFO-FLOW: Append model myproject_mul_32s_5ns_37_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s] ... 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s] ... 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_31ns_6ns_36_1_1.
INFO-FLOW: Append model myproject_mul_31ns_6ns_36_1_1
INFO-FLOW: Found component myproject_mul_31ns_8ns_38_1_1.
INFO-FLOW: Append model myproject_mul_31ns_8ns_38_1_1
INFO-FLOW: Found component myproject_mul_31ns_9ns_39_1_1.
INFO-FLOW: Append model myproject_mul_31ns_9ns_39_1_1
INFO-FLOW: Found component myproject_mul_31ns_10ns_40_1_1.
INFO-FLOW: Append model myproject_mul_31ns_10ns_40_1_1
INFO-FLOW: Found component myproject_mul_31ns_11ns_41_1_1.
INFO-FLOW: Append model myproject_mul_31ns_11ns_41_1_1
INFO-FLOW: Found component myproject_mul_31ns_12ns_42_1_1.
INFO-FLOW: Append model myproject_mul_31ns_12ns_42_1_1
INFO-FLOW: Found component myproject_mul_31ns_13ns_43_1_1.
INFO-FLOW: Append model myproject_mul_31ns_13ns_43_1_1
INFO-FLOW: Found component myproject_mul_31ns_14ns_44_1_1.
INFO-FLOW: Append model myproject_mul_31ns_14ns_44_1_1
INFO-FLOW: Found component myproject_mul_31ns_15ns_45_1_1.
INFO-FLOW: Append model myproject_mul_31ns_15ns_45_1_1
INFO-FLOW: Found component myproject_mul_31ns_16ns_46_1_1.
INFO-FLOW: Append model myproject_mul_31ns_16ns_46_1_1
INFO-FLOW: Found component myproject_mul_31ns_17ns_47_1_1.
INFO-FLOW: Append model myproject_mul_31ns_17ns_47_1_1
INFO-FLOW: Found component myproject_mul_31ns_8s_39_1_1.
INFO-FLOW: Append model myproject_mul_31ns_8s_39_1_1
INFO-FLOW: Found component myproject_mul_31ns_9s_40_1_1.
INFO-FLOW: Append model myproject_mul_31ns_9s_40_1_1
INFO-FLOW: Found component myproject_mul_31ns_10s_41_1_1.
INFO-FLOW: Append model myproject_mul_31ns_10s_41_1_1
INFO-FLOW: Found component myproject_mul_31ns_11s_42_1_1.
INFO-FLOW: Append model myproject_mul_31ns_11s_42_1_1
INFO-FLOW: Found component myproject_mul_31ns_12s_43_1_1.
INFO-FLOW: Append model myproject_mul_31ns_12s_43_1_1
INFO-FLOW: Found component myproject_mul_31ns_13s_44_1_1.
INFO-FLOW: Append model myproject_mul_31ns_13s_44_1_1
INFO-FLOW: Found component myproject_mul_31ns_14s_45_1_1.
INFO-FLOW: Append model myproject_mul_31ns_14s_45_1_1
INFO-FLOW: Found component myproject_mul_31ns_15s_46_1_1.
INFO-FLOW: Append model myproject_mul_31ns_15s_46_1_1
INFO-FLOW: Found component myproject_mul_31ns_16s_47_1_1.
INFO-FLOW: Append model myproject_mul_31ns_16s_47_1_1
INFO-FLOW: Found component myproject_mul_31ns_17s_48_1_1.
INFO-FLOW: Append model myproject_mul_31ns_17s_48_1_1
INFO-FLOW: Found component myproject_mul_31ns_18s_48_1_1.
INFO-FLOW: Append model myproject_mul_31ns_18s_48_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s] ... 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s] ... 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w32_d2_S.
INFO-FLOW: Append model myproject_fifo_w32_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Found component myproject_fifo_w31_d2_S.
INFO-FLOW: Append model myproject_fifo_w31_d2_S
INFO-FLOW: Append model dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s
INFO-FLOW: Append model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
INFO-FLOW: Append model dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s
INFO-FLOW: Append model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
INFO-FLOW: Append model dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_32s_6ns_38_1_1 myproject_mul_32s_7ns_39_1_1 myproject_mul_32s_8ns_40_1_1 myproject_mul_32s_9ns_41_1_1 myproject_mul_32s_10ns_42_1_1 myproject_mul_32s_11ns_43_1_1 myproject_mul_32s_12ns_44_1_1 myproject_mul_32s_13ns_45_1_1 myproject_mul_32s_14ns_46_1_1 myproject_mul_32s_15ns_47_1_1 myproject_mul_32s_16ns_48_1_1 myproject_mul_32s_17ns_48_1_1 myproject_mul_32s_18ns_48_1_1 myproject_mul_32s_6s_38_1_1 myproject_mul_32s_7s_39_1_1 myproject_mul_32s_8s_40_1_1 myproject_mul_32s_9s_41_1_1 myproject_mul_32s_10s_42_1_1 myproject_mul_32s_11s_43_1_1 myproject_mul_32s_12s_44_1_1 myproject_mul_32s_13s_45_1_1 myproject_mul_32s_14s_46_1_1 myproject_mul_32s_15s_47_1_1 myproject_mul_32s_16s_48_1_1 myproject_mul_32s_17s_48_1_1 myproject_mul_32s_18s_48_1_1 myproject_mul_32s_5ns_37_1_1 myproject_mul_31ns_6ns_36_1_1 myproject_mul_31ns_8ns_38_1_1 myproject_mul_31ns_9ns_39_1_1 myproject_mul_31ns_10ns_40_1_1 myproject_mul_31ns_11ns_41_1_1 myproject_mul_31ns_12ns_42_1_1 myproject_mul_31ns_13ns_43_1_1 myproject_mul_31ns_14ns_44_1_1 myproject_mul_31ns_15ns_45_1_1 myproject_mul_31ns_16ns_46_1_1 myproject_mul_31ns_17ns_47_1_1 myproject_mul_31ns_8s_39_1_1 myproject_mul_31ns_9s_40_1_1 myproject_mul_31ns_10s_41_1_1 myproject_mul_31ns_11s_42_1_1 myproject_mul_31ns_12s_43_1_1 myproject_mul_31ns_13s_44_1_1 myproject_mul_31ns_14s_45_1_1 myproject_mul_31ns_15s_46_1_1 myproject_mul_31ns_16s_47_1_1 myproject_mul_31ns_17s_48_1_1 myproject_mul_31ns_18s_48_1_1 myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w32_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S myproject_fifo_w31_d2_S dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s myproject
INFO-FLOW: Generating /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_32s_6ns_38_1_1
INFO-FLOW: To file: write model myproject_mul_32s_7ns_39_1_1
INFO-FLOW: To file: write model myproject_mul_32s_8ns_40_1_1
INFO-FLOW: To file: write model myproject_mul_32s_9ns_41_1_1
INFO-FLOW: To file: write model myproject_mul_32s_10ns_42_1_1
INFO-FLOW: To file: write model myproject_mul_32s_11ns_43_1_1
INFO-FLOW: To file: write model myproject_mul_32s_12ns_44_1_1
INFO-FLOW: To file: write model myproject_mul_32s_13ns_45_1_1
INFO-FLOW: To file: write model myproject_mul_32s_14ns_46_1_1
INFO-FLOW: To file: write model myproject_mul_32s_15ns_47_1_1
INFO-FLOW: To file: write model myproject_mul_32s_16ns_48_1_1
INFO-FLOW: To file: write model myproject_mul_32s_17ns_48_1_1
INFO-FLOW: To file: write model myproject_mul_32s_18ns_48_1_1
INFO-FLOW: To file: write model myproject_mul_32s_6s_38_1_1
INFO-FLOW: To file: write model myproject_mul_32s_7s_39_1_1
INFO-FLOW: To file: write model myproject_mul_32s_8s_40_1_1
INFO-FLOW: To file: write model myproject_mul_32s_9s_41_1_1
INFO-FLOW: To file: write model myproject_mul_32s_10s_42_1_1
INFO-FLOW: To file: write model myproject_mul_32s_11s_43_1_1
INFO-FLOW: To file: write model myproject_mul_32s_12s_44_1_1
INFO-FLOW: To file: write model myproject_mul_32s_13s_45_1_1
INFO-FLOW: To file: write model myproject_mul_32s_14s_46_1_1
INFO-FLOW: To file: write model myproject_mul_32s_15s_47_1_1
INFO-FLOW: To file: write model myproject_mul_32s_16s_48_1_1
INFO-FLOW: To file: write model myproject_mul_32s_17s_48_1_1
INFO-FLOW: To file: write model myproject_mul_32s_18s_48_1_1
INFO-FLOW: To file: write model myproject_mul_32s_5ns_37_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_6ns_36_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_8ns_38_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_9ns_39_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_10ns_40_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_11ns_41_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_12ns_42_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_13ns_43_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_14ns_44_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_15ns_45_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_16ns_46_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_17ns_47_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_8s_39_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_9s_40_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_10s_41_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_11s_42_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_12s_43_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_13s_44_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_14s_45_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_15s_46_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_16s_47_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_17s_48_1_1
INFO-FLOW: To file: write model myproject_mul_31ns_18s_48_1_1
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w32_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model myproject_fifo_w31_d2_S
INFO-FLOW: To file: write model dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s
INFO-FLOW: To file: write model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s
INFO-FLOW: To file: write model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/vol39/xilinx/2023.1/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=25.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_32s_6ns_38_1_1
myproject_mul_32s_7ns_39_1_1
myproject_mul_32s_8ns_40_1_1
myproject_mul_32s_9ns_41_1_1
myproject_mul_32s_10ns_42_1_1
myproject_mul_32s_11ns_43_1_1
myproject_mul_32s_12ns_44_1_1
myproject_mul_32s_13ns_45_1_1
myproject_mul_32s_14ns_46_1_1
myproject_mul_32s_15ns_47_1_1
myproject_mul_32s_16ns_48_1_1
myproject_mul_32s_17ns_48_1_1
myproject_mul_32s_18ns_48_1_1
myproject_mul_32s_6s_38_1_1
myproject_mul_32s_7s_39_1_1
myproject_mul_32s_8s_40_1_1
myproject_mul_32s_9s_41_1_1
myproject_mul_32s_10s_42_1_1
myproject_mul_32s_11s_43_1_1
myproject_mul_32s_12s_44_1_1
myproject_mul_32s_13s_45_1_1
myproject_mul_32s_14s_46_1_1
myproject_mul_32s_15s_47_1_1
myproject_mul_32s_16s_48_1_1
myproject_mul_32s_17s_48_1_1
myproject_mul_32s_18s_48_1_1
myproject_mul_32s_5ns_37_1_1
myproject_mul_31ns_6ns_36_1_1
myproject_mul_31ns_8ns_38_1_1
myproject_mul_31ns_9ns_39_1_1
myproject_mul_31ns_10ns_40_1_1
myproject_mul_31ns_11ns_41_1_1
myproject_mul_31ns_12ns_42_1_1
myproject_mul_31ns_13ns_43_1_1
myproject_mul_31ns_14ns_44_1_1
myproject_mul_31ns_15ns_45_1_1
myproject_mul_31ns_16ns_46_1_1
myproject_mul_31ns_17ns_47_1_1
myproject_mul_31ns_8s_39_1_1
myproject_mul_31ns_9s_40_1_1
myproject_mul_31ns_10s_41_1_1
myproject_mul_31ns_11s_42_1_1
myproject_mul_31ns_12s_43_1_1
myproject_mul_31ns_13s_44_1_1
myproject_mul_31ns_14s_45_1_1
myproject_mul_31ns_15s_46_1_1
myproject_mul_31ns_16s_47_1_1
myproject_mul_31ns_17s_48_1_1
myproject_mul_31ns_18s_48_1_1
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s
relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s
relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
myproject
' expOnly='0'
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.53 seconds; current allocated memory: 2.028 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
INFO-FLOW: No bind nodes found for module_name relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_32s_6ns_38_1_1
myproject_mul_32s_7ns_39_1_1
myproject_mul_32s_8ns_40_1_1
myproject_mul_32s_9ns_41_1_1
myproject_mul_32s_10ns_42_1_1
myproject_mul_32s_11ns_43_1_1
myproject_mul_32s_12ns_44_1_1
myproject_mul_32s_13ns_45_1_1
myproject_mul_32s_14ns_46_1_1
myproject_mul_32s_15ns_47_1_1
myproject_mul_32s_16ns_48_1_1
myproject_mul_32s_17ns_48_1_1
myproject_mul_32s_18ns_48_1_1
myproject_mul_32s_6s_38_1_1
myproject_mul_32s_7s_39_1_1
myproject_mul_32s_8s_40_1_1
myproject_mul_32s_9s_41_1_1
myproject_mul_32s_10s_42_1_1
myproject_mul_32s_11s_43_1_1
myproject_mul_32s_12s_44_1_1
myproject_mul_32s_13s_45_1_1
myproject_mul_32s_14s_46_1_1
myproject_mul_32s_15s_47_1_1
myproject_mul_32s_16s_48_1_1
myproject_mul_32s_17s_48_1_1
myproject_mul_32s_18s_48_1_1
myproject_mul_32s_5ns_37_1_1
myproject_mul_31ns_6ns_36_1_1
myproject_mul_31ns_8ns_38_1_1
myproject_mul_31ns_9ns_39_1_1
myproject_mul_31ns_10ns_40_1_1
myproject_mul_31ns_11ns_41_1_1
myproject_mul_31ns_12ns_42_1_1
myproject_mul_31ns_13ns_43_1_1
myproject_mul_31ns_14ns_44_1_1
myproject_mul_31ns_15ns_45_1_1
myproject_mul_31ns_16ns_46_1_1
myproject_mul_31ns_17ns_47_1_1
myproject_mul_31ns_8s_39_1_1
myproject_mul_31ns_9s_40_1_1
myproject_mul_31ns_10s_41_1_1
myproject_mul_31ns_11s_42_1_1
myproject_mul_31ns_12s_43_1_1
myproject_mul_31ns_13s_44_1_1
myproject_mul_31ns_14s_45_1_1
myproject_mul_31ns_15s_46_1_1
myproject_mul_31ns_16s_47_1_1
myproject_mul_31ns_17s_48_1_1
myproject_mul_31ns_18s_48_1_1
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w32_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
myproject_fifo_w31_d2_S
dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s
relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s
relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /u1/hjia625/conifer/Vitis_Resource_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0 dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0 dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0} INST2MODULE {myproject myproject dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0 dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0 dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0 dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s} INSTDATA {myproject {DEPTH 1 CHILDREN {dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0 dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0 dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0}} dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0 {DEPTH 2 CHILDREN {}} dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0 {DEPTH 2 CHILDREN {}} dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1044 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1045 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U975 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1140 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U119 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U976 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U246 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1141 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1281 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1282 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U27 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U28 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U247 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1283 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1046 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1047 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1143 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U776 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U777 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U248 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U249 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1633 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1144 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U250 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1634 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_2 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U977 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_16820_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U29 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_3_fu_17574_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_6_fu_17592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_9_fu_17610_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_16_fu_17652_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_19_fu_17670_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_20_fu_17676_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_23_fu_17694_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_28_fu_17728_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_30_fu_17744_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_31_fu_17754_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_32_fu_17764_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_34_fu_17776_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_35_fu_17786_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_36_fu_17796_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_37_fu_17806_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_38_fu_17816_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_39_fu_17826_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_41_fu_17838_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_42_fu_17848_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_43_fu_17858_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_44_fu_17868_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_45_fu_17878_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_47_fu_17894_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_48_fu_17904_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_50_fu_17920_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_51_fu_17930_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_52_fu_17940_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U30 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1145 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U251 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U5 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1284 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U252 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U779 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_3 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U253 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U31 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U254 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U255 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1285 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U256 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_18382_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U951 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U257 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1286 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U258 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1287 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_91 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_94 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1288 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_97 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_105 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_107 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_60_fu_18798_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_63_fu_18816_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_66_fu_18834_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_73_fu_18876_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_76_fu_18894_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_77_fu_18900_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_80_fu_18918_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_85_fu_18952_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_87_fu_18968_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_88_fu_18978_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_89_fu_18988_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_91_fu_19000_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_93_fu_19016_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_94_fu_19026_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_95_fu_19036_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_98_fu_19058_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_99_fu_19068_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_100_fu_19078_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_101_fu_19088_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_102_fu_19098_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_104_fu_19114_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_105_fu_19124_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_107_fu_19140_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_108_fu_19150_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_109_fu_19160_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U978 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_108 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1048 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_110 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U56 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U124 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1147 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_113 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U979 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U125 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_116 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1289 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1290 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_119 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U786 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_122 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U126 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U980 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_125 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1291 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U127 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_128 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U787 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_4 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U128 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_130 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_132 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_133 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U129 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_1_fu_19600_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_136 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U130 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_138 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U131 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_141 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_2_fu_19740_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_142 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_143 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U981 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1049 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_146 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U132 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_148 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1050 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_151 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U259 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_152 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1642 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_5 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_153 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_156 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_158 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_117_fu_20046_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_120_fu_20064_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_123_fu_20082_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_130_fu_20124_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_133_fu_20146_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_134_fu_20156_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_136_fu_20172_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_137_fu_20182_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_138_fu_20192_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_142_fu_20216_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_144_fu_20232_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_145_fu_20242_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_146_fu_20252_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_148_fu_20268_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_149_fu_20278_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_150_fu_20288_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_151_fu_20298_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_152_fu_20308_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_153_fu_20318_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_155_fu_20330_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_156_fu_20340_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_157_fu_20350_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_158_fu_20360_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_159_fu_20370_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_160_fu_20380_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_161_fu_20390_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_162_fu_20400_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_163_fu_20410_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_165_fu_20426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_167_fu_20446_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_168_fu_20456_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_161 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U260 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_162 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7ns_39_1_1_U2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_163 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U952 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6s_38_1_1_U919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_166 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_168 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U261 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_171 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_172 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_173 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_174 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_175 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1051 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_176 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_177 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_178 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U32 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_179 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_180 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_181 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_182 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_183 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_184 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_185 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_186 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_187 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U262 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_188 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U6 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_189 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U33 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_190 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_191 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_192 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U263 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_193 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1052 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_194 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_195 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_196 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_197 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1053 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_198 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U264 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_199 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_200 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_201 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_202 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_203 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_204 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U633 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_205 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U57 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_206 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_207 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U791 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_6 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_208 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U982 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_209 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U792 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_210 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_211 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_212 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_213 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U634 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_214 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U793 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_215 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_174_fu_21304_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_177_fu_21322_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_180_fu_21340_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_186_fu_21376_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_187_fu_21386_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_188_fu_21396_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_190_fu_21408_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_191_fu_21418_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_193_fu_21434_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_194_fu_21444_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_195_fu_21454_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_199_fu_21478_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_200_fu_21488_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_201_fu_21498_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_202_fu_21508_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_203_fu_21518_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_204_fu_21528_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_205_fu_21534_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_206_fu_21544_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_207_fu_21554_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_208_fu_21564_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_209_fu_21574_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_210_fu_21584_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_212_fu_21600_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_213_fu_21610_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_214_fu_21620_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_215_fu_21630_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_216_fu_21640_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_218_fu_21656_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_219_fu_21666_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_222_fu_21688_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_216 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U58 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_217 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_21844_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_218 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_219 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U794 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_220 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U795 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_221 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U265 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_222 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_223 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_224 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_225 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_226 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U983 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_227 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U140 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_228 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_229 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U984 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_230 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1302 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_231 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U796 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_232 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U635 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_233 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_234 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U797 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_235 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_236 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U636 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_237 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_238 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U141 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_239 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_240 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U59 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_241 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U60 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_242 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U34 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_243 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1303 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_244 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U637 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_245 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1304 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_246 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_247 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U985 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_248 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_249 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1054 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_250 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U266 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_251 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_252 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_253 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_254 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_255 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_256 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U267 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_257 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_258 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_259 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1055 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_260 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1305 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_261 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_262 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_263 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_264 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_265 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U638 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_266 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U798 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_267 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U639 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_268 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_269 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_231_fu_22596_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_234_fu_22614_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_237_fu_22632_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_244_fu_22674_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_247_fu_22692_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_248_fu_22702_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_250_fu_22718_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_251_fu_22728_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_252_fu_22738_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_256_fu_22762_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_258_fu_22778_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_259_fu_22788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_260_fu_22798_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_262_fu_22814_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_263_fu_22824_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_264_fu_22834_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_265_fu_22844_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_266_fu_22854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_267_fu_22864_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_269_fu_22876_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_270_fu_22886_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_271_fu_22896_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_272_fu_22906_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_273_fu_22916_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_274_fu_22926_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_275_fu_22936_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_276_fu_22946_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_277_fu_22956_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_278_fu_22966_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_279_fu_22976_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_280_fu_22986_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_281_fu_22996_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_282_fu_23006_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U986 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_270 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1306 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_271 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_272 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_273 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_274 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_275 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U799 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_7 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1307 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_276 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U268 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_277 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_278 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U987 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_279 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1056 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_280 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U953 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U800 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_8 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U801 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_282 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_18s_48_1_1_U1646 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_9 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U988 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_284 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_286 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U640 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U269 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_288 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1308 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U802 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_290 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_292 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_293 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U989 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_295 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_297 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_299 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_301 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U61 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_303 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U62 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_305 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U641 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_307 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1309 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_308 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_309 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U270 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_310 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1310 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_311 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_312 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_313 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U803 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_314 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_315 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U990 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_316 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1311 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_317 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_318 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U143 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_319 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_320 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U804 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_321 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U805 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_322 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U642 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_323 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_288_fu_23788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_291_fu_23806_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_294_fu_23824_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_301_fu_23866_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_304_fu_23884_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_305_fu_23890_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_308_fu_23908_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_313_fu_23942_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_315_fu_23958_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_316_fu_23968_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_317_fu_23978_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_319_fu_23990_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_321_fu_24006_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_322_fu_24016_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_323_fu_24026_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_326_fu_24048_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_327_fu_24058_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_328_fu_24068_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_329_fu_24078_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_330_fu_24088_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_332_fu_24104_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_333_fu_24114_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_334_fu_24124_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_336_fu_24140_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_338_fu_24160_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_324 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_325 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_326 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_327 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U991 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_328 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U271 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_329 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_330 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U954 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_331 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U643 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_332 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1312 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_333 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_334 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U806 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_335 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_336 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U144 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_337 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U145 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_338 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1057 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_339 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1313 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_340 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_341 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_342 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_343 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_344 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_345 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1314 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_346 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_347 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U807 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_10 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_348 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U644 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_349 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_350 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U63 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_351 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_352 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U645 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_353 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_354 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U64 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_355 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U272 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_356 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_357 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_358 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U646 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_359 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U992 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_360 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1315 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_361 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_362 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1058 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_363 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U273 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_364 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U993 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_365 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U274 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_366 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_367 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U65 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_368 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U955 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_369 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U994 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_370 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_371 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U275 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_372 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U14 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_373 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U808 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_11 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1318 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_374 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U276 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_375 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U809 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_376 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_377 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1059 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_378 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_345_fu_24980_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_348_fu_24998_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_351_fu_25016_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_358_fu_25058_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_361_fu_25080_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_362_fu_25090_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_364_fu_25106_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_365_fu_25116_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_366_fu_25126_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_370_fu_25150_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_371_fu_25160_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_372_fu_25170_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_373_fu_25180_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_374_fu_25190_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_375_fu_25200_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_376_fu_25206_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_377_fu_25216_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_378_fu_25226_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_379_fu_25236_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_380_fu_25246_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_381_fu_25256_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_383_fu_25268_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_384_fu_25278_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_385_fu_25288_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_386_fu_25298_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_387_fu_25308_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_388_fu_25318_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_389_fu_25328_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_390_fu_25338_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_391_fu_25348_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_392_fu_25358_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_393_fu_25368_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_394_fu_25378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_395_fu_25388_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_396_fu_25398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U66 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_379 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U810 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_380 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U277 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_381 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U995 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_382 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_383 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1060 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_384 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U811 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_12 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1319 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_385 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_386 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_387 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_388 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_389 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_390 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1320 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_391 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1321 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_392 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U67 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_393 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_394 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_7_fu_25676_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_395 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U35 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_396 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U812 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_397 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1061 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_398 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U647 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_399 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_400 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_401 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U68 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_402 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U69 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_403 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U36 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_404 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U996 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_405 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_406 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_407 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_408 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U7 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_409 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U648 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_410 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U70 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_411 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_412 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U649 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_413 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U278 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_414 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U650 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_415 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_416 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U279 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_417 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_418 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_419 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U651 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_420 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U652 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_421 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U813 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_422 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U37 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_423 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U653 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_424 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1322 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_425 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_426 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_427 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U654 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_428 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U655 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_429 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1323 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_430 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U814 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_431 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U280 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_432 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U815 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_433 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_402_fu_26240_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_405_fu_26258_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_408_fu_26276_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_415_fu_26318_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_418_fu_26340_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_419_fu_26350_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_421_fu_26366_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_422_fu_26376_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_423_fu_26386_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_427_fu_26410_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_429_fu_26426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_430_fu_26436_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_431_fu_26446_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_433_fu_26462_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_434_fu_26472_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_435_fu_26482_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_436_fu_26492_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_437_fu_26502_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_438_fu_26512_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_440_fu_26524_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_441_fu_26534_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_442_fu_26544_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_443_fu_26554_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_444_fu_26564_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_445_fu_26574_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_446_fu_26584_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_447_fu_26594_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_450_fu_26616_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_453_fu_26646_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U147 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_434 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1324 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_435 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_436 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_437 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1062 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_438 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_439 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U816 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_440 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_441 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_442 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1063 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_443 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_444 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U997 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_445 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_446 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1325 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_447 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_448 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_5ns_37_1_1_U1791 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_449 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_450 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_451 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_452 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_453 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_454 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1656 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_455 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_456 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_457 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1657 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_458 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_459 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_460 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_461 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_462 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_463 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_464 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1184 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_465 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U817 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_466 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U281 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_467 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U15 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_468 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_469 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U818 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_470 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_471 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_472 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U819 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_473 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_474 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_475 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1064 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_476 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1185 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_477 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1326 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_478 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U658 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_479 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U956 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_480 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_481 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_482 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_483 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1327 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_484 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U820 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_13 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1328 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_485 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1186 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_486 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U821 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_487 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U282 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_488 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_489 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_459_fu_27454_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_462_fu_27472_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_465_fu_27490_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_472_fu_27532_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_475_fu_27554_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_476_fu_27564_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_478_fu_27580_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_479_fu_27590_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_480_fu_27600_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_484_fu_27624_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_486_fu_27640_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_487_fu_27650_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_488_fu_27660_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_490_fu_27672_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_491_fu_27682_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_492_fu_27692_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_493_fu_27702_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_494_fu_27712_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_495_fu_27722_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_497_fu_27734_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_498_fu_27744_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_499_fu_27754_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_500_fu_27764_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_501_fu_27774_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_502_fu_27784_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_503_fu_27794_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_504_fu_27804_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_506_fu_27820_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_507_fu_27830_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_508_fu_27840_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_510_fu_27860_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_490 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_491 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_492 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U71 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_493 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U38 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_494 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1065 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_495 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_496 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U998 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_497 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_498 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U283 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_499 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U8 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_500 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U284 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_501 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U822 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_502 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U660 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_503 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_504 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_505 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_506 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U72 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_507 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U823 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_14 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1329 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_508 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1659 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_509 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1660 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_15 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U824 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_510 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_511 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_512 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_513 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U285 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_514 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_515 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_27_fu_28246_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U39 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_516 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U286 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_517 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1330 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_518 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1066 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_519 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1067 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_520 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U661 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_521 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_522 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_523 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_524 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_525 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U662 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_526 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1187 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_527 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_528 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U287 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_529 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_530 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_531 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U825 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_532 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1188 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_533 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_534 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U826 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_16 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1189 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_535 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_536 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U827 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_537 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1331 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_538 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1663 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_539 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_18s_48_1_1_U1664 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_17 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U664 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_540 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_541 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_516_fu_28652_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_519_fu_28670_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_522_fu_28688_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_529_fu_28730_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_532_fu_28748_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_533_fu_28754_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_535_fu_28766_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_536_fu_28776_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_537_fu_28786_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_541_fu_28810_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_543_fu_28826_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_544_fu_28836_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_545_fu_28846_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_547_fu_28862_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_548_fu_28872_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_549_fu_28882_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_550_fu_28892_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_551_fu_28902_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_552_fu_28912_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_554_fu_28924_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_555_fu_28934_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_556_fu_28944_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_557_fu_28954_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_558_fu_28964_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_559_fu_28974_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_560_fu_28984_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_561_fu_28994_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_562_fu_29004_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_564_fu_29020_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_566_fu_29040_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_567_fu_29050_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1068 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_542 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1190 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_543 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_8_fu_29130_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U828 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_544 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_545 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1191 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_546 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_547 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U665 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_548 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U829 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_18 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1665 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_19 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U288 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_549 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_550 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_551 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_552 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U999 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_553 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_554 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_555 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_556 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_557 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_558 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1192 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_559 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_560 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U667 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_561 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_562 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U668 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_563 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_29464_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_564 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U289 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_565 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U16 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_566 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_567 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_568 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_569 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1670 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_20 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U670 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_570 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U290 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_571 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1671 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_21 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1672 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_22 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_572 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U671 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_573 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1673 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_23 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U73 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_574 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_575 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_576 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_577 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_578 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_579 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U957 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_580 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U74 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_581 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_582 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U673 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_583 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_584 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U958 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_585 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_586 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_587 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_588 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1000 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_589 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_590 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_573_fu_29908_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_576_fu_29926_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_579_fu_29944_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_586_fu_29986_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_589_fu_30004_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_590_fu_30010_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_593_fu_30028_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_598_fu_30058_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_600_fu_30074_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_601_fu_30084_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_602_fu_30094_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_604_fu_30106_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_606_fu_30122_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_607_fu_30132_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_608_fu_30142_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_611_fu_30164_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_612_fu_30174_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_613_fu_30184_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_614_fu_30194_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_615_fu_30204_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_617_fu_30220_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_618_fu_30230_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_620_fu_30246_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_621_fu_30256_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_622_fu_30266_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U40 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_591 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_592 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1069 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_593 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_18s_48_1_1_U1677 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_24 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1193 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_594 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_595 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_596 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1070 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_597 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_598 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1332 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_599 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U674 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_600 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1194 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_601 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_602 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U830 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_603 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U831 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_604 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1001 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_605 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_606 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1195 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_607 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_608 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1679 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_25 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_609 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_610 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_611 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U959 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_612 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1680 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_26 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1681 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_27 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_613 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U75 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_614 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U76 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_615 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_616 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1196 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_617 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_618 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U77 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_619 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1683 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_28 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U291 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_620 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_621 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_622 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_623 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U78 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_624 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_625 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1333 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_626 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1686 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_29 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1197 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_627 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_628 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_629 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_630 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_631 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_632 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U676 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_633 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_634 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_635 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_636 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U677 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_637 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_638 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_639 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_640 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_630_fu_31122_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_633_fu_31140_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_636_fu_31158_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_643_fu_31200_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_646_fu_31218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_647_fu_31224_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_650_fu_31242_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_655_fu_31276_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_657_fu_31292_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_658_fu_31302_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_659_fu_31312_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_661_fu_31324_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_662_fu_31334_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_663_fu_31344_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_664_fu_31354_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_665_fu_31364_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_666_fu_31374_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_668_fu_31386_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_669_fu_31396_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_670_fu_31406_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_671_fu_31416_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_671 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_672_fu_31426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_673_fu_31436_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_674_fu_31446_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_675_fu_31456_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_676_fu_31466_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_677_fu_31476_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_678_fu_31486_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_679_fu_31496_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_680_fu_31506_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_681_fu_31516_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1002 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_641 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U832 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_642 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U41 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_643 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_11_fu_31596_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_644 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_645 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1689 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_30 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1334 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_646 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1071 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_647 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_648 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1003 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_649 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U9 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_650 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_651 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_652 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U833 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_653 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_654 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_655 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_656 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_657 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1072 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_658 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1004 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_659 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_660 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U960 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_661 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_662 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_663 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1335 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_664 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U834 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_665 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_666 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1005 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_667 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_668 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_18s_48_1_1_U1692 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_31 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_669 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U679 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_670 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_671 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_672 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U933 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_673 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U680 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_674 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1198 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_675 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1199 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_676 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_677 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1200 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_678 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1073 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_679 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1336 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_680 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1201 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_681 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1074 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_682 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_683 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_684 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1075 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_685 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U835 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_686 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1076 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_687 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1077 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_688 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_689 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_690 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U934 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_691 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U836 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_32 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_692 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U682 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_693 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_687_fu_32336_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_690_fu_32354_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_693_fu_32372_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_700_fu_32414_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_703_fu_32436_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_704_fu_32446_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_706_fu_32462_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_707_fu_32472_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_708_fu_32482_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_712_fu_32506_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_713_fu_32516_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_714_fu_32526_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_715_fu_32536_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_716_fu_32546_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_717_fu_32556_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_718_fu_32562_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_719_fu_32572_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_720_fu_32582_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_721_fu_32592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_721 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_722_fu_32602_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_723_fu_32612_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_725_fu_32624_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_726_fu_32634_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_727_fu_32644_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_728_fu_32654_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_729_fu_32664_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_731_fu_32680_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_732_fu_32690_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_734_fu_32706_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_735_fu_32716_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_736_fu_32726_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_694 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U683 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_695 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U79 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_696 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1202 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_697 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7ns_39_1_1_U3 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_698 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1006 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_699 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_700 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_701 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_702 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_703 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_704 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_705 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_706 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_707 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_708 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_709 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1203 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_710 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1204 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_711 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U837 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_712 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_713 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U838 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_714 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_18ns_48_1_1_U839 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_33 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_715 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_716 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_717 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1341 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_718 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_719 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U17 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_720 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1078 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_721 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_722 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1205 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_723 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_724 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1206 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_725 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_726 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_727 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U42 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_728 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_729 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_730 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_731 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_732 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1079 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_733 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_734 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_735 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_12_fu_33380_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1207 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_736 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_737 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_738 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_739 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_740 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1080 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_741 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_742 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U80 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_743 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_744 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_745 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_746 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_747 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_748 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_744_fu_33592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_747_fu_33610_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_750_fu_33628_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_757_fu_33670_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_760_fu_33692_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_761_fu_33702_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_763_fu_33718_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_764_fu_33728_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_765_fu_33738_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_769_fu_33762_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_771_fu_33778_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_772_fu_33788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_773_fu_33798_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_775_fu_33810_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_776_fu_33820_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_777_fu_33830_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_778_fu_33840_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_779_fu_33850_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_780_fu_33860_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_782_fu_33872_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_783_fu_33882_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_784_fu_33892_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_785_fu_33902_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_786_fu_33912_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_788_fu_33928_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_789_fu_33938_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_791_fu_33954_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_792_fu_33964_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_793_fu_33974_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_793 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U961 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_749 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_750 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1007 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_751 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1208 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_752 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U302 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_753 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U962 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_754 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_755 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U81 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_756 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_757 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_758 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1209 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_759 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_760 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1210 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_761 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_762 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1346 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_763 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U18 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_764 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U303 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_765 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U304 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_766 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1702 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_34 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U82 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_767 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1211 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_768 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_769 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_770 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U305 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_771 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_772 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U685 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_773 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_774 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U935 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_775 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_776 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U963 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_777 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_778 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_779 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1008 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_780 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U840 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_35 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1704 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_36 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1347 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_781 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_782 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U841 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_37 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_783 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_784 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U842 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_38 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_785 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1706 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_39 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_786 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U306 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_787 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U43 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_788 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_789 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_790 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U83 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_791 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1212 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_792 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_793 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_794 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_795 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_796 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_797 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U84 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_798 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_799 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_801_fu_34788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_804_fu_34806_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_807_fu_34824_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_814_fu_34866_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_817_fu_34884_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_817 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_818_fu_34890_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_820_fu_34906_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_821_fu_34916_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_822_fu_34926_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_826_fu_34950_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_827_fu_34960_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_828_fu_34970_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_829_fu_34980_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_829 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_830_fu_34990_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_831_fu_35000_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_832_fu_35006_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_833_fu_35016_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_834_fu_35026_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_835_fu_35036_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_835 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_836_fu_35046_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_837_fu_35056_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_839_fu_35068_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_840_fu_35078_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_841_fu_35088_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_842_fu_35098_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_843_fu_35108_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_845_fu_35124_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_845 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_846_fu_35134_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_848_fu_35150_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_848 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_849_fu_35160_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_850_fu_35170_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_6ns_38_1_1_U1 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_800 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_801 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_802 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U964 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_803 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_804 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_805 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_806 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U307 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_807 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U843 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_808 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U844 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_40 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_13_fu_35366_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U85 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_809 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U845 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_810 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_811 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_812 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1708 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_41 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U308 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_813 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U19 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_814 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U86 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_815 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_816 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_817 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_818 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_819 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1009 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_820 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_821 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_822 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U309 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_823 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1081 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_824 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1213 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_825 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_826 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1214 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_827 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U310 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_828 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U965 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_829 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_830 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_831 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_832 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U311 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_833 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U312 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_834 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_835 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_836 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1082 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_837 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U313 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_839 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1083 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_840 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_841 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_842 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_843 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_844 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U87 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_845 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_846 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1714 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_42 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_847 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_848 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_849 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_850 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_851 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_858_fu_35994_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_861_fu_36012_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_864_fu_36030_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_871_fu_36072_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_874_fu_36094_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_875_fu_36104_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_875 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_877_fu_36120_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_877 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_878_fu_36130_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_879_fu_36140_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_879 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_883_fu_36164_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_884_fu_36174_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_885_fu_36184_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_886_fu_36194_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_887_fu_36204_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_888_fu_36214_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_889_fu_36220_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_889 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_890_fu_36230_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_891_fu_36240_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_892_fu_36250_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_893_fu_36260_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_893 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_894_fu_36270_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_894 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_896_fu_36282_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_897_fu_36292_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_898_fu_36302_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_898 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_899_fu_36312_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_899 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_900_fu_36322_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_901_fu_36332_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_902_fu_36342_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_902 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_903_fu_36352_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_904_fu_36362_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_904 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_906_fu_36378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_908_fu_36398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_908 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_909_fu_36408_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1215 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_852 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U846 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_853 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U314 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_854 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U502 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_855 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1010 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_856 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U315 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_857 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1716 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_43 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_858 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U693 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_859 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_860 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1216 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_861 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_862 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_863 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_864 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_865 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_866 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1011 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_867 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U966 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_868 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_869 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_870 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U847 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_871 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U848 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_872 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U503 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_873 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1012 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_874 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_875 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U504 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_876 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U505 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_877 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1013 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_878 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_879 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_880 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_881 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U694 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_882 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1084 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_883 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_884 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U849 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_885 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U695 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_886 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U506 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_887 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_888 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1720 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_44 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U507 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_889 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_890 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U850 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_891 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_892 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_893 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_894 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U184 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_895 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U851 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_896 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U318 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_897 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_898 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U319 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_899 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_900 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_901 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1085 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_902 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_903 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_904 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U696 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_905 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1217 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_906 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_915_fu_37182_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_918_fu_37200_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_921_fu_37218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_928_fu_37260_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_928 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_931_fu_37278_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_932_fu_37284_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_932 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_935_fu_37302_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_935 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_940_fu_37336_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_942_fu_37352_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_943_fu_37362_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_943 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_944_fu_37372_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_944 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_946_fu_37384_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_947_fu_37394_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_948_fu_37404_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_948 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_949_fu_37414_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_949 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_950_fu_37424_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_951_fu_37434_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_953_fu_37446_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_954_fu_37456_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_955_fu_37466_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_955 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_956_fu_37476_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_956 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_957_fu_37486_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_959_fu_37502_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_959 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_960_fu_37512_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_963_fu_37534_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U185 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_907 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1359 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_908 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U186 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_909 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U187 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_910 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U508 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_911 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U10 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_912 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_913 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U509 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_914 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_915 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U320 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_916 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1218 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_917 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U321 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_918 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U853 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_45 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1086 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_919 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U510 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_920 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U20 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_921 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1014 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_922 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U322 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_923 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1725 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_46 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U967 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_924 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U188 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_925 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_926 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U189 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_927 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U323 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_928 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_929 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U697 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_930 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U511 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_931 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U936 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_932 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U937 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_933 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1087 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_934 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_935 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U324 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_936 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1219 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_937 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U698 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_938 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1088 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_939 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_940 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U512 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_941 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_942 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1015 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_943 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U699 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_944 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_945 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_946 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_947 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U325 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_948 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U513 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_949 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_950 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_951 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1220 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_952 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U326 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_953 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U700 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_954 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U327 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_955 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_956 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U328 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_957 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U701 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_958 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_959 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1016 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_960 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1089 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_961 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_972_fu_38366_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_972 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_975_fu_38384_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_978_fu_38402_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_978 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_982_fu_38426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_982 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_983_fu_38436_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_983 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_984_fu_38442_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_985_fu_38452_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_985 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_986_fu_38462_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_988_fu_38474_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_988 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_989_fu_38484_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_989 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_991_fu_38500_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_992_fu_38510_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_992 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_993_fu_38520_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_997_fu_38544_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_998_fu_38554_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_999_fu_38564_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_999 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1000_fu_38574_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1000 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1001_fu_38584_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1002_fu_38594_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1003_fu_38600_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1004_fu_38610_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1005_fu_38620_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1006_fu_38630_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1007_fu_38640_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1008_fu_38650_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1010_fu_38662_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1011_fu_38672_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1012_fu_38682_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1013_fu_38692_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1014_fu_38702_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1015_fu_38712_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1016_fu_38722_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1016 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1017_fu_38732_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1019_fu_38748_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1019 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1020_fu_38758_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1021_fu_38768_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1023_fu_38788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U190 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_962 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_963 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_14_fu_38846_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U329 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_964 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U88 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_965 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1221 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_966 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_967 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_968 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U514 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_969 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U330 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_970 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_971 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_972 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_973 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_974 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U331 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_975 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1222 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_976 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U968 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_977 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U332 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_978 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U333 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_979 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U515 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_980 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_15_fu_39130_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1728 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_47 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U702 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_981 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_982 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1090 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_983 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_984 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_985 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U191 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_986 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U89 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_987 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1091 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_988 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U192 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_989 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1223 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_990 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1092 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_991 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U516 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_992 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U703 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_993 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1017 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_994 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_995 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U334 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_996 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U193 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_997 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_998 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1093 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_999 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1224 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1000 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U90 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1001 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1225 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1002 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1094 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1003 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U704 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1004 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U194 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1005 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1006 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U195 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1007 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U517 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1008 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1018 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1009 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U705 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1010 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1011 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U518 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1012 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U859 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_48 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1013 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1014 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1029_fu_39652_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1032_fu_39670_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1035_fu_39688_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1041_fu_39724_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1042_fu_39734_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1043_fu_39744_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1043 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1045_fu_39756_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1045 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1046_fu_39766_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1046 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1048_fu_39782_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1048 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1049_fu_39792_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1050_fu_39802_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1054_fu_39826_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1055_fu_39836_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1055 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1056_fu_39846_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1057_fu_39856_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1057 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1058_fu_39866_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1059_fu_39876_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1060_fu_39882_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1061_fu_39892_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1061 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1062_fu_39902_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1062 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1063_fu_39912_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1063 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1064_fu_39922_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1064 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1065_fu_39932_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1067_fu_39944_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1067 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1068_fu_39954_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1068 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1069_fu_39964_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1069 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1070_fu_39974_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1070 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1071_fu_39984_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1072_fu_39994_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1073_fu_40004_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1073 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1074_fu_40014_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1075_fu_40024_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1075 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1077_fu_40040_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1077 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1079_fu_40060_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1079 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1080_fu_40070_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1080 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U335 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1015 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1016 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U44 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1017 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U706 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1018 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U519 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1019 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1226 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1020 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1733 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_49 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U196 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1021 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U707 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1022 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1023 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U91 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1024 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1227 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1025 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1026 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1027 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1028 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U336 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1029 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1228 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1030 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1229 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1031 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U862 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_50 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1032 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1033 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1034 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1035 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U520 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1036 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1037 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1230 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1038 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1039 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1040 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U92 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1041 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U45 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1042 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U521 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1043 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1044 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1045 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U708 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1046 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U709 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1047 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U865 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_51 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1048 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1049 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1050 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1051 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U522 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1052 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1053 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U710 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1054 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1055 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1056 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1057 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1058 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U938 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1059 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1060 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1061 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1062 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1063 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1064 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1231 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1065 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1066 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U341 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1067 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_16_fu_40846_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1086_fu_40884_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1089_fu_40902_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1092_fu_40920_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1099_fu_40962_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1102_fu_40980_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1103_fu_40986_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1106_fu_41004_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1111_fu_41034_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1113_fu_41050_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1114_fu_41060_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1115_fu_41070_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1117_fu_41082_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1118_fu_41092_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1119_fu_41102_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1120_fu_41112_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1121_fu_41122_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1122_fu_41132_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1124_fu_41144_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1125_fu_41154_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1126_fu_41164_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1127_fu_41174_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1128_fu_41184_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1130_fu_41200_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1131_fu_41210_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1134_fu_41232_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1068 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1069 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U197 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1070 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U523 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1071 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U93 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1072 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1073 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1232 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1074 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U524 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1075 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1233 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1076 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U525 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1077 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1078 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U711 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1079 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1234 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1080 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U871 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_52 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U94 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1081 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1082 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U712 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1083 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U969 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1084 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1736 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1085 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U526 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1086 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1087 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1088 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1089 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1090 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1091 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1092 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U46 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1093 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1095 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1094 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1095 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U713 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1096 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1235 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1097 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1098 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1236 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1099 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U527 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1102 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U714 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1104 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U528 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1105 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1106 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1107 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U715 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1108 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U198 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1109 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U529 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1110 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1111 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U530 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1112 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1096 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1113 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U877 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_54 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1237 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1114 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U531 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1115 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U21 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1116 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U95 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1117 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1739 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_55 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1119 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1120 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1143_fu_42052_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1146_fu_42070_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1149_fu_42088_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1156_fu_42130_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1159_fu_42148_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1160_fu_42158_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1162_fu_42174_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1163_fu_42184_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1164_fu_42194_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1168_fu_42218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1170_fu_42234_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1171_fu_42244_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1172_fu_42254_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1174_fu_42266_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1176_fu_42282_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1177_fu_42292_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1178_fu_42302_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1181_fu_42324_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1182_fu_42334_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1183_fu_42344_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1184_fu_42354_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1185_fu_42364_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1187_fu_42380_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1188_fu_42390_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1190_fu_42406_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1191_fu_42416_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1192_fu_42426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U199 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1019 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1122 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1238 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U96 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1124 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U532 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1125 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1126 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1239 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1127 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1097 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1128 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1129 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1130 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U970 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1131 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U533 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1132 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U716 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1133 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1134 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1135 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1136 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1137 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U534 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1138 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1139 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U200 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1140 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1141 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1098 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1142 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1099 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1143 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U939 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1144 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1145 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1020 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1146 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1100 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1147 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U201 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1148 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U940 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1149 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U97 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1150 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U47 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1151 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U202 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1152 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U717 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1153 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1154 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U535 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1155 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U346 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1156 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1157 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U536 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1158 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U347 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1159 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1160 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U537 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1161 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1162 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1163 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U538 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1164 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U22 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1165 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1240 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1166 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U48 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1167 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1101 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1168 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U23 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1169 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1170 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U203 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1171 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1743 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_56 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1172 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U718 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1173 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1174 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U539 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1175 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U540 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1176 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1200_fu_43252_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1203_fu_43270_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1206_fu_43288_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1210_fu_43312_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1211_fu_43322_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1212_fu_43328_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1213_fu_43338_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1214_fu_43348_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1216_fu_43360_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1217_fu_43370_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1219_fu_43386_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1220_fu_43396_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1221_fu_43406_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1225_fu_43430_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1226_fu_43440_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1227_fu_43450_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1228_fu_43460_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1229_fu_43470_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1230_fu_43480_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1231_fu_43486_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1232_fu_43496_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1233_fu_43506_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1234_fu_43516_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1235_fu_43526_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1236_fu_43536_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1238_fu_43552_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1239_fu_43562_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1240_fu_43572_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1241_fu_43582_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1242_fu_43592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1244_fu_43608_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1245_fu_43618_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1246_fu_43628_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1247_fu_43638_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1248_fu_43648_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1249_fu_43658_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1250_fu_43668_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1177 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1178 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1241 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1179 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1180 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U541 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1181 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U204 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1182 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1183 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U98 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1184 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U542 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1185 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1745 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_57 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1186 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U941 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1187 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1188 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1189 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U99 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1190 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U205 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1191 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U206 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1192 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U543 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1193 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U881 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_58 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U719 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1194 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U100 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1195 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1196 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U544 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1197 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U545 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1198 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1199 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U720 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1200 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U546 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1201 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U547 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1202 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U207 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1203 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1204 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1205 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1021 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1206 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1242 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1207 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U883 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_59 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1208 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1209 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U884 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_60 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1243 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1210 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1211 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1212 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U208 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1213 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1214 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1215 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U548 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1216 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U549 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1217 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1218 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1219 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1220 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1221 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U550 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1222 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U551 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1223 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1224 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1225 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1226 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1227 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1228 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1229 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1257_fu_44472_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1260_fu_44490_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1263_fu_44508_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1270_fu_44550_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1273_fu_44568_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1274_fu_44578_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1276_fu_44594_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1277_fu_44604_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1278_fu_44614_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1282_fu_44638_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1284_fu_44654_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1285_fu_44664_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1286_fu_44674_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1288_fu_44686_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1289_fu_44696_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1290_fu_44706_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1291_fu_44716_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1292_fu_44726_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1293_fu_44736_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1295_fu_44748_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1296_fu_44758_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1297_fu_44768_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1298_fu_44778_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1299_fu_44788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1301_fu_44804_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1302_fu_44814_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1303_fu_44824_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1304_fu_44834_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1305_fu_44844_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1306_fu_44854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1307_fu_44864_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U942 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1230 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1231 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U552 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1232 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U553 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1233 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1234 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1235 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_17_fu_45010_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1236 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1237 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1238 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1239 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1240 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1241 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1242 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1104 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1243 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1244 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1245 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U971 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1246 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1247 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U554 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1248 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1244 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1249 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U555 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1250 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1251 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1252 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U889 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_61 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1253 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1105 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1254 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1106 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1255 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U209 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1256 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U11 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1257 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1022 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1258 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U101 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1259 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1260 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1261 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U210 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1262 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1750 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_62 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1263 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U556 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1264 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1265 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U211 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1266 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1267 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1268 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U557 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1269 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1270 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1271 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1245 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1272 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_18_fu_45582_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1273 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1274 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1275 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1276 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1277 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U558 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1278 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1246 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1279 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1280 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1107 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1281 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U212 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1282 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1314_fu_45752_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1317_fu_45770_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1320_fu_45788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1327_fu_45830_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1330_fu_45848_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1331_fu_45854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1334_fu_45872_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1339_fu_45906_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1341_fu_45922_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1342_fu_45932_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1343_fu_45942_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1345_fu_45954_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1347_fu_45970_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1348_fu_45980_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1349_fu_45990_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1352_fu_46012_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1353_fu_46022_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1354_fu_46032_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1355_fu_46042_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1356_fu_46052_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1357_fu_46062_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1358_fu_46072_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1359_fu_46082_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1361_fu_46098_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1362_fu_46108_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1363_fu_46118_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1365_fu_46138_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U213 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1283 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1247 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1284 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U214 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1285 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1286 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1287 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U559 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1288 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1289 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U215 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1290 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_19_fu_46302_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1248 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1291 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1108 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1292 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1023 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1293 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1294 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U560 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1295 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U561 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1296 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1249 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1297 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U737 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1298 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U562 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1299 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1300 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1301 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U738 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1302 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1303 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U563 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1304 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1305 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U893 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_63 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U739 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1306 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U740 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1307 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1109 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1308 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U359 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1309 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1110 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1310 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1311 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U564 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1312 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1313 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1314 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U49 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1315 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1024 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1316 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1317 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1250 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1318 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1111 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1319 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U943 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1320 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1251 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1321 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U216 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1322 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U217 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1323 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1324 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U565 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1325 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1326 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1327 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U50 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1328 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U566 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1329 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1252 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1330 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U567 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1331 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U894 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_64 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1332 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U741 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1333 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1334 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1335 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1336 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1371_fu_46996_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1374_fu_47014_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1377_fu_47032_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1384_fu_47074_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1387_fu_47096_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1388_fu_47106_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1390_fu_47122_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1391_fu_47132_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1392_fu_47142_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1396_fu_47166_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1398_fu_47182_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1399_fu_47192_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1400_fu_47202_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1402_fu_47218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1403_fu_47228_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1404_fu_47238_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1405_fu_47248_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1406_fu_47258_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1407_fu_47268_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1409_fu_47280_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1410_fu_47290_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1411_fu_47300_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1412_fu_47310_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1413_fu_47320_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1414_fu_47330_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1415_fu_47340_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1416_fu_47350_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1418_fu_47366_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1419_fu_47376_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1420_fu_47386_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1422_fu_47406_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1337 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1338 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1339 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U218 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1340 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1025 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1341 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1342 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U895 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_65 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1343 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1344 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U896 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_66 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U944 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1345 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1253 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1346 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U568 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1347 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U569 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1348 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1349 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1350 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1254 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1351 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1352 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1353 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1255 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1354 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U219 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1355 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1356 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U742 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1357 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U570 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1358 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1359 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U743 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1360 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1361 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1116 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1362 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U945 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1363 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1364 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1365 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U571 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1366 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1026 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1367 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U361 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1368 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U744 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1369 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1027 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1370 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1028 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1371 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1372 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1373 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1374 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1029 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1375 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_3_fu_47990_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1376 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1030 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1377 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U220 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1378 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1379 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U221 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1380 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1256 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1381 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1031 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1382 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U572 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1383 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1384 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1385 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1386 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1387 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1388 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_20_fu_48214_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1257 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1389 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1428_fu_48266_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1431_fu_48284_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1434_fu_48302_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1440_fu_48338_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1441_fu_48348_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1442_fu_48358_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1444_fu_48370_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1445_fu_48380_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1447_fu_48396_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1448_fu_48406_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1449_fu_48416_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1453_fu_48440_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1454_fu_48450_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1455_fu_48460_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1456_fu_48470_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1457_fu_48480_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1458_fu_48490_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1459_fu_48496_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1460_fu_48506_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1461_fu_48516_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1462_fu_48526_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1463_fu_48536_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1464_fu_48546_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1466_fu_48558_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1467_fu_48568_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1468_fu_48578_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1469_fu_48588_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1470_fu_48598_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1472_fu_48614_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1473_fu_48624_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1474_fu_48634_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1475_fu_48644_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1476_fu_48654_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1477_fu_48664_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1478_fu_48674_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_21_fu_48718_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1390 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1391 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_18s_48_1_1_U1758 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_67 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1392 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1393 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1394 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U222 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1395 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U363 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1396 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1397 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1117 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1398 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1258 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1399 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U573 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1400 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U223 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1401 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_22_fu_48946_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U104 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1402 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1403 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U364 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1404 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1405 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U574 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1406 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U972 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1407 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U575 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1408 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1409 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1410 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U576 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1411 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1412 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1413 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U224 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1414 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1259 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1415 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U577 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1416 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_18s_48_1_1_U1762 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_68 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1260 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1417 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1418 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1763 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_69 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U225 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1419 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1118 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1420 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1261 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1421 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1262 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1422 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U226 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1423 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1424 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U745 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1425 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1263 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1426 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1264 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1427 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_23_fu_49362_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U578 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1428 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1429 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U579 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1430 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1431 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U227 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1432 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1265 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1433 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1434 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1435 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1266 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1436 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1267 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1437 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1438 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U746 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1439 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U228 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1440 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1485_fu_49582_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1488_fu_49600_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1491_fu_49618_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1497_fu_49654_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1498_fu_49664_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1499_fu_49674_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1501_fu_49686_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1502_fu_49696_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1504_fu_49712_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1505_fu_49722_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1506_fu_49732_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1510_fu_49756_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1511_fu_49766_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1512_fu_49776_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1513_fu_49786_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1514_fu_49796_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1515_fu_49806_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1516_fu_49812_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1517_fu_49822_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1518_fu_49832_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1519_fu_49842_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1520_fu_49852_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1521_fu_49862_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1523_fu_49874_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1524_fu_49884_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1525_fu_49894_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1526_fu_49904_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1527_fu_49914_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1528_fu_49924_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1529_fu_49934_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1530_fu_49944_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1533_fu_49966_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1536_fu_49996_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1032 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1441 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1119 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1442 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1443 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U229 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1444 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U230 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1445 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1446 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1764 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_70 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1033 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1447 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1034 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1448 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U747 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1449 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U748 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1450 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U749 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1451 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1452 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U973 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1453 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U750 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1454 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1455 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_50268_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1456 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U900 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_71 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U751 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1457 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U231 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1458 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U24 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1459 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1460 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1461 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1462 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U51 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1463 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U752 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1464 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U105 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1465 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U52 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1466 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U580 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1467 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U365 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1468 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1268 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1469 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U753 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1470 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1471 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1472 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U754 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1473 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1474 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U755 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1475 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U581 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1476 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1477 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U367 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1478 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U368 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1479 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1480 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U582 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1481 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U369 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1482 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1767 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_72 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U583 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1483 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U53 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1484 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1485 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1486 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U584 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1487 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1488 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1489 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1490 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1491 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U585 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1492 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U106 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1493 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1542_fu_50830_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1545_fu_50848_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1548_fu_50866_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1555_fu_50908_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1558_fu_50926_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1559_fu_50932_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1561_fu_50944_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1562_fu_50954_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1563_fu_50964_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1567_fu_50988_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1569_fu_51004_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1570_fu_51014_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1571_fu_51024_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1573_fu_51040_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1574_fu_51050_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1575_fu_51060_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1576_fu_51070_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1577_fu_51080_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1578_fu_51090_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1580_fu_51102_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1581_fu_51112_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1582_fu_51122_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1583_fu_51132_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1584_fu_51142_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1586_fu_51158_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1587_fu_51168_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1590_fu_51190_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1035 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1494 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1495 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1269 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1496 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7s_39_1_1_U924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1497 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U946 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1498 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_7ns_39_1_1_U4 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1499 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1500 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1501 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1502 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U232 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1503 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U756 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1504 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1505 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U905 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1506 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1507 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1124 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1508 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8s_40_1_1_U927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1509 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U54 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1510 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U233 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1511 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U586 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1512 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U371 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1513 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1514 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U757 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1515 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1516 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U587 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1517 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1125 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1518 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U758 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1519 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10s_42_1_1_U974 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1520 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U947 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1521 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1036 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1522 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U107 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1523 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U588 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1524 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U759 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1525 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U760 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1526 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1126 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1527 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U12 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1528 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1529 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U761 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1530 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U372 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1531 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U762 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1532 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U763 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1533 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U373 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1534 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1535 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1536 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U948 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1537 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1772 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_74 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U375 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1538 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U589 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1539 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1540 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1541 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U376 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1542 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U25 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1543 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U590 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1544 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1545 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1774 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1546 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U591 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1547 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1548 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1599_fu_52022_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1602_fu_52040_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1605_fu_52058_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1612_fu_52100_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1615_fu_52118_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1616_fu_52128_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1618_fu_52144_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1619_fu_52154_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1620_fu_52164_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1624_fu_52188_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1626_fu_52204_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1627_fu_52214_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1628_fu_52224_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1630_fu_52240_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1631_fu_52250_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1632_fu_52260_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1633_fu_52270_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1634_fu_52280_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1635_fu_52290_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1637_fu_52302_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1638_fu_52312_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1639_fu_52322_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1640_fu_52332_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1641_fu_52342_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1643_fu_52358_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1644_fu_52368_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1645_fu_52378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1646_fu_52388_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1647_fu_52398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1648_fu_52408_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1649_fu_52418_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U108 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1549 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1550 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U592 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1551 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U377 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1552 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U109 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1553 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_41_1_1_U26 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1554 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1612 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1555 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U234 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1556 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U593 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1557 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U909 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_75 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1558 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1270 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1559 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1775 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1560 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U764 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1561 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U910 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_76 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U379 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1562 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_24_fu_52682_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U594 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1563 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U380 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1564 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U110 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1565 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1566 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U911 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_77 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U235 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1567 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U765 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1568 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U912 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_78 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1613 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1569 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1271 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1570 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U236 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1571 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1572 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1573 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U595 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1574 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1127 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1575 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U111 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1576 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U237 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1577 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1578 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_40_1_1_U13 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1579 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1580 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1581 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U238 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1582 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1128 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1583 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U766 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1584 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_53050_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1129 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1585 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1586 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1037 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1587 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1776 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1588 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1272 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1589 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_10ns_42_1_1_U55 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1590 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1614 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1591 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1592 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U596 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1593 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1777 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_79 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U597 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1594 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U598 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1595 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1615 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1596 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1130 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1597 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U382 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1598 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1656_fu_53290_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1659_fu_53308_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1662_fu_53326_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1668_fu_53362_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1669_fu_53372_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1670_fu_53382_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1672_fu_53394_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1673_fu_53404_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1675_fu_53420_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1676_fu_53430_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1677_fu_53440_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1681_fu_53464_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1682_fu_53474_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1683_fu_53484_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1684_fu_53494_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1685_fu_53504_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1686_fu_53514_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1687_fu_53520_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1688_fu_53530_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1689_fu_53540_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1690_fu_53550_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1691_fu_53560_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1692_fu_53570_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1694_fu_53586_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1695_fu_53596_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1696_fu_53606_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1697_fu_53616_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1698_fu_53626_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1700_fu_53642_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1701_fu_53652_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1704_fu_53674_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1273 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1599 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1274 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1600 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1131 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1601 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1778 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1602 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1603 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U383 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1604 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1038 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1605 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1606 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1607 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1779 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1608 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1132 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1609 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1610 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U599 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1611 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U767 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1612 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U385 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1613 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1614 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1615 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1616 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U600 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1617 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1780 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1618 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1619 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1781 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1620 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1621 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1622 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U601 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1623 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1620 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1624 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U602 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1625 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1275 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1626 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1276 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1627 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1628 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1629 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U239 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1630 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1039 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1631 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U240 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1632 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U768 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1633 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U914 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_80 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1782 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1634 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U603 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1635 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1783 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1636 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1621 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1637 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1638 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1639 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1640 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U769 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1641 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1642 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U604 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1643 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1644 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1277 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1645 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_1_1_U916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1646 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1647 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U770 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1648 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1649 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1622 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1650 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1623 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1651 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1784 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1652 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_28_fu_54468_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1785 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1653 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1713_fu_54516_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1716_fu_54534_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1719_fu_54552_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1726_fu_54594_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1729_fu_54612_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1730_fu_54618_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1732_fu_54634_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1733_fu_54644_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1734_fu_54654_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1738_fu_54678_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1740_fu_54694_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1741_fu_54704_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1742_fu_54714_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1744_fu_54726_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1745_fu_54736_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1746_fu_54746_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1747_fu_54756_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1748_fu_54766_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1749_fu_54776_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1751_fu_54788_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1752_fu_54798_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1753_fu_54808_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1754_fu_54818_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1755_fu_54828_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1757_fu_54844_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1758_fu_54854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1759_fu_54864_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1760_fu_54874_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1761_fu_54884_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1762_fu_54894_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1763_fu_54904_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U241 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1654 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U605 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1655 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U949 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1656 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U606 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1657 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1658 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1659 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17s_48_1_1_U1786 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_81 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1660 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1040 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1661 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U917 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_82 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1662 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1663 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_17ns_48_1_1_U918 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_83 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1624 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1664 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U771 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1665 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1278 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1666 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1667 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U242 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1668 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1625 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1669 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U243 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1670 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9s_41_1_1_U950 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1671 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1672 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1626 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1673 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1787 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1674 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1788 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1675 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1041 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1676 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1677 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U244 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1678 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12ns_44_1_1_U245 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1679 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1042 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1680 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1681 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U116 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1682 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1279 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1683 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1684 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U772 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1685 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1627 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1686 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13s_45_1_1_U1280 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1687 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U607 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1688 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15ns_47_1_1_U773 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1689 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1690 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_13ns_45_1_1_U397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1691 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14s_46_1_1_U1434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1692 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1693 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U608 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1694 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1695 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1789 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1696 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11s_43_1_1_U1043 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1697 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_12s_44_1_1_U1139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1698 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1628 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1699 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U609 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1700 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U610 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1701 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16s_48_1_1_U1790 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1702 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U117 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1703 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_14ns_46_1_1_U611 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1704 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_15s_47_1_1_U1629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1705 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_11ns_43_1_1_U118 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1706 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1770_fu_55756_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1773_fu_55774_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1776_fu_55792_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1782_fu_55828_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1783_fu_55838_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1784_fu_55848_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1786_fu_55860_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1787_fu_55870_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1789_fu_55886_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1790_fu_55896_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1791_fu_55906_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1795_fu_55930_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1796_fu_55940_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1797_fu_55950_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1797 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1798_fu_55960_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1799_fu_55970_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1800_fu_55980_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1801_fu_55986_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1802_fu_55996_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1803_fu_56006_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1804_fu_56016_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1805_fu_56026_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1806_fu_56036_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1808_fu_56052_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1808 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1809_fu_56062_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1809 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1810_fu_56072_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1811_fu_56082_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1811 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1812_fu_56092_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1813_fu_56102_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1814_fu_56112_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1815_fu_56122_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1816_fu_56132_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1818_fu_56148_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1820_fu_56168_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1821_fu_56178_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3582 BRAM 0 URAM 0}} dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2336 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2203 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1707 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2337 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1708 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2140 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1709 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2273 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1710 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2274 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1711 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2097 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1712 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1899 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1713 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2009 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1714 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1900 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1715 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2204 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1716 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1901 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1717 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1940 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1718 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11s_42_1_1_U2126 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1719 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1941 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1720 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2275 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1721 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2276 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1722 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1942 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1723 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2141 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1724 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1902 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1725 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2205 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1726 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1727 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2206 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1728 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1943 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1729 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2010 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1730 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2277 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1731 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_10s_41_1_1_U2125 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1732 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2338 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1733 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2278 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1734 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1944 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1735 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2207 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1736 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1945 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1737 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_5626_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1871_fu_5632_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1873_fu_5648_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1874_fu_5658_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1875_fu_5668_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1875 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1877_fu_5684_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1877 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1878_fu_5694_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1879_fu_5704_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1879 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1880_fu_5714_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1881_fu_5720_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1881 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1886_fu_5754_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1889_fu_5772_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1889 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1892_fu_5794_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1893_fu_5804_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1893 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1895_fu_5820_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1896_fu_5830_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1897_fu_5840_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1898_fu_5850_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1898 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2143 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1738 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1903 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1739 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1740 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1904 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1741 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2098 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1742 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2099 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1743 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1744 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2011 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1745 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1905 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1746 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2100 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1747 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2208 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1748 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2012 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1749 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2209 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1750 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2013 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1751 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_9s_40_1_1_U2123 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1752 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2339 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1753 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2014 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1754 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1946 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1755 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1756 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1876 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1757 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2015 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1758 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2279 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1759 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2101 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1760 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1761 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1906 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1762 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2280 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1763 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1907 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1764 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11s_42_1_1_U2127 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1765 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U1869 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1766 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2016 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1767 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1947 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1768 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1948 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1769 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1902_fu_6302_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1902 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1903_fu_6312_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1905_fu_6324_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1905 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1906_fu_6334_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1907_fu_6344_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1907 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1909_fu_6356_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1910_fu_6362_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1910 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1912_fu_6378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1912 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1913_fu_6388_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1913 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1914_fu_6398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1914 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1917_fu_6416_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1918_fu_6426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1919_fu_6436_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1919 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1921_fu_6452_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1924_fu_6470_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1925_fu_6480_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1928_fu_6502_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1928 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1929_fu_6512_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1929 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1908 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1770 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2130 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1771 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2210 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1772 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2281 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1773 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2282 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1774 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2144 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1775 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2211 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1776 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2283 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1777 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_9ns_39_1_1_U1855 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1778 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2017 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1779 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1780 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2145 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1781 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U1870 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1782 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1909 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1783 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1784 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2212 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1785 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1877 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1786 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_10ns_40_1_1_U1858 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1787 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1788 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2018 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1789 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U1871 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1790 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1791 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2019 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1792 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2020 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1793 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2213 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1794 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2214 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1795 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2215 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1796 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1949 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1797 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1950 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1798 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1799 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1878 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1800 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1801 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1934_fu_6982_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1936_fu_6998_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1938_fu_7018_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1938 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1939_fu_7028_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1942_fu_7054_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1943_fu_7064_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1943 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1946_fu_7086_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1950_fu_7110_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1951_fu_7120_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1952_fu_7130_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1953_fu_7136_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1954_fu_7146_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1955_fu_7156_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1955 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1957_fu_7168_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1958_fu_7178_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1959_fu_7188_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1959 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1960_fu_7198_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1961_fu_7208_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1962_fu_7218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1963_fu_7228_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2216 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1802 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2284 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1803 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2021 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1804 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1951 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1805 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2022 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1806 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2340 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1807 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U1872 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1808 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1809 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2217 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1810 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2285 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1811 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2218 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1812 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2023 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1813 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2286 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1814 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1952 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1815 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_18s_48_1_1_U2341 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2287 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1816 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2219 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1817 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2220 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1818 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2288 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1819 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2024 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1820 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1953 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1821 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2025 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1822 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2221 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1823 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1954 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1824 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1955 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1825 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2026 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1826 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1956 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1827 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1910 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1828 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2027 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1829 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1957 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1830 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_6ns_36_1_1_U1852 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1831 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2289 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1832 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1966_fu_7666_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1967_fu_7676_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1967 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1969_fu_7688_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1969 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1973_fu_7716_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1973 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1974_fu_7726_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1974 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1975_fu_7736_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1977_fu_7752_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1979_fu_7772_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1979 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1981_fu_7784_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1981 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1985_fu_7812_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1985 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1988_fu_7830_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1988 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1989_fu_7836_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1989 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1991_fu_7852_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1992_fu_7862_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1992 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1993_fu_7872_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1994_fu_7882_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1994 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1911 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1833 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1879 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1834 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U1873 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1835 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1958 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1836 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2222 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1837 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2223 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1838 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2147 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1839 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1840 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2028 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1841 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1880 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1842 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2224 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1843 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1912 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1844 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1913 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1845 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2290 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1846 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1847 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2225 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1848 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1914 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1849 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1959 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1850 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1915 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1851 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2029 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1852 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1881 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1853 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2226 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1854 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1960 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1855 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2131 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1856 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1857 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1916 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1858 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2291 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1859 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2227 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1860 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1917 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1861 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2292 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1862 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1918 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1863 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1864 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1998_fu_8342_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2001_fu_8368_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2002_fu_8378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2003_fu_8388_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2004_fu_8398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2005_fu_8408_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2006_fu_8418_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2007_fu_8428_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2008_fu_8438_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2009_fu_8448_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2009 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2010_fu_8458_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2011_fu_8468_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2017_fu_8504_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2018_fu_8514_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2018 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2019_fu_8524_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2019 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2021_fu_8536_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2022_fu_8542_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2022 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2024_fu_8558_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2024 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2025_fu_8568_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2026_fu_8578_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2026 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2030 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1865 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2031 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1866 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2228 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1867 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1882 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1868 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2293 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1869 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2032 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1870 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11s_42_1_1_U2128 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1871 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1872 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2033 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1873 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1883 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1874 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2034 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1875 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2035 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1876 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1877 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1878 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2229 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1879 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2294 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1880 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1961 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1881 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2230 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1882 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2036 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1883 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2037 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1884 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2132 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1885 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2038 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1886 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1884 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1887 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1885 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1888 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2039 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1889 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2295 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1890 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2104 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1891 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1962 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1892 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1893 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2040 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1894 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2041 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1895 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2296 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1896 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2030_fu_9034_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2030 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2031_fu_9044_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2031 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2034_fu_9070_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2035_fu_9080_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2038_fu_9098_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2039_fu_9108_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2041_fu_9124_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2042_fu_9134_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2043_fu_9144_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2043 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2047_fu_9172_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2047 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2050_fu_9194_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2053_fu_9212_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2054_fu_9218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2056_fu_9234_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2057_fu_9244_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2057 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2058_fu_9254_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2042 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1897 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2342 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1898 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1963 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1899 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2231 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1900 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1964 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1901 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2343 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1902 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2232 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1903 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1919 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1904 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2297 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1905 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2344 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1906 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2233 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1907 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2298 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1908 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1965 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1909 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1886 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1910 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2345 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1911 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1966 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1912 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2299 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1913 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2300 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1914 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2234 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1915 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1967 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1916 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2043 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1917 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1887 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1918 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2301 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1919 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_10ns_40_1_1_U1859 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1920 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1921 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2044 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1922 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2045 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1923 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2046 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1924 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1968 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1925 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2133 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1926 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2302 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1927 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2235 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1928 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2062_fu_9706_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2062 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2063_fu_9716_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2063 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2064_fu_9726_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2064 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2067_fu_9744_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2067 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2070_fu_9762_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2070 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2071_fu_9772_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2072_fu_9782_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2073_fu_9792_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2073 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2074_fu_9802_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2079_fu_9836_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2079 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2082_fu_9854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2082 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2085_fu_9872_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2085 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2086_fu_9878_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2088_fu_9894_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2088 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2089_fu_9904_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2090_fu_9914_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1920 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1929 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1969 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1930 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2303 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1931 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1970 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1932 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2236 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1933 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1934 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1971 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1935 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U1874 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1936 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2237 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1937 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2134 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1938 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2238 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1939 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2047 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1940 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1941 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2239 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1942 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U1875 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1943 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_18s_48_1_1_U2346 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_84 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2105 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1944 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2304 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1945 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1888 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1946 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2048 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1947 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1948 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2240 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1949 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2049 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1950 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2305 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1951 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2241 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1952 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_18s_48_1_1_U2347 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_85 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2348 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1953 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2050 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1954 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11ns_41_1_1_U1863 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1955 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2306 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1956 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2051 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1957 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2349 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1958 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2094_fu_10358_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2095_fu_10368_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2096_fu_10378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2096 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2097_fu_10388_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2097 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2098_fu_10398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2099_fu_10408_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2102_fu_10426_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2103_fu_10436_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2106_fu_10454_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2111_fu_10488_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2114_fu_10506_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2117_fu_10528_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2118_fu_10538_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2120_fu_10554_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2121_fu_10564_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2122_fu_10574_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2052 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1959 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_10ns_40_1_1_U1860 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1960 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1972 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1961 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1889 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1962 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1973 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1963 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2053 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1964 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1965 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1921 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1966 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2307 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1967 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1922 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1968 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2054 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1969 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11ns_41_1_1_U1864 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1970 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2308 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1971 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2184 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1972 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1974 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1973 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1890 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1974 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1923 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1975 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1976 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_9ns_39_1_1_U1856 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1977 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1924 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1978 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2242 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1979 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2055 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1980 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2243 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1981 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1925 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1982 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_9ns_39_1_1_U1857 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1983 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2309 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1984 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1985 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1975 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1986 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2056 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1987 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1926 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1988 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1927 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1989 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1976 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1990 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2126_fu_11014_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2127_fu_11024_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2128_fu_11034_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2133_fu_11076_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2134_fu_11086_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2135_fu_11096_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2136_fu_11106_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2139_fu_11132_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2140_fu_11142_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2144_fu_11174_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2145_fu_11184_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2147_fu_11200_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2150_fu_11218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2152_fu_11234_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2153_fu_11244_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2154_fu_11254_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2244 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1991 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2310 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1992 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1977 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1993 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2245 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1994 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1891 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1995 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2311 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1996 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1928 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1997 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2246 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1998 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2185 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1999 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1978 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2000 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2247 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2001 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1979 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2002 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1980 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2003 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2186 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2004 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2187 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2005 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2312 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2006 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2106 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2007 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2313 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2008 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2314 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2009 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2057 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2010 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2315 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2011 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2058 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2012 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2059 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2013 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2316 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2014 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2248 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2015 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2136 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2016 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2249 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2017 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2060 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2018 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1981 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2019 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_8s_39_1_1_U2122 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2020 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2061 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2021 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2317 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2022 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2158_fu_11726_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2159_fu_11736_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2160_fu_11746_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2161_fu_11756_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2162_fu_11766_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2165_fu_11784_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2166_fu_11794_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2169_fu_11816_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2174_fu_11846_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2177_fu_11864_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2180_fu_11886_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2181_fu_11896_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2183_fu_11912_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2184_fu_11922_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2185_fu_11932_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2186_fu_11942_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2318 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2023 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2188 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2024 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1929 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2025 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11ns_41_1_1_U1865 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2026 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_10ns_40_1_1_U1861 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2027 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2189 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2028 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11s_42_1_1_U2129 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2029 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1930 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2030 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1982 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2031 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2137 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2032 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2319 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2033 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2320 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2034 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1983 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2035 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2062 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2036 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2250 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2037 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2063 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2038 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2039 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1984 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2040 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2107 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2041 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1985 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2042 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1986 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2043 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2251 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2044 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1987 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2045 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1892 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2046 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1931 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2047 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2108 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2048 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1988 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2049 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1989 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2050 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2138 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2051 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2109 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2052 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2252 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2053 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1990 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2054 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2190_fu_12398_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2191_fu_12408_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2192_fu_12418_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2193_fu_12428_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2196_fu_12454_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2197_fu_12460_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2198_fu_12470_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2200_fu_12486_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2205_fu_12524_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2206_fu_12534_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2207_fu_12544_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2209_fu_12556_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2212_fu_12574_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2213_fu_12584_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2215_fu_12600_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2216_fu_12610_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2217_fu_12620_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2218_fu_12630_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1932 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2055 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2064 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2056 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2065 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2057 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2253 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2058 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2190 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2059 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2066 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2060 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1991 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2061 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1992 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2062 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2067 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2063 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1993 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2064 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2065 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2066 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2068 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2067 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2069 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2068 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2254 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2069 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2070 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2070 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2071 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2071 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2072 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2072 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2321 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2073 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2073 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2074 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2191 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2075 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2074 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2076 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2075 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2077 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_12968_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2322 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2078 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11ns_41_1_1_U1866 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2079 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2323 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2080 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2076 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2081 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2110 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2082 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2192 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2083 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1994 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2084 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2111 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2085 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2222_fu_13092_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2223_fu_13102_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2224_fu_13112_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2225_fu_13122_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2226_fu_13132_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2227_fu_13142_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2228_fu_13152_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2231_fu_13174_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2232_fu_13184_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2234_fu_13200_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2235_fu_13210_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2236_fu_13220_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2239_fu_13238_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2240_fu_13248_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2242_fu_13260_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2245_fu_13278_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2246_fu_13288_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2249_fu_13310_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2255 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2086 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2193 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2087 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2324 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2088 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2112 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2089 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2077 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2090 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1995 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2091 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2113 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2092 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1996 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2093 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2078 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2094 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2095 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2325 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2096 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2079 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2097 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2114 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2098 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2350 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2099 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2351 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2100 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2194 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2101 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_8ns_38_1_1_U1853 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2102 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2326 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2103 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2256 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2104 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2327 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2105 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2257 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2106 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1893 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2107 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2080 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2108 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1997 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2109 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1998 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2110 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2111 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2081 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2112 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2258 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2113 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2352 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2114 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2115 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2115 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2259 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2116 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2260 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2117 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2254_fu_13764_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2255_fu_13774_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2257_fu_13790_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2258_fu_13800_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2259_fu_13810_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2261_fu_13822_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2262_fu_13828_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2264_fu_13844_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2265_fu_13854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2266_fu_13864_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2270_fu_13888_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2273_fu_13906_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2276_fu_13928_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2277_fu_13938_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2279_fu_13954_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2280_fu_13964_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2281_fu_13974_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2282_fu_13984_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2082 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2118 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2328 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2119 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2353 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2120 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2329 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2121 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U1999 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2122 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2083 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2123 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2195 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2124 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1933 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2125 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2261 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2126 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1934 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2127 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2084 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2128 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2129 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2085 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2130 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2086 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2131 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2132 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1894 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2133 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2134 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2262 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2135 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2263 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2136 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2137 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2196 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2138 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2355 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2139 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2197 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2140 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1935 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2141 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2087 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2142 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1936 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2143 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2000 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2144 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2264 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2145 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2330 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2146 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_27_fu_14402_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_28_fu_14424_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2147 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2148 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2286_fu_14472_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2287_fu_14482_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2288_fu_14488_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2290_fu_14504_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2291_fu_14514_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2292_fu_14524_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2294_fu_14536_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2295_fu_14542_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2297_fu_14554_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2303_fu_14594_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2305_fu_14610_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2309_fu_14638_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2310_fu_14648_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2311_fu_14658_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2312_fu_14668_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2313_fu_14678_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2314_fu_14688_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2315_fu_14698_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1937 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2149 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2265 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2150 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_10ns_40_1_1_U1862 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2151 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2152 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2088 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2153 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2116 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2154 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2266 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2155 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2117 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2156 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2267 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2157 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2331 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2158 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2001 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2159 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2332 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2160 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2118 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2161 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2333 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2162 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_14924_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1895 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2163 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2198 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2164 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2089 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2165 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2090 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2166 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2167 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2199 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2168 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1938 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2169 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U1939 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2170 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_9s_40_1_1_U2124 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2171 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2119 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2172 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2002 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2173 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2120 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2174 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2356 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2175 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2334 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2176 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2268 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2177 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1896 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2178 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2200 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2179 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2318_fu_15170_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2319_fu_15180_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2320_fu_15190_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2322_fu_15202_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2323_fu_15212_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2324_fu_15222_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2327_fu_15240_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2329_fu_15260_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2330_fu_15270_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2335_fu_15300_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2338_fu_15318_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2341_fu_15340_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2342_fu_15350_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2344_fu_15366_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2345_fu_15376_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2346_fu_15386_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2003 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2180 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2091 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2181 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2092 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2182 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_8ns_38_1_1_U1854 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2183 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2093 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2184 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2357 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2185 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2269 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2186 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2187 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2270 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2188 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2094 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2189 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2190 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17ns_47_1_1_U2121 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2191 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_18s_48_1_1_U2359 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE mul_ln53_86 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1897 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2192 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2004 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2193 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11ns_41_1_1_U1867 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2194 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2195 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2005 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2196 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2006 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2197 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2271 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2198 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2272 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2199 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_11ns_41_1_1_U1868 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2200 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2360 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2201 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2007 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2202 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2008 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2203 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2201 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2204 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2202 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2205 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2335 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2206 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2095 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2207 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2208 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2096 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2209 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U1898 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2210 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2350_fu_15834_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2351_fu_15844_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2354_fu_15870_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2357_fu_15888_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2362_fu_15926_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2363_fu_15932_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2367_fu_15960_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2368_fu_15970_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2370_fu_15986_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2373_fu_16004_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2374_fu_16014_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2376_fu_16030_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2377_fu_16040_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2378_fu_16050_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_2378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1018 BRAM 0 URAM 0}} dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2462 SOURCE {} VARIABLE mul_i_i_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2455 SOURCE {} VARIABLE mul_i_i_1_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U2433 SOURCE {} VARIABLE mul_i_i_2_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2469 SOURCE {} VARIABLE mul_i_i_3_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2445 SOURCE {} VARIABLE mul_i_i_4_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2470 SOURCE {} VARIABLE mul_i_i_5_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U2435 SOURCE {} VARIABLE mul_i_i_6_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U2431 SOURCE {} VARIABLE mul_i_i_7_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U2436 SOURCE {} VARIABLE mul_i_i_8_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul_i_i_9_i_fu_803_p2 SOURCE {} VARIABLE mul_i_i_9_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U2437 SOURCE {} VARIABLE mul_i_i_10_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2446 SOURCE {} VARIABLE mul_i_i_11_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2463 SOURCE {} VARIABLE mul_i_i_12_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U2438 SOURCE {} VARIABLE mul_i_i_13_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12ns_42_1_1_U2432 SOURCE {} VARIABLE mul_i_i_14_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2441 SOURCE {} VARIABLE mul_i_i_15_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2471 SOURCE {} VARIABLE mul_i_i_16_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2442 SOURCE {} VARIABLE mul_i_i_17_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2447 SOURCE {} VARIABLE mul_i_i_18_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2448 SOURCE {} VARIABLE mul_i_i_19_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_17s_48_1_1_U2477 SOURCE {} VARIABLE mul_i_i_20_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2456 SOURCE {} VARIABLE mul_i_i_21_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14s_45_1_1_U2461 SOURCE {} VARIABLE mul_i_i_22_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2472 SOURCE {} VARIABLE mul_i_i_23_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2464 SOURCE {} VARIABLE mul_i_i_24_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2449 SOURCE {} VARIABLE mul_i_i_25_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2459 SOURCE {} VARIABLE mul_i_i_26_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U2439 SOURCE {} VARIABLE mul_i_i_27_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2465 SOURCE {} VARIABLE mul_i_i_28_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2450 SOURCE {} VARIABLE mul_i_i_29_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2473 SOURCE {} VARIABLE mul_i_i_30_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_14ns_44_1_1_U2440 SOURCE {} VARIABLE mul_i_i_31_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2466 SOURCE {} VARIABLE mul_i_i_32_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2474 SOURCE {} VARIABLE mul_i_i_33_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13s_44_1_1_U2460 SOURCE {} VARIABLE mul_i_i_34_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2451 SOURCE {} VARIABLE mul_i_i_35_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2475 SOURCE {} VARIABLE mul_i_i_36_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2457 SOURCE {} VARIABLE mul_i_i_37_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2467 SOURCE {} VARIABLE mul_i_i_38_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2452 SOURCE {} VARIABLE mul_i_i_39_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15s_46_1_1_U2468 SOURCE {} VARIABLE mul_i_i_40_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16s_47_1_1_U2476 SOURCE {} VARIABLE mul_i_i_41_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2453 SOURCE {} VARIABLE mul_i_i_42_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_16ns_46_1_1_U2454 SOURCE {} VARIABLE mul_i_i_43_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_12s_43_1_1_U2458 SOURCE {} VARIABLE mul_i_i_44_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2443 SOURCE {} VARIABLE mul_i_i_45_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_15ns_45_1_1_U2444 SOURCE {} VARIABLE mul_i_i_46_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_13ns_43_1_1_U2434 SOURCE {} VARIABLE mul_i_i_47_i LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1824_fu_1423_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1826_fu_1443_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1827_fu_1453_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1830_fu_1479_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1833_fu_1501_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1834_fu_1511_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1835_fu_1521_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1835 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1836_fu_1531_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1839_fu_1550_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1842_fu_1572_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1843_fu_1582_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1844_fu_1592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1846_fu_1604_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1847_fu_1610_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1847 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1850_fu_1628_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1851_fu_1638_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1851 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1855_fu_1671_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1855 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1856_fu_1681_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1857_fu_1691_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1858_fu_1697_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1862_fu_1725_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1863_fu_1731_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1863 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1866_fu_1753_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1867_fu_1763_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:53 VARIABLE add_ln53_1867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 94 BRAM 0 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_1_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_2_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_3_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_4_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_5_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_6_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_7_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_8_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_9_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_10_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_11_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_12_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_13_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_14_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_15_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_16_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_17_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_18_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_19_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_20_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_21_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_22_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_23_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_24_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_25_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_26_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_27_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_28_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_29_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_30_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_31_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer2_out_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_1_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_2_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_3_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_4_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_5_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_6_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_7_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_8_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_9_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_10_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_11_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_12_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_13_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_14_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_15_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_16_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_17_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_18_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_19_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_20_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_21_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_22_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_23_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_24_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_25_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_26_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_27_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_28_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_29_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_30_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_31_U SOURCE firmware/myproject.cpp:43 VARIABLE layer4_out_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_1_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_2_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_3_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_4_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_5_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_6_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_7_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_8_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_9_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_10_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_11_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_12_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_13_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_14_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_15_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer5_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_1_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_2_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_3_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_4_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_5_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_6_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_7_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_8_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_9_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_10_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_11_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_12_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_13_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_14_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_15_U SOURCE firmware/myproject.cpp:51 VARIABLE layer7_out_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 4694 BRAM 0 URAM 0}} relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s {AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 2.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 74.11 MHz
Command       autosyn done; 45.99 sec.
Command     csynth_design done; 58.81 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 55.84 seconds. CPU system time: 2.36 seconds. Elapsed time: 58.81 seconds; current allocated memory: 632.531 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.13 sec.
