---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/mcinstrdesc
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `MCInstrDesc` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>

Describe properties that are true of each instruction in the target description file. <a href="#details">More...</a>

## Declaration

<CodeBlock>class llvm::MCInstrDesc</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/MC/MCInstrDesc.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h"
  isLocal="true" />
</IncludesList>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4e7d46e1ddd94170bf735bc98ab088d2">canFoldAsLoad</a> () const</>}>
Return true for instructions that can be folded as memory operands in other instructions. <a href="#a4e7d46e1ddd94170bf735bc98ab088d2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a19c5f527cd23f92a2b2ad6b1e117d8a6">findFirstPredOperandIdx</a> () const</>}>
Find the index of the first operand in the operand list that is used to represent the predicate. <a href="#a19c5f527cd23f92a2b2ad6b1e117d8a6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>uint64&#95;t</>}
  name={<><a href="#a07cd91a67e9972e665c43a85c5b53b9d">getFlags</a> () const</>}>
Return flags of this instruction. <a href="#a07cd91a67e9972e665c43a85c5b53b9d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a> () const</>}>
Return the number of MachineOperands that are register definitions. <a href="#a3496944fcc473dfe584e6615503a7a76">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a> () const</>}>
Return the number of declared MachineOperands for this MachineInstruction. <a href="#a0ca904e64ee29c8812ed34e632d3c947">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a> () const</>}>
Return the opcode number for this descriptor. <a href="#aee50fcacb786c1fc56168a0c55a4e934">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a> (unsigned OpNum, MCOI::OperandConstraint Constraint) const</>}>
Returns the value of the specified operand constraint if it is present. <a href="#a7695bd2e20788ffc4b645533c018f26e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a03a564c2840cb8d27314596549fc04b8">getSchedClass</a> () const</>}>
Return the scheduling class for this instruction. <a href="#a03a564c2840cb8d27314596549fc04b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ad675c21464eb38c355e73c7f72f8160b">getSize</a> () const</>}>
Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot be known from the opcode. <a href="#ad675c21464eb38c355e73c7f72f8160b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a53879499740e1ed3770a41e9a444ee5b">hasDefOfPhysReg</a> (const MCInst &amp;MI, MCRegister Reg, const MCRegisterInfo &amp;RI) const</>}>
Return true if this instruction defines the specified physical register, either explicitly or implicitly. <a href="#a53879499740e1ed3770a41e9a444ee5b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad22983706e0a5c8298c10371a07929db">hasDelaySlot</a> () const</>}>
Returns true if the specified instruction has a delay slot which must be filled by the code generator. <a href="#ad22983706e0a5c8298c10371a07929db">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a76b7c6bc13b8c3e556b0b504a7311f43">hasExtraDefRegAllocReq</a> () const</>}>
Returns true if this instruction def operands have special register allocation requirements that are not captured by the operand register classes. <a href="#a76b7c6bc13b8c3e556b0b504a7311f43">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff1cfedba287e783eeea8becd8737e28">hasExtraSrcRegAllocReq</a> () const</>}>
Returns true if this instruction source operands have special register allocation requirements that are not captured by the operand register classes. <a href="#aff1cfedba287e783eeea8becd8737e28">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff7ca9d0ebf8c95da4ddd5bf28ac2e0a">hasImplicitDefOfPhysReg</a> (MCRegister Reg, const MCRegisterInfo &#42;MRI=nullptr) const</>}>
Return true if this instruction implicitly defines the specified physical register. <a href="#aff7ca9d0ebf8c95da4ddd5bf28ac2e0a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae5ac9abaa969c4e2801c8c4cdf1dde72">hasImplicitUseOfPhysReg</a> (MCRegister Reg) const</>}>
Return true if this instruction implicitly uses the specified physical register. <a href="#ae5ac9abaa969c4e2801c8c4cdf1dde72">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a32e10f6539cad5809d0d09d3a8d41b62">hasOptionalDef</a> () const</>}>
Set if this instruction has an optional definition, e.g. <a href="#a32e10f6539cad5809d0d09d3a8d41b62">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa2b72e41a6cdf1fef26fe0b0d2827779">hasPostISelHook</a> () const</>}>
Return true if this instruction requires <em>adjustment</em> after instruction selection by calling a target hook. <a href="#aa2b72e41a6cdf1fef26fe0b0d2827779">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a927b12dc654f2d95fbaf6a2d2ef67e68">hasUnmodeledSideEffects</a> () const</>}>
Return true if this instruction has side effects that are not modeled by other flags. <a href="#a927b12dc654f2d95fbaf6a2d2ef67e68">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a7b41627be5fb4176f9cb16b9ba7f91f7">implicit&#95;defs</a> () const</>}>
Return a list of registers that are potentially written by any instance of this machine instruction. <a href="#a7b41627be5fb4176f9cb16b9ba7f91f7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#aeae23d6b812a5aaa9734ebcdeb4f2d26">implicit&#95;uses</a> () const</>}>
Return a list of registers that are potentially read by any instance of this machine instruction. <a href="#aeae23d6b812a5aaa9734ebcdeb4f2d26">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad750b3821971522747198a5ba6c452ef">isAdd</a> () const</>}>
Return true if the instruction is an add instruction. <a href="#ad750b3821971522747198a5ba6c452ef">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2d4f0d8f211f41b42adcf08ed3f098b9">isAsCheapAsAMove</a> () const</>}>
Returns true if this instruction has the same cost (or less) than a move instruction. <a href="#a2d4f0d8f211f41b42adcf08ed3f098b9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aec867a6cb8e5983da93b8dda910af821">isAuthenticated</a> () const</>}>
Return true if this instruction authenticates a pointer (e.g. <a href="#aec867a6cb8e5983da93b8dda910af821">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2873fbf12f07af66ef30bba31ae1eab2">isBarrier</a> () const</>}>
Returns true if the specified instruction stops control flow from executing the instruction immediately following it. <a href="#a2873fbf12f07af66ef30bba31ae1eab2">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a17956eac852ce46558283d31435e5b41">isBitcast</a> () const</>}>
Return true if this instruction is a bitcast instruction. <a href="#a17956eac852ce46558283d31435e5b41">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6478037933f13d6d8d80e6a12cdf932d">isBranch</a> () const</>}>
Returns true if this is a conditional, unconditional, or indirect branch. <a href="#a6478037933f13d6d8d80e6a12cdf932d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aae1b2a98bb0ec92da21fc3ddf683ca71">isCall</a> () const</>}>
Return true if the instruction is a call. <a href="#aae1b2a98bb0ec92da21fc3ddf683ca71">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8c8b632d74a4d458f9a1a95efa691dbd">isCommutable</a> () const</>}>
Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged. <a href="#a8c8b632d74a4d458f9a1a95efa691dbd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a599abfa4b585b74d1efbd86b9dd1210a">isCompare</a> () const</>}>
Return true if this instruction is a comparison. <a href="#a599abfa4b585b74d1efbd86b9dd1210a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aea73c4d0a4275b356a0d33ed0c6ccc58">isConditionalBranch</a> () const</>}>
Return true if this is a branch which may fall through to the next instruction or may transfer control flow to some other block. <a href="#aea73c4d0a4275b356a0d33ed0c6ccc58">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3b0a21f299f95d1afa5d0d10c4e1354b">isConvergent</a> () const</>}>
Return true if this instruction is convergent. <a href="#a3b0a21f299f95d1afa5d0d10c4e1354b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abb70d3633753f3ca1330d949bef683e7">isConvertibleTo3Addr</a> () const</>}>
Return true if this is a 2-address instruction which can be changed into a 3-address instruction if needed. <a href="#abb70d3633753f3ca1330d949bef683e7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa9258019cf2b2d68637d0e95cb334f74">isExtractSubregLike</a> () const</>}>
Return true if this instruction behaves the same way as the generic EXTRACT&#95;SUBREG instructions. <a href="#aa9258019cf2b2d68637d0e95cb334f74">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a18c6750b0502a3f135abe68ccda8cb5c">isIndirectBranch</a> () const</>}>
Return true if this is an indirect branch, such as a branch through a register. <a href="#a18c6750b0502a3f135abe68ccda8cb5c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a10ed493088fa0c6e5ba90609edcc49b1">isInsertSubregLike</a> () const</>}>
Return true if this instruction behaves the same way as the generic INSERT&#95;SUBREG instructions. <a href="#a10ed493088fa0c6e5ba90609edcc49b1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5d895f6b0f460931a8c5697a69e7bd25">isMetaInstruction</a> () const</>}>
Return true if this is a meta instruction that doesn&#39;t produce any output in the form of executable instructions. <a href="#a5d895f6b0f460931a8c5697a69e7bd25">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae647821f2551fbecb8d5b11e36f2c365">isMoveImmediate</a> () const</>}>
Return true if this instruction is a move immediate (including conditional moves) instruction. <a href="#ae647821f2551fbecb8d5b11e36f2c365">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4fb615a6012f7ac2b7c4532a00d4da54">isMoveReg</a> () const</>}>
Return true if the instruction is a register to register move. <a href="#a4fb615a6012f7ac2b7c4532a00d4da54">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9152684b86bc720d12b8efe7aaa7ea39">isNotDuplicable</a> () const</>}>
Return true if this instruction cannot be safely duplicated. <a href="#a9152684b86bc720d12b8efe7aaa7ea39">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8321bbb1eb127512df72cacd7c80509b">isPredicable</a> () const</>}>
Return true if this instruction has a predicate operand that controls execution. <a href="#a8321bbb1eb127512df72cacd7c80509b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae9b4498f379214def45664d4cb31aaaa">isPreISelOpcode</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afa2cee6d743bcfb8946e6dcc4a6cc443">isPseudo</a> () const</>}>
Return true if this is a pseudo instruction that doesn&#39;t correspond to a real machine instruction. <a href="#afa2cee6d743bcfb8946e6dcc4a6cc443">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afea816f76f6a2af90a27fbf27d5e1012">isRegSequenceLike</a> () const</>}>
Return true if this instruction behaves the same way as the generic REG&#95;SEQUENCE instructions. <a href="#afea816f76f6a2af90a27fbf27d5e1012">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a56ba710f48d013966d1949667e263e8d">isRematerializable</a> () const</>}>
Returns true if this instruction is a candidate for remat. <a href="#a56ba710f48d013966d1949667e263e8d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad2f126216efaf20e5865c3eb03b25cc7">isReturn</a> () const</>}>
Return true if the instruction is a return. <a href="#ad2f126216efaf20e5865c3eb03b25cc7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2b7547c48ed80dd2eda2ddf5fcf1c22a">isSelect</a> () const</>}>
Return true if this is a select instruction. <a href="#a2b7547c48ed80dd2eda2ddf5fcf1c22a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ace405d3fb039de6393e50328397487be">isTerminator</a> () const</>}>
Returns true if this instruction part of the terminator for a basic block. <a href="#ace405d3fb039de6393e50328397487be">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae23c5bed445884208f7ec2d30c1c5461">isTrap</a> () const</>}>
Return true if this instruction is a trap. <a href="#ae23c5bed445884208f7ec2d30c1c5461">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7b64c22b6df0f389b301bd2a5b281462">isUnconditionalBranch</a> () const</>}>
Return true if this is a branch which always transfers control flow to some other block. <a href="#a7b64c22b6df0f389b301bd2a5b281462">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ade5781c13cce7ee39fe5cc54dcebccd8">isVariadic</a> () const</>}>
Return true if this instruction can have a variable number of operands. <a href="#ade5781c13cce7ee39fe5cc54dcebccd8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a561df24be97e83b9ce73d964fd33b88d">mayAffectControlFlow</a> (const MCInst &amp;MI, const MCRegisterInfo &amp;RI) const</>}>
Return true if this is a branch or an instruction which directly writes to the program counter. <a href="#a561df24be97e83b9ce73d964fd33b88d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2eae6ddcf171bdfe8cde452311ff4160">mayLoad</a> () const</>}>
Return true if this instruction could possibly read memory. <a href="#a2eae6ddcf171bdfe8cde452311ff4160">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a79c717d314d03140128c2b249dc39b31">mayRaiseFPException</a> () const</>}>
Return true if this instruction may raise a floating-point exception. <a href="#a79c717d314d03140128c2b249dc39b31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1652b3fb1337b788da41bd95a348990c">mayStore</a> () const</>}>
Return true if this instruction could possibly modify memory. <a href="#a1652b3fb1337b788da41bd95a348990c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/mcoperandinfo">MCOperandInfo</a> &gt;</>}
  name={<><a href="#a0f4e09a761d45bf0914f26d4c149ddeb">operands</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a26cbe46f02506e823998e5ae5495cf39">usesCustomInsertionHook</a> () const</>}>
Return true if this instruction requires custom insertion support when the DAG scheduler is inserting it into a machine basic block. <a href="#a26cbe46f02506e823998e5ae5495cf39">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a71778bd76509f16d25336d608d1ab61f">variadicOpsAreDefs</a> () const</>}>
Return true if variadic operands of this instruction are definitions. <a href="#a71778bd76509f16d25336d608d1ab61f">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>uint64&#95;t</>}
  name={<><a href="#a27d4264231f86aafeaf8fb38e53342ee">Flags</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned short"
  name={<><a href="#a2059c24fbfb9da805c6da6073ae60915">ImplicitOffset</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned char"
  name={<><a href="#af3ad82efc4fd3797a5d9ed70a55354c8">NumDefs</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned char"
  name={<><a href="#a0d45da21f713463669876b3efeaeb95a">NumImplicitDefs</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned char"
  name={<><a href="#a0213025f97776e13649b1136bae07524">NumImplicitUses</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned short"
  name={<><a href="#a53c07a5f15c9d1ccad93dc1c57f79c09">NumOperands</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned short"
  name={<><a href="#adcb5f001406dc2b45024dd582c444e6d">Opcode</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned short"
  name={<><a href="#afc35bbedc928d6945522a0b6e3499759">OpInfoOffset</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned short"
  name={<><a href="#abee44339b41568c74881f90122fee878">SchedClass</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned char"
  name={<><a href="#a7beb150af9f64d18273d4a98ff37dec0">Size</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>uint64&#95;t</>}
  name={<><a href="#a46e0fcca2366f30d5e35b3d7dcb9c65f">TSFlags</a></>}>
</MembersIndexItem>

</MembersIndex>

## Description {#details}

Describe properties that are true of each instruction in the target description file.

This captures information about side effects, register use and many other things. There is one instance of this struct for each target instruction class, and the <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> class points to this struct directly to describe itself.

Definition at line 198 of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.

<SectionDefinition>

## Public Member Functions

### canFoldAsLoad() {#a4e7d46e1ddd94170bf735bc98ab088d2}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::canFoldAsLoad () const"
  labels = {["inline"]}>
Return true for instructions that can be folded as memory operands in other instructions.

The most common use for this is instructions that are simple loads from memory that don&#39;t modify the loaded value in any way, but it can also be used for instructions that can be expressed as constant-pool loads, such as V&#95;SETALLONES on x86, to allow them to be folded when it is beneficial. This should only be set on instructions that return a value in their only virtual register definition.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00369">369</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### findFirstPredOperandIdx() {#a19c5f527cd23f92a2b2ad6b1e117d8a6}

<MemberDefinition
  prototype="int llvm::MCInstrDesc::findFirstPredOperandIdx () const"
  labels = {["inline"]}>
Find the index of the first operand in the operand list that is used to represent the predicate.

It returns -1 if none is found.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00609">609</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### getFlags() {#a07cd91a67e9972e665c43a85c5b53b9d}

<MemberDefinition
  prototype={<>uint64&#95;t llvm::MCInstrDesc::getFlags () const</>}
  labels = {["inline"]}>
Return flags of this instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00251">251</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### getNumDefs() {#a3496944fcc473dfe584e6615503a7a76}

<MemberDefinition
  prototype="unsigned llvm::MCInstrDesc::getNumDefs () const"
  labels = {["inline"]}>
Return the number of MachineOperands that are register definitions.

<a href="/docs/api/classes/llvm/register">Register</a> definitions always occur at the start of the machine operand list. This is the number of &quot;outs&quot; in the .td file, and does not include implicit defs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00248">248</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### getNumOperands() {#a0ca904e64ee29c8812ed34e632d3c947}

<MemberDefinition
  prototype="unsigned llvm::MCInstrDesc::getNumOperands () const"
  labels = {["inline"]}>
Return the number of declared MachineOperands for this MachineInstruction.

Note that variadic (<a href="#ade5781c13cce7ee39fe5cc54dcebccd8">isVariadic()</a> returns true) instructions may have additional operands at the end of the list, and note that the machine instruction may include implicit register def/uses as well.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00237">237</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### getOpcode() {#aee50fcacb786c1fc56168a0c55a4e934}

<MemberDefinition
  prototype="unsigned llvm::MCInstrDesc::getOpcode () const"
  labels = {["inline"]}>
Return the opcode number for this descriptor.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00230">230</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### getOperandConstraint() {#a7695bd2e20788ffc4b645533c018f26e}

<MemberDefinition
  prototype={<>int llvm::MCInstrDesc::getOperandConstraint (unsigned OpNum, <a href="/docs/api/namespaces/llvm/mcoi/#aaa8eb58fd1b8466eb64a43df890cb8c1">MCOI::OperandConstraint</a> Constraint) const</>}
  labels = {["inline"]}>
Returns the value of the specified operand constraint if it is present.

Returns -1 if it is not present.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00219">219</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### getSchedClass() {#a03a564c2840cb8d27314596549fc04b8}

<MemberDefinition
  prototype="unsigned llvm::MCInstrDesc::getSchedClass () const"
  labels = {["inline"]}>
Return the scheduling class for this instruction.

The scheduling class is an index into the <a href="/docs/api/classes/llvm/instritinerarydata">InstrItineraryData</a> table. This returns zero if there is no known scheduling information for the instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00600">600</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### getSize() {#ad675c21464eb38c355e73c7f72f8160b}

<MemberDefinition
  prototype="unsigned llvm::MCInstrDesc::getSize () const"
  labels = {["inline"]}>
Return the number of bytes in the encoding of this instruction, or zero if the encoding size cannot be known from the opcode.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00604">604</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### hasDefOfPhysReg() {#a53879499740e1ed3770a41e9a444ee5b}

<MemberDefinition
  prototype={<>bool MCInstrDesc::hasDefOfPhysReg (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; MI, <a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; RI) const</>}>
Return true if this instruction defines the specified physical register, either explicitly or implicitly.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00620">620</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>, definition at line <a href="/docs/api/files/lib/lib/mc/mcinstrdesc-cpp/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/mc/mcinstrdesc-cpp">MCInstrDesc.cpp</a>.
</MemberDefinition>

### hasDelaySlot() {#ad22983706e0a5c8298c10371a07929db}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::hasDelaySlot () const"
  labels = {["inline"]}>
Returns true if the specified instruction has a delay slot which must be filled by the code generator.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00360">360</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### hasExtraDefRegAllocReq() {#a76b7c6bc13b8c3e556b0b504a7311f43}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::hasExtraDefRegAllocReq () const"
  labels = {["inline"]}>
Returns true if this instruction def operands have special register allocation requirements that are not captured by the operand register classes.

e.g. ARM::LDRD&#39;s two def registers must be an even / odd pair, ARM::LDM registers have to be in ascending order. Post-register allocation passes should not attempt to change allocations for definitions of instructions with this flag.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00555">555</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### hasExtraSrcRegAllocReq() {#aff1cfedba287e783eeea8becd8737e28}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::hasExtraSrcRegAllocReq () const"
  labels = {["inline"]}>
Returns true if this instruction source operands have special register allocation requirements that are not captured by the operand register classes.

e.g. ARM::STRD&#39;s two source registers must be an even / odd pair, ARM::STM registers have to be in ascending order. Post-register allocation passes should not attempt to change allocations for sources of instructions with this flag.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00545">545</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### hasImplicitDefOfPhysReg() {#aff7ca9d0ebf8c95da4ddd5bf28ac2e0a}

<MemberDefinition
  prototype={<>bool MCInstrDesc::hasImplicitDefOfPhysReg (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &#42; MRI=nullptr) const</>}>
Return true if this instruction implicitly defines the specified physical register.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00593">593</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>, definition at line <a href="/docs/api/files/lib/lib/mc/mcinstrdesc-cpp/#l00032">32</a> of file <a href="/docs/api/files/lib/lib/mc/mcinstrdesc-cpp">MCInstrDesc.cpp</a>.
</MemberDefinition>

### hasImplicitUseOfPhysReg() {#ae5ac9abaa969c4e2801c8c4cdf1dde72}

<MemberDefinition
  prototype={<>bool llvm::MCInstrDesc::hasImplicitUseOfPhysReg (<a href="/docs/api/classes/llvm/mcregister">MCRegister</a> Reg) const</>}
  labels = {["inline"]}>
Return true if this instruction implicitly uses the specified physical register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00587">587</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### hasOptionalDef() {#a32e10f6539cad5809d0d09d3a8d41b62}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::hasOptionalDef () const"
  labels = {["inline"]}>
Set if this instruction has an optional definition, e.g.

<a href="/docs/api/namespaces/llvm/arm">ARM</a> instructions which can set condition code if &#39;s&#39; bit is set.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00265">265</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### hasPostISelHook() {#aa2b72e41a6cdf1fef26fe0b0d2827779}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::hasPostISelHook () const"
  labels = {["inline"]}>
Return true if this instruction requires <em>adjustment</em> after instruction selection by calling a target hook.

For example, this can be used to fill in <a href="/docs/api/namespaces/llvm/arm">ARM</a> &#39;s&#39; optional operand depending on whether the conditional flag register is used.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00517">517</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### hasUnmodeledSideEffects() {#a927b12dc654f2d95fbaf6a2d2ef67e68}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::hasUnmodeledSideEffects () const"
  labels = {["inline"]}>
Return true if this instruction has side effects that are not modeled by other flags.

This does not return true for instructions whose effects are captured by:


<ul>
<li>Their operand list and implicit definition/use list. <a href="/docs/api/classes/llvm/register">Register</a> use/def info is explicit for instructions.</li>
<li><a href="/docs/api/classes/llvm/sys/memory">Memory</a> accesses. <a href="/docs/api/classes/llvm/use">Use</a> mayLoad/mayStore.</li>
<li>Calling, branching, returning: use isCall/isReturn/isBranch.</li>
</ul>


Examples of side effects would be modifying &#39;invisible&#39; machine state like a control register, flushing a cache, modifying a register invisible to LLVM, etc.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00463">463</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### implicit&#95;defs() {#a7b41627be5fb4176f9cb16b9ba7f91f7}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; llvm::MCInstrDesc::implicit&#95;defs () const</>}
  labels = {["inline"]}>
Return a list of registers that are potentially written by any instance of this machine instruction.

For example, on <a href="/docs/api/namespaces/llvm/x86">X86</a>, many instructions implicitly set the flags register. In this case, they are marked as setting the FLAGS. Likewise, many instructions always deposit their result in a physical register. For example, the <a href="/docs/api/namespaces/llvm/x86">X86</a> divide instruction always deposits the quotient and remainder in the EAX/EDX registers. For that instruction, this will return a list containing the EAX/EDX/EFLAGS registers.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00579">579</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### implicit&#95;uses() {#aeae23d6b812a5aaa9734ebcdeb4f2d26}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; llvm::MCInstrDesc::implicit&#95;uses () const</>}
  labels = {["inline"]}>
Return a list of registers that are potentially read by any instance of this machine instruction.

For example, on <a href="/docs/api/namespaces/llvm/x86">X86</a>, the &quot;adc&quot; instruction adds two register operands and adds the carry bit in from the flags register. In this case, the instruction is marked as implicitly reading the flags. Likewise, the variable shift instruction on <a href="/docs/api/namespaces/llvm/x86">X86</a> is marked as implicitly reading the &#39;CL&#39; register, which it always does.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00565">565</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isAdd() {#ad750b3821971522747198a5ba6c452ef}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isAdd () const"
  labels = {["inline"]}>
Return true if the instruction is an add instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00279">279</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isAsCheapAsAMove() {#a2d4f0d8f211f41b42adcf08ed3f098b9}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isAsCheapAsAMove () const"
  labels = {["inline"]}>
Returns true if this instruction has the same cost (or less) than a move instruction.

This is useful during certain types of optimizations (e.g., remat during two-address conversion or machine licm) where we would like to remat or hoist the instruction, but not if it costs more than moving the instruction into the appropriate register. Note, we are not marking copies from and to the same register class with this flag.

This method could be called by interface <a href="/docs/api/classes/llvm/targetinstrinfo/#a9c5e9ccab2a323465af64b3661172af2">TargetInstrInfo::isAsCheapAsAMove</a> for different subtargets.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00537">537</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isAuthenticated() {#aec867a6cb8e5983da93b8dda910af821}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isAuthenticated () const"
  labels = {["inline"]}>
Return true if this instruction authenticates a pointer (e.g.

LDRAx/BRAx from ARMv8.3, which perform loads/branches with authentication).

An authenticated instruction may fail in an ABI-defined manner when operating on an invalid signed pointer.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00427">427</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isBarrier() {#a2873fbf12f07af66ef30bba31ae1eab2}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isBarrier () const"
  labels = {["inline"]}>
Returns true if the specified instruction stops control flow from executing the instruction immediately following it.

Examples include unconditional branches and return instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00293">293</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isBitcast() {#a17956eac852ce46558283d31435e5b41}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isBitcast () const"
  labels = {["inline"]}>
Return true if this instruction is a bitcast instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00348">348</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isBranch() {#a6478037933f13d6d8d80e6a12cdf932d}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isBranch () const"
  labels = {["inline"]}>
Returns true if this is a conditional, unconditional, or indirect branch.

Predicates below can be used to discriminate between these cases, and the <a href="/docs/api/classes/llvm/targetinstrinfo/#a0dfb0c744373d4b6112eb343a5b07fc7">TargetInstrInfo::analyzeBranch</a> method can be used to get more information.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00307">307</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isCall() {#aae1b2a98bb0ec92da21fc3ddf683ca71}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isCall () const"
  labels = {["inline"]}>
Return true if the instruction is a call.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00288">288</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isCommutable() {#a8c8b632d74a4d458f9a1a95efa691dbd}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isCommutable () const"
  labels = {["inline"]}>
Return true if this may be a 2- or 3-address instruction (of the form &quot;X = op Y, Z, ...&quot;), which produces the same result if Y and Z are exchanged.

If this flag is set, then the <a href="/docs/api/classes/llvm/targetinstrinfo/#aa41720cc33b0511709c92abcb164a59d">TargetInstrInfo::commuteInstruction</a> method may be used to hack on the instruction.

Note that this flag may be set on instructions that are only commutable sometimes. In these cases, the call to commuteInstruction will fail. Also note that some instructions require non-trivial modification to commute them.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00481">481</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isCompare() {#a599abfa4b585b74d1efbd86b9dd1210a}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isCompare () const"
  labels = {["inline"]}>
Return true if this instruction is a comparison.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00341">341</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isConditionalBranch() {#aea73c4d0a4275b356a0d33ed0c6ccc58}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isConditionalBranch () const"
  labels = {["inline"]}>
Return true if this is a branch which may fall through to the next instruction or may transfer control flow to some other block.

The <a href="/docs/api/classes/llvm/targetinstrinfo/#a0dfb0c744373d4b6112eb343a5b07fc7">TargetInstrInfo::analyzeBranch</a> method can be used to get more information about this branch.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00317">317</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isConvergent() {#a3b0a21f299f95d1afa5d0d10c4e1354b}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isConvergent () const"
  labels = {["inline"]}>
Return true if this instruction is convergent.

Convergent instructions may not be made control-dependent on any additional values.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00415">415</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isConvertibleTo3Addr() {#abb70d3633753f3ca1330d949bef683e7}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isConvertibleTo3Addr () const"
  labels = {["inline"]}>
Return true if this is a 2-address instruction which can be changed into a 3-address instruction if needed.

Doing this transformation can be profitable in the register allocator, because it means that the instruction can use a 2-address form if possible, but degrade into a less efficient form if the source and dest register cannot be assigned to the same register. For example, this allows the x86 backend to turn a &quot;shl
reg, 3&quot; instruction into an LEA instruction, which is the same speed as the shift but has bigger code size.

If this returns true, then the target must implement the <a href="/docs/api/classes/llvm/targetinstrinfo/#ada0a8cb9a764d058a63b77d50e9c0787">TargetInstrInfo::convertToThreeAddress</a> method for this instruction, which is allowed to fail if the transformation isn&#39;t valid for this specific instruction (e.g. shl reg, 4 on x86).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00497">497</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isExtractSubregLike() {#aa9258019cf2b2d68637d0e95cb334f74}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isExtractSubregLike () const"
  labels = {["inline"]}>
Return true if this instruction behaves the same way as the generic EXTRACT&#95;SUBREG instructions.

E.g., on <a href="/docs/api/namespaces/llvm/arm">ARM</a>, rX, rY VMOVRRD dZ is equivalent to two EXTRACT&#95;SUBREG: rX = EXTRACT&#95;SUBREG dZ, ssub&#95;0 rY = EXTRACT&#95;SUBREG dZ, ssub&#95;1

Note that for the optimizers to be able to take advantage of this property, <a href="/docs/api/classes/llvm/targetinstrinfo/#af1c44734f854fb7f620d16097f2af637">TargetInstrInfo::getExtractSubregLikeInputs</a> has to be override accordingly.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00394">394</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isIndirectBranch() {#a18c6750b0502a3f135abe68ccda8cb5c}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isIndirectBranch () const"
  labels = {["inline"]}>
Return true if this is an indirect branch, such as a branch through a register.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00311">311</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isInsertSubregLike() {#a10ed493088fa0c6e5ba90609edcc49b1}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isInsertSubregLike () const"
  labels = {["inline"]}>
Return true if this instruction behaves the same way as the generic INSERT&#95;SUBREG instructions.

E.g., on <a href="/docs/api/namespaces/llvm/arm">ARM</a>, dX = VSETLNi32 dY, rZ, Imm is equivalent to a INSERT&#95;SUBREG: dX = INSERT&#95;SUBREG dY, rZ, translateImmToSubIdx(Imm)

Note that for the optimizers to be able to take advantage of this property, <a href="/docs/api/classes/llvm/targetinstrinfo/#a2b51d2dd19b3859797509c03d5f451f1">TargetInstrInfo::getInsertSubregLikeInputs</a> has to be override accordingly.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00408">408</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isMetaInstruction() {#a5d895f6b0f460931a8c5697a69e7bd25}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isMetaInstruction () const"
  labels = {["inline"]}>
Return true if this is a meta instruction that doesn&#39;t produce any output in the form of executable instructions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00273">273</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isMoveImmediate() {#ae647821f2551fbecb8d5b11e36f2c365}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isMoveImmediate () const"
  labels = {["inline"]}>
Return true if this instruction is a move immediate (including conditional moves) instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00345">345</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isMoveReg() {#a4fb615a6012f7ac2b7c4532a00d4da54}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isMoveReg () const"
  labels = {["inline"]}>
Return true if the instruction is a register to register move.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00285">285</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isNotDuplicable() {#a9152684b86bc720d12b8efe7aaa7ea39}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isNotDuplicable () const"
  labels = {["inline"]}>
Return true if this instruction cannot be safely duplicated.

For example, if the instruction has a unique labels attached to it, duplicating it would cause multiple definition errors.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00356">356</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isPredicable() {#a8321bbb1eb127512df72cacd7c80509b}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isPredicable () const"
  labels = {["inline"]}>
Return true if this instruction has a predicate operand that controls execution.

It may be set to &#39;always&#39;, or may be set to other values. There are various methods in <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> that can be used to control and modify the predicate in this instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00338">338</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isPreISelOpcode() {#ae9b4498f379214def45664d4cb31aaaa}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isPreISelOpcode () const"
  labels = {["inline"]}>

<SectionUser title="Returns">
true if this instruction is emitted before instruction selection and should be legalized/regbankselected/selected.
</SectionUser>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00255">255</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isPseudo() {#afa2cee6d743bcfb8946e6dcc4a6cc443}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isPseudo () const"
  labels = {["inline"]}>
Return true if this is a pseudo instruction that doesn&#39;t correspond to a real machine instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00269">269</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isRegSequenceLike() {#afea816f76f6a2af90a27fbf27d5e1012}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isRegSequenceLike () const"
  labels = {["inline"]}>
Return true if this instruction behaves the same way as the generic REG&#95;SEQUENCE instructions.

E.g., on <a href="/docs/api/namespaces/llvm/arm">ARM</a>, dX VMOVDRR rY, rZ is equivalent to dX = REG&#95;SEQUENCE rY, ssub&#95;0, rZ, ssub&#95;1.

Note that for the optimizers to be able to take advantage of this property, <a href="/docs/api/classes/llvm/targetinstrinfo/#a52e026925b73de52f7a563693ebff007">TargetInstrInfo::getRegSequenceLikeInputs</a> has to be override accordingly.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00381">381</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isRematerializable() {#a56ba710f48d013966d1949667e263e8d}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isRematerializable () const"
  labels = {["inline"]}>
Returns true if this instruction is a candidate for remat.

This flag is only used in <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> method isTriviallyRematerializable.

If this flag is set, the isReallyTriviallyReMaterializable() method is called to verify the instruction is really rematerializable.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00524">524</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isReturn() {#ad2f126216efaf20e5865c3eb03b25cc7}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isReturn () const"
  labels = {["inline"]}>
Return true if the instruction is a return.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00276">276</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isSelect() {#a2b7547c48ed80dd2eda2ddf5fcf1c22a}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isSelect () const"
  labels = {["inline"]}>
Return true if this is a select instruction.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00351">351</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isTerminator() {#ace405d3fb039de6393e50328397487be}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isTerminator () const"
  labels = {["inline"]}>
Returns true if this instruction part of the terminator for a basic block.

Typically this is things like return and branch instructions.

Various passes use this to insert code into the bottom of a basic block, but before control flow occurs.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00301">301</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isTrap() {#ae23c5bed445884208f7ec2d30c1c5461}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isTrap () const"
  labels = {["inline"]}>
Return true if this instruction is a trap.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00282">282</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isUnconditionalBranch() {#a7b64c22b6df0f389b301bd2a5b281462}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isUnconditionalBranch () const"
  labels = {["inline"]}>
Return true if this is a branch which always transfers control flow to some other block.

The <a href="/docs/api/classes/llvm/targetinstrinfo/#a0dfb0c744373d4b6112eb343a5b07fc7">TargetInstrInfo::analyzeBranch</a> method can be used to get more information about this branch.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00325">325</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### isVariadic() {#ade5781c13cce7ee39fe5cc54dcebccd8}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::isVariadic () const"
  labels = {["inline"]}>
Return true if this instruction can have a variable number of operands.

In this case, the variable operands will be after the normal operands but before the implicit definitions and uses (if any are present).

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00261">261</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### mayAffectControlFlow() {#a561df24be97e83b9ce73d964fd33b88d}

<MemberDefinition
  prototype={<>bool MCInstrDesc::mayAffectControlFlow (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; MI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; RI) const</>}>
Return true if this is a branch or an instruction which directly writes to the program counter.

Considered &#39;may&#39; affect rather than &#39;does&#39; affect as things like predication are not taken into account.

Declaration at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00332">332</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>, definition at line <a href="/docs/api/files/lib/lib/mc/mcinstrdesc-cpp/#l00020">20</a> of file <a href="/docs/api/files/lib/lib/mc/mcinstrdesc-cpp">MCInstrDesc.cpp</a>.
</MemberDefinition>

### mayLoad() {#a2eae6ddcf171bdfe8cde452311ff4160}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::mayLoad () const"
  labels = {["inline"]}>
Return true if this instruction could possibly read memory.

Instructions with this flag set are not necessarily simple load instructions, they may load a value and modify it, for example.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00438">438</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### mayRaiseFPException() {#a79c717d314d03140128c2b249dc39b31}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::mayRaiseFPException () const"
  labels = {["inline"]}>
Return true if this instruction may raise a floating-point exception.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00447">447</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### mayStore() {#a1652b3fb1337b788da41bd95a348990c}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::mayStore () const"
  labels = {["inline"]}>
Return true if this instruction could possibly modify memory.

Instructions with this flag set are not necessarily simple store instructions, they may store a modified value based on their operands, or may not actually modify anything, for example.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00444">444</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### operands() {#a0f4e09a761d45bf0914f26d4c149ddeb}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCOperandInfo &gt; llvm::MCInstrDesc::operands () const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00239">239</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### usesCustomInsertionHook() {#a26cbe46f02506e823998e5ae5495cf39}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::usesCustomInsertionHook () const"
  labels = {["inline"]}>
Return true if this instruction requires custom insertion support when the DAG scheduler is inserting it into a machine basic block.

If this is true for the instruction, it basically means that it is a pseudo instruction used at <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> time that is expanded out into magic code by the target when MachineInstrs are formed.

If this is true, the TargetLoweringInfo::InsertAtEndOfBasicBlock method is used to insert this into the <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a>.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00509">509</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### variadicOpsAreDefs() {#a71778bd76509f16d25336d608d1ab61f}

<MemberDefinition
  prototype="bool llvm::MCInstrDesc::variadicOpsAreDefs () const"
  labels = {["inline"]}>
Return true if variadic operands of this instruction are definitions.

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00418">418</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Attributes

### Flags {#a27d4264231f86aafeaf8fb38e53342ee}

<MemberDefinition
  prototype={<>uint64&#95;t llvm::MCInstrDesc::Flags</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00214">214</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### ImplicitOffset {#a2059c24fbfb9da805c6da6073ae60915}

<MemberDefinition
  prototype="unsigned short llvm::MCInstrDesc::ImplicitOffset">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00212">212</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### NumDefs {#af3ad82efc4fd3797a5d9ed70a55354c8}

<MemberDefinition
  prototype="unsigned char llvm::MCInstrDesc::NumDefs">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00207">207</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### NumImplicitDefs {#a0d45da21f713463669876b3efeaeb95a}

<MemberDefinition
  prototype="unsigned char llvm::MCInstrDesc::NumImplicitDefs">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00211">211</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### NumImplicitUses {#a0213025f97776e13649b1136bae07524}

<MemberDefinition
  prototype="unsigned char llvm::MCInstrDesc::NumImplicitUses">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00210">210</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### NumOperands {#a53c07a5f15c9d1ccad93dc1c57f79c09}

<MemberDefinition
  prototype="unsigned short llvm::MCInstrDesc::NumOperands">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00206">206</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### Opcode {#adcb5f001406dc2b45024dd582c444e6d}

<MemberDefinition
  prototype="unsigned short llvm::MCInstrDesc::Opcode">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00205">205</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### OpInfoOffset {#afc35bbedc928d6945522a0b6e3499759}

<MemberDefinition
  prototype="unsigned short llvm::MCInstrDesc::OpInfoOffset">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00213">213</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### SchedClass {#abee44339b41568c74881f90122fee878}

<MemberDefinition
  prototype="unsigned short llvm::MCInstrDesc::SchedClass">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00209">209</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### Size {#a7beb150af9f64d18273d4a98ff37dec0}

<MemberDefinition
  prototype="unsigned char llvm::MCInstrDesc::Size">

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00208">208</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

### TSFlags {#a46e0fcca2366f30d5e35b3d7dcb9c65f}

<MemberDefinition
  prototype={<>uint64&#95;t llvm::MCInstrDesc::TSFlags</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h/#l00215">215</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/mc/mcinstrdesc-h">MCInstrDesc.h</a></li>
<li><a href="/docs/api/files/lib/lib/mc/mcinstrdesc-cpp">MCInstrDesc.cpp</a></li>
</ul>

</DoxygenPage>
