// Seed: 664005292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8, id_9;
  wire id_10;
  logic [7:0] id_11, id_12;
  wire id_13;
  assign id_2 = id_1;
  wire id_14, id_15 = id_9, id_16;
  initial id_5 = id_12[1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_2,
      id_9,
      id_6,
      id_6,
      id_7
  );
endmodule
