
*** Running vivado
    with args -log main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top main -part xczu2cg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'my_design/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'my_design/design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'my_design/design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0.dcp' for cell 'my_design/design_1_i/data_transfer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'my_design/design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2325.984 ; gain = 0.000 ; free physical = 8169 ; free virtual = 25193
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-584] No ports matched 'x0[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x0[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x1[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x1[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.789 ; gain = 0.000 ; free physical = 8065 ; free virtual = 25080
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  DSP48E1 => DSP48E2 (inverted pins: CLK) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 28 instances

19 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 2517.789 ; gain = 1018.523 ; free physical = 8065 ; free virtual = 25080
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2517.789 ; gain = 0.000 ; free physical = 8058 ; free virtual = 25070

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bc32f0d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2738.348 ; gain = 220.559 ; free physical = 7805 ; free virtual = 24820

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 623 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1aa0bca23

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7657 ; free virtual = 24669
INFO: [Opt 31-389] Phase Retarget created 64 cells and removed 437 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14707b5f8

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7657 ; free virtual = 24669
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 124 cells
INFO: [Opt 31-1021] In phase Constant propagation, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15676f1d7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7651 ; free virtual = 24668
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 684 cells
INFO: [Opt 31-1021] In phase Sweep, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 15676f1d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7651 ; free virtual = 24668
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 15676f1d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7651 ; free virtual = 24668
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 15676f1d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7651 ; free virtual = 24668
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              64  |             437  |                                             10  |
|  Constant propagation         |              10  |             124  |                                             13  |
|  Sweep                        |               0  |             684  |                                             16  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7650 ; free virtual = 24668
Ending Logic Optimization Task | Checksum: 1aaf3552d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2902.191 ; gain = 0.000 ; free physical = 7650 ; free virtual = 24668

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.050 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 12ea39cae

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6659 ; free virtual = 23675
Ending Power Optimization Task | Checksum: 12ea39cae

Time (s): cpu = 00:00:35 ; elapsed = 00:00:48 . Memory (MB): peak = 4688.316 ; gain = 1786.125 ; free physical = 6681 ; free virtual = 23696

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12ea39cae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6681 ; free virtual = 23697

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6681 ; free virtual = 23697
Ending Netlist Obfuscation Task | Checksum: d13fb9ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6681 ; free virtual = 23697
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:01 . Memory (MB): peak = 4688.316 ; gain = 2170.527 ; free physical = 6681 ; free virtual = 23697
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6681 ; free virtual = 23697
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst has CASCADE_ORDER attribute set to FIRST with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst has CASCADE_ORDER attribute set to FIRST with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6650 ; free virtual = 23675
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9e23960c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6650 ; free virtual = 23675
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6650 ; free virtual = 23675

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 35dcbe75

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6637 ; free virtual = 23665

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a27431e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6629 ; free virtual = 23656

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a27431e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6629 ; free virtual = 23655
Phase 1 Placer Initialization | Checksum: a27431e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6630 ; free virtual = 23655

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 90425c98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6621 ; free virtual = 23643

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 216 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 82 nets or cells. Created 0 new cell, deleted 82 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6612 ; free virtual = 23631

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             82  |                    82  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             82  |                    82  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16a32d58f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6612 ; free virtual = 23631
Phase 2.2 Global Placement Core | Checksum: 1e998c97a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6612 ; free virtual = 23631
Phase 2 Global Placement | Checksum: 1e998c97a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6613 ; free virtual = 23632

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b84a25aa

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6613 ; free virtual = 23632

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 202a82a0c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6615 ; free virtual = 23634

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 223edd753

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6616 ; free virtual = 23635

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1cc5e82ee

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6613 ; free virtual = 23632

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 2451d6868

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6613 ; free virtual = 23632

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 2354c5a0a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6608 ; free virtual = 23627

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 13738b6e5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6613 ; free virtual = 23632
Phase 3.4 Small Shape DP | Checksum: 13738b6e5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6614 ; free virtual = 23633

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 21b1c64b0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6614 ; free virtual = 23633

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 259aabca4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6614 ; free virtual = 23633
Phase 3 Detail Placement | Checksum: 259aabca4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6614 ; free virtual = 23633

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11ea762f3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11ea762f3

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6617 ; free virtual = 23636
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.684. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 162f966e8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6617 ; free virtual = 23636
Phase 4.1 Post Commit Optimization | Checksum: 162f966e8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6617 ; free virtual = 23636

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 162f966e8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6617 ; free virtual = 23636
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6610 ; free virtual = 23629

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1696ed5f8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6611 ; free virtual = 23630

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6611 ; free virtual = 23630
Phase 4.4 Final Placement Cleanup | Checksum: 20d8fc5d8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6611 ; free virtual = 23630
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d8fc5d8

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6612 ; free virtual = 23631
Ending Placer Task | Checksum: 17ae876a1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6612 ; free virtual = 23631
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 25 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6632 ; free virtual = 23651
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6632 ; free virtual = 23651
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6614 ; free virtual = 23645
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6612 ; free virtual = 23635
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6630 ; free virtual = 23653
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 25 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6602 ; free virtual = 23625
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6580 ; free virtual = 23615
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst has CASCADE_ORDER attribute set to FIRST with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst has CASCADE_ORDER attribute set to FIRST with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
WARNING: [DRC REQP-1904] FIFO36E2_cascade_out_must_use_parity: The FIFO36E2 cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has CASCADE_ORDER attribute set to MIDDLE with the CASDOUT[63:0] bus used, but is missing appropriate connection(s) for the CASDOUTP[7:0] bus.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cc2da809 ConstDB: 0 ShapeSum: a8455f88 RouteDB: 6756f10

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d3ec81b1

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6451 ; free virtual = 23475
Post Restoration Checksum: NetGraph: 46420194 NumContArr: ba87f820 Constraints: f39dd3bf Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f467cd73

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6455 ; free virtual = 23479

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1f467cd73

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6414 ; free virtual = 23438

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1f467cd73

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6414 ; free virtual = 23438

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 17e9cd1de

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6405 ; free virtual = 23429

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1df2b47d8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6406 ; free virtual = 23430
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.718  | TNS=0.000  | WHS=-0.092 | THS=-3.558 |

Phase 2 Router Initialization | Checksum: 24bcfe6e4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6406 ; free virtual = 23431

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5355
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4820
  Number of Partially Routed Nets     = 535
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f3bdb319

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6405 ; free virtual = 23430

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 605
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.716  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1d3d79605

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6404 ; free virtual = 23428

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1b604ceaa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6403 ; free virtual = 23427
Phase 4 Rip-up And Reroute | Checksum: 1b604ceaa

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6403 ; free virtual = 23427

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 281ca3e2c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6404 ; free virtual = 23428

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 281ca3e2c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6404 ; free virtual = 23428
Phase 5 Delay and Skew Optimization | Checksum: 281ca3e2c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6404 ; free virtual = 23428

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 315e18135

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6404 ; free virtual = 23429
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.716  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 315e18135

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6406 ; free virtual = 23430
Phase 6 Post Hold Fix | Checksum: 315e18135

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6406 ; free virtual = 23430

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.659235 %
  Global Horizontal Routing Utilization  = 0.788761 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2f0241774

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6406 ; free virtual = 23430

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2f0241774

Time (s): cpu = 00:00:41 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6404 ; free virtual = 23428

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2f0241774

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6406 ; free virtual = 23430

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.716  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2f0241774

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6407 ; free virtual = 23432
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:28 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6456 ; free virtual = 23480

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 43 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6456 ; free virtual = 23480
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6456 ; free virtual = 23480
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6432 ; free virtual = 23470
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
115 Infos, 44 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6410 ; free virtual = 23442
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <my_design/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 26775232 bits.
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Aug 17 10:38:54 2020. For additional details about this file, please refer to the WebTalk help file at /home/rsaradhy/Software/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 44 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 4688.316 ; gain = 0.000 ; free physical = 6376 ; free virtual = 23411
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 10:38:54 2020...
