Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Feb 28 12:08:45 2018
| Host         : cfaed-pdpc004 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 8 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.570        0.000                      0                    7           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.650}        9.300           107.527         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          0.570        0.000                      0                    7                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 a[3]
                            (input port)
  Destination:            s[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.430ns  (logic 3.124ns (37.061%)  route 5.306ns (62.939%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BA32                                              0.000     0.000 r  static         a[3] (IN)
                         net (fo=0)                   0.000     0.000    static         a[3]
    BA32                 IBUF (Prop_ibuf_I_O)         0.670     0.670 r  static         a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.938     2.609    boundary       ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst/I0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.043     2.652 r  reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst/LUT6/O
                         net (fo=1, routed)           0.000     2.652    reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst__0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     2.869 r  reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighCarry[0].ChainHigh/O[1]
                         net (fo=1, routed)           3.367     6.236    boundary       s[5]
    AP41                 OBUF (Prop_obuf_I_O)         2.194     8.430 r  static         s[5]_OBUF_inst/O
                         net (fo=0)                   0.000     8.430    static         s[5]_OBUF
    AP41                                                              r  static         s[5] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.430                     
  -------------------------------------------------------------------
                         slack                                  0.570                     

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 a[3]
                            (input port)
  Destination:            s[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.419ns  (logic 3.196ns (37.962%)  route 5.223ns (62.038%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BA32                                              0.000     0.000 r  static         a[3] (IN)
                         net (fo=0)                   0.000     0.000    static         a[3]
    BA32                 IBUF (Prop_ibuf_I_O)         0.670     0.670 r  static         a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.938     2.609    boundary       ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst/I0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.043     2.652 r  reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst/LUT6/O
                         net (fo=1, routed)           0.000     2.652    reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst__0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.228     2.880 r  reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighCarry[0].ChainHigh/CO[1]
                         net (fo=1, routed)           0.750     3.630    boundary       c_out
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.754 r  static         s_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.534     6.288    static         s_OBUF[7]
    AU39                 OBUF (Prop_obuf_I_O)         2.131     8.419 r  static         s_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.419    static         s[7]
    AU39                                                              r  static         s[7] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.419                     
  -------------------------------------------------------------------
                         slack                                  0.581                     

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 a[2]
                            (input port)
  Destination:            s[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.223ns  (logic 2.916ns (35.457%)  route 5.307ns (64.543%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BA31                                              0.000     0.000 r  static         a[2] (IN)
                         net (fo=0)                   0.000     0.000    static         a[2]
    BA31                 IBUF (Prop_ibuf_I_O)         0.668     0.668 r  static         a_IBUF[2]_inst/O
                         net (fo=4, routed)           1.769     2.437    boundary       ReConfig/Gen_LUT[2].MidBit.SmallAdd2.PGSmall/I0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.049     2.486 r  reconfigurable ReConfig/Gen_LUT[2].MidBit.SmallAdd2.PGSmall/LUT5/O
                         net (fo=1, routed)           3.539     6.025    boundary       s[2]
    AR37                 OBUF (Prop_obuf_I_O)         2.198     8.223 r  static         s[2]_OBUF_inst/O
                         net (fo=0)                   0.000     8.223    static         s[2]_OBUF
    AR37                                                              r  static         s[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.223                     
  -------------------------------------------------------------------
                         slack                                  0.777                     

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            s[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.189ns  (logic 2.773ns (33.861%)  route 5.416ns (66.139%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AV30                                              0.000     0.000 r  static         a[0] (IN)
                         net (fo=0)                   0.000     0.000    static         a[0]
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  static         a_IBUF[0]_inst/O
                         net (fo=10, routed)          2.193     2.833    boundary       ReConfig/Gen_LUT[0].LowBit.SmallAdd1.PGSmall/I2
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.043     2.876 r  reconfigurable ReConfig/Gen_LUT[0].LowBit.SmallAdd1.PGSmall/LUT6/O
                         net (fo=1, routed)           3.223     6.099    boundary       s[0]
    AM39                 OBUF (Prop_obuf_I_O)         2.090     8.189 r  static         s[0]_OBUF_inst/O
                         net (fo=0)                   0.000     8.189    static         s[0]_OBUF
    AM39                                                              r  static         s[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.189                     
  -------------------------------------------------------------------
                         slack                                  0.811                     

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 a[3]
                            (input port)
  Destination:            s[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        8.154ns  (logic 2.828ns (34.677%)  route 5.326ns (65.323%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BA32                                              0.000     0.000 r  static         a[3] (IN)
                         net (fo=0)                   0.000     0.000    static         a[3]
    BA32                 IBUF (Prop_ibuf_I_O)         0.670     0.670 r  static         a_IBUF[3]_inst/O
                         net (fo=8, routed)           2.113     2.783    boundary       ReConfig/Gen_LUT[2].MidBit.SmallAdd2.PGSmall/I2
    SLICE_X49Y53         LUT6 (Prop_lut6_I2_O)        0.043     2.826 r  reconfigurable ReConfig/Gen_LUT[2].MidBit.SmallAdd2.PGSmall/LUT6/O
                         net (fo=1, routed)           3.214     6.040    boundary       s[3]
    AT37                 OBUF (Prop_obuf_I_O)         2.114     8.154 r  static         s[3]_OBUF_inst/O
                         net (fo=0)                   0.000     8.154    static         s[3]_OBUF
    AT37                                                              r  static         s[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -8.154                     
  -------------------------------------------------------------------
                         slack                                  0.846                     

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 a[0]
                            (input port)
  Destination:            s[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        7.892ns  (logic 2.784ns (35.278%)  route 5.108ns (64.722%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    AV30                                              0.000     0.000 r  static         a[0] (IN)
                         net (fo=0)                   0.000     0.000    static         a[0]
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  static         a_IBUF[0]_inst/O
                         net (fo=10, routed)          1.907     2.547    boundary       ReConfig/Gen_LUT[1].MidBit.SmallAdd1.PGSmall/I0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.043     2.590 r  reconfigurable ReConfig/Gen_LUT[1].MidBit.SmallAdd1.PGSmall/LUT6/O
                         net (fo=1, routed)           3.201     5.791    boundary       s[1]
    AN39                 OBUF (Prop_obuf_I_O)         2.101     7.892 r  static         s[1]_OBUF_inst/O
                         net (fo=0)                   0.000     7.892    static         s[1]_OBUF
    AN39                                                              r  static         s[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -7.892                     
  -------------------------------------------------------------------
                         slack                                  1.108                     

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 a[3]
                            (input port)
  Destination:            s[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            9.000ns  (MaxDelay Path 9.000ns)
  Data Path Delay:        6.758ns  (logic 2.971ns (43.966%)  route 3.787ns (56.034%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 9.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    BA32                                              0.000     0.000 r  static         a[3] (IN)
                         net (fo=0)                   0.000     0.000    static         a[3]
    BA32                 IBUF (Prop_ibuf_I_O)         0.670     0.670 r  static         a_IBUF[3]_inst/O
                         net (fo=8, routed)           1.938     2.609    boundary       ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst/I0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.043     2.652 r  reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst/LUT6/O
                         net (fo=1, routed)           0.000     2.652    reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighLUT[4].FirstHigh.PGHighFirst__0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     2.772 r  reconfigurable ReConfig/Gen_LUT[3].HighBit.BigAdd.HighCarry[0].ChainHigh/O[0]
                         net (fo=1, routed)           1.848     4.620    boundary       s[4]
    AR35                 OBUF (Prop_obuf_I_O)         2.138     6.758 r  static         s[4]_OBUF_inst/O
                         net (fo=0)                   0.000     6.758    static         s[4]_OBUF
    AR35                                                              r  static         s[4] (OUT)
  -------------------------------------------------------------------    ----------------------------------

                         max delay                    9.000     9.000                   
                         clock pessimism              0.000     9.000                     
                         output delay                -0.000     9.000                     
  -------------------------------------------------------------------
                         required time                          9.000                     
                         arrival time                          -6.758                     
  -------------------------------------------------------------------
                         slack                                  2.242                     





