
freertos1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a724  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  0800a8c4  0800a8c4  0001a8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa44  0800aa44  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa44  0800aa44  0001aa44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa4c  0800aa4c  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa4c  0800aa4c  0001aa4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa50  0800aa50  0001aa50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800aa54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005b98  200001e8  0800ac3c  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005d80  0800ac3c  00025d80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c0b0  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045ef  00000000  00000000  0003c2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001728  00000000  00000000  000408b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001530  00000000  00000000  00041fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bde8  00000000  00000000  00043510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ad67  00000000  00000000  0005f2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099dc9  00000000  00000000  0007a05f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00113e28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067bc  00000000  00000000  00113e78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a8ac 	.word	0x0800a8ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800a8ac 	.word	0x0800a8ac

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000584:	b480      	push	{r7}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	60f8      	str	r0, [r7, #12]
 800058c:	60b9      	str	r1, [r7, #8]
 800058e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	4a07      	ldr	r2, [pc, #28]	; (80005b0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000594:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000596:	68bb      	ldr	r3, [r7, #8]
 8000598:	4a06      	ldr	r2, [pc, #24]	; (80005b4 <vApplicationGetIdleTaskMemory+0x30>)
 800059a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2280      	movs	r2, #128	; 0x80
 80005a0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005a2:	bf00      	nop
 80005a4:	3714      	adds	r7, #20
 80005a6:	46bd      	mov	sp, r7
 80005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	20000204 	.word	0x20000204
 80005b4:	200002b8 	.word	0x200002b8

080005b8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
    CDC_Transmit_FS((uint8_t *)ptr, len);
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	b29b      	uxth	r3, r3
 80005c8:	4619      	mov	r1, r3
 80005ca:	68b8      	ldr	r0, [r7, #8]
 80005cc:	f008 fc84 	bl	8008ed8 <CDC_Transmit_FS>
    return len;
 80005d0:	687b      	ldr	r3, [r7, #4]
}
 80005d2:	4618      	mov	r0, r3
 80005d4:	3710      	adds	r7, #16
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}
	...

080005dc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	80fb      	strh	r3, [r7, #6]
        if (GPIO_Pin == BTN_Pin) // If the button
 80005e6:	88fb      	ldrh	r3, [r7, #6]
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d104      	bne.n	80005f6 <HAL_GPIO_EXTI_Callback+0x1a>
        {
                osSemaphoreRelease(btnSemHandle); // Signal task to deal with button
 80005ec:	4b04      	ldr	r3, [pc, #16]	; (8000600 <HAL_GPIO_EXTI_Callback+0x24>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	4618      	mov	r0, r3
 80005f2:	f006 f895 	bl	8006720 <osSemaphoreRelease>
        }
}
 80005f6:	bf00      	nop
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	200004c8 	.word	0x200004c8

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b5b0      	push	{r4, r5, r7, lr}
 8000606:	b09a      	sub	sp, #104	; 0x68
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fb31 	bl	8000c70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f865 	bl	80006dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f000 f8cb 	bl	80007ac <MX_GPIO_Init>

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of serialMux */
  osMutexDef(serialMux);
 8000616:	2300      	movs	r3, #0
 8000618:	663b      	str	r3, [r7, #96]	; 0x60
 800061a:	2300      	movs	r3, #0
 800061c:	667b      	str	r3, [r7, #100]	; 0x64
  serialMuxHandle = osMutexCreate(osMutex(serialMux));
 800061e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000622:	4618      	mov	r0, r3
 8000624:	f005 ff60 	bl	80064e8 <osMutexCreate>
 8000628:	4603      	mov	r3, r0
 800062a:	4a24      	ldr	r2, [pc, #144]	; (80006bc <main+0xb8>)
 800062c:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of btnSem */
  osSemaphoreDef(btnSem);
 800062e:	2300      	movs	r3, #0
 8000630:	65bb      	str	r3, [r7, #88]	; 0x58
 8000632:	2300      	movs	r3, #0
 8000634:	65fb      	str	r3, [r7, #92]	; 0x5c
  btnSemHandle = osSemaphoreCreate(osSemaphore(btnSem), 1);
 8000636:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800063a:	2101      	movs	r1, #1
 800063c:	4618      	mov	r0, r3
 800063e:	f005 ffef 	bl	8006620 <osSemaphoreCreate>
 8000642:	4603      	mov	r3, r0
 8000644:	4a1e      	ldr	r2, [pc, #120]	; (80006c0 <main+0xbc>)
 8000646:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of mainTask */
  osThreadDef(mainTask, startMainTask, osPriorityNormal, 0, 128);
 8000648:	4b1e      	ldr	r3, [pc, #120]	; (80006c4 <main+0xc0>)
 800064a:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800064e:	461d      	mov	r5, r3
 8000650:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000652:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000654:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000658:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  mainTaskHandle = osThreadCreate(osThread(mainTask), NULL);
 800065c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f005 fee0 	bl	8006428 <osThreadCreate>
 8000668:	4603      	mov	r3, r0
 800066a:	4a17      	ldr	r2, [pc, #92]	; (80006c8 <main+0xc4>)
 800066c:	6013      	str	r3, [r2, #0]

  /* definition and creation of ledTask */
  osThreadDef(ledTask, startLedTask, osPriorityLow, 0, 128);
 800066e:	4b17      	ldr	r3, [pc, #92]	; (80006cc <main+0xc8>)
 8000670:	f107 0420 	add.w	r4, r7, #32
 8000674:	461d      	mov	r5, r3
 8000676:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000678:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800067a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800067e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ledTaskHandle = osThreadCreate(osThread(ledTask), NULL);
 8000682:	f107 0320 	add.w	r3, r7, #32
 8000686:	2100      	movs	r1, #0
 8000688:	4618      	mov	r0, r3
 800068a:	f005 fecd 	bl	8006428 <osThreadCreate>
 800068e:	4603      	mov	r3, r0
 8000690:	4a0f      	ldr	r2, [pc, #60]	; (80006d0 <main+0xcc>)
 8000692:	6013      	str	r3, [r2, #0]

  /* definition and creation of btnTask */
  osThreadDef(btnTask, startBtnTask, osPriorityLow, 0, 128);
 8000694:	4b0f      	ldr	r3, [pc, #60]	; (80006d4 <main+0xd0>)
 8000696:	1d3c      	adds	r4, r7, #4
 8000698:	461d      	mov	r5, r3
 800069a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800069c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800069e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  btnTaskHandle = osThreadCreate(osThread(btnTask), NULL);
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f005 febc 	bl	8006428 <osThreadCreate>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4a09      	ldr	r2, [pc, #36]	; (80006d8 <main+0xd4>)
 80006b4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006b6:	f005 fea0 	bl	80063fa <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006ba:	e7fe      	b.n	80006ba <main+0xb6>
 80006bc:	200004c4 	.word	0x200004c4
 80006c0:	200004c8 	.word	0x200004c8
 80006c4:	0800a8e0 	.word	0x0800a8e0
 80006c8:	200004b8 	.word	0x200004b8
 80006cc:	0800a8fc 	.word	0x0800a8fc
 80006d0:	200004bc 	.word	0x200004bc
 80006d4:	0800a918 	.word	0x0800a918
 80006d8:	200004c0 	.word	0x200004c0

080006dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b094      	sub	sp, #80	; 0x50
 80006e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	2230      	movs	r2, #48	; 0x30
 80006e8:	2100      	movs	r1, #0
 80006ea:	4618      	mov	r0, r3
 80006ec:	f009 f977 	bl	80099de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2200      	movs	r2, #0
 80006f6:	601a      	str	r2, [r3, #0]
 80006f8:	605a      	str	r2, [r3, #4]
 80006fa:	609a      	str	r2, [r3, #8]
 80006fc:	60da      	str	r2, [r3, #12]
 80006fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000700:	2300      	movs	r3, #0
 8000702:	60bb      	str	r3, [r7, #8]
 8000704:	4b27      	ldr	r3, [pc, #156]	; (80007a4 <SystemClock_Config+0xc8>)
 8000706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000708:	4a26      	ldr	r2, [pc, #152]	; (80007a4 <SystemClock_Config+0xc8>)
 800070a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800070e:	6413      	str	r3, [r2, #64]	; 0x40
 8000710:	4b24      	ldr	r3, [pc, #144]	; (80007a4 <SystemClock_Config+0xc8>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000714:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000718:	60bb      	str	r3, [r7, #8]
 800071a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800071c:	2300      	movs	r3, #0
 800071e:	607b      	str	r3, [r7, #4]
 8000720:	4b21      	ldr	r3, [pc, #132]	; (80007a8 <SystemClock_Config+0xcc>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a20      	ldr	r2, [pc, #128]	; (80007a8 <SystemClock_Config+0xcc>)
 8000726:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800072a:	6013      	str	r3, [r2, #0]
 800072c:	4b1e      	ldr	r3, [pc, #120]	; (80007a8 <SystemClock_Config+0xcc>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000734:	607b      	str	r3, [r7, #4]
 8000736:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000738:	2301      	movs	r3, #1
 800073a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800073c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000740:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000742:	2302      	movs	r3, #2
 8000744:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000746:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800074a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800074c:	2319      	movs	r3, #25
 800074e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000750:	23c0      	movs	r3, #192	; 0xc0
 8000752:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000754:	2302      	movs	r3, #2
 8000756:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000758:	2304      	movs	r3, #4
 800075a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075c:	f107 0320 	add.w	r3, r7, #32
 8000760:	4618      	mov	r0, r3
 8000762:	f001 ff21 	bl	80025a8 <HAL_RCC_OscConfig>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800076c:	f000 f900 	bl	8000970 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	230f      	movs	r3, #15
 8000772:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000774:	2302      	movs	r3, #2
 8000776:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800077c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000780:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000782:	2300      	movs	r3, #0
 8000784:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000786:	f107 030c 	add.w	r3, r7, #12
 800078a:	2103      	movs	r1, #3
 800078c:	4618      	mov	r0, r3
 800078e:	f002 f983 	bl	8002a98 <HAL_RCC_ClockConfig>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000798:	f000 f8ea 	bl	8000970 <Error_Handler>
  }
}
 800079c:	bf00      	nop
 800079e:	3750      	adds	r7, #80	; 0x50
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40023800 	.word	0x40023800
 80007a8:	40007000 	.word	0x40007000

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b088      	sub	sp, #32
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 030c 	add.w	r3, r7, #12
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	4b2b      	ldr	r3, [pc, #172]	; (8000874 <MX_GPIO_Init+0xc8>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a2a      	ldr	r2, [pc, #168]	; (8000874 <MX_GPIO_Init+0xc8>)
 80007cc:	f043 0304 	orr.w	r3, r3, #4
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b28      	ldr	r3, [pc, #160]	; (8000874 <MX_GPIO_Init+0xc8>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0304 	and.w	r3, r3, #4
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	4b24      	ldr	r3, [pc, #144]	; (8000874 <MX_GPIO_Init+0xc8>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a23      	ldr	r2, [pc, #140]	; (8000874 <MX_GPIO_Init+0xc8>)
 80007e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b21      	ldr	r3, [pc, #132]	; (8000874 <MX_GPIO_Init+0xc8>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	603b      	str	r3, [r7, #0]
 80007fe:	4b1d      	ldr	r3, [pc, #116]	; (8000874 <MX_GPIO_Init+0xc8>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a1c      	ldr	r2, [pc, #112]	; (8000874 <MX_GPIO_Init+0xc8>)
 8000804:	f043 0301 	orr.w	r3, r3, #1
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b1a      	ldr	r3, [pc, #104]	; (8000874 <MX_GPIO_Init+0xc8>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0301 	and.w	r3, r3, #1
 8000812:	603b      	str	r3, [r7, #0]
 8000814:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800081c:	4816      	ldr	r0, [pc, #88]	; (8000878 <MX_GPIO_Init+0xcc>)
 800081e:	f000 fcf3 	bl	8001208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000822:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000826:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000828:	2311      	movs	r3, #17
 800082a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000830:	2300      	movs	r3, #0
 8000832:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	4619      	mov	r1, r3
 800083a:	480f      	ldr	r0, [pc, #60]	; (8000878 <MX_GPIO_Init+0xcc>)
 800083c:	f000 fb60 	bl	8000f00 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 8000840:	2301      	movs	r3, #1
 8000842:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000844:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000848:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800084a:	2301      	movs	r3, #1
 800084c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 030c 	add.w	r3, r7, #12
 8000852:	4619      	mov	r1, r3
 8000854:	4809      	ldr	r0, [pc, #36]	; (800087c <MX_GPIO_Init+0xd0>)
 8000856:	f000 fb53 	bl	8000f00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 800085a:	2200      	movs	r2, #0
 800085c:	2105      	movs	r1, #5
 800085e:	2006      	movs	r0, #6
 8000860:	f000 fb24 	bl	8000eac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000864:	2006      	movs	r0, #6
 8000866:	f000 fb3d 	bl	8000ee4 <HAL_NVIC_EnableIRQ>

}
 800086a:	bf00      	nop
 800086c:	3720      	adds	r7, #32
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	40023800 	.word	0x40023800
 8000878:	40020800 	.word	0x40020800
 800087c:	40020000 	.word	0x40020000

08000880 <startMainTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_startMainTask */
void startMainTask(void const * argument)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000888:	f008 fa68 	bl	8008d5c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
	DBG("Tick %lu", osKernelSysTick() / 1000);
 800088c:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <startMainTask+0x54>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2164      	movs	r1, #100	; 0x64
 8000892:	4618      	mov	r0, r3
 8000894:	f005 fe40 	bl	8006518 <osMutexWait>
 8000898:	f005 fdb6 	bl	8006408 <osKernelSysTick>
 800089c:	4603      	mov	r3, r0
 800089e:	4a0e      	ldr	r2, [pc, #56]	; (80008d8 <startMainTask+0x58>)
 80008a0:	fba2 2303 	umull	r2, r3, r2, r3
 80008a4:	099b      	lsrs	r3, r3, #6
 80008a6:	4619      	mov	r1, r3
 80008a8:	480c      	ldr	r0, [pc, #48]	; (80008dc <startMainTask+0x5c>)
 80008aa:	f009 f935 	bl	8009b18 <iprintf>
 80008ae:	200a      	movs	r0, #10
 80008b0:	f009 f94a 	bl	8009b48 <putchar>
 80008b4:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <startMainTask+0x54>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4618      	mov	r0, r3
 80008ba:	f005 fe7b 	bl	80065b4 <osMutexRelease>
    osDelay(500);
 80008be:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008c2:	f005 fdfd 	bl	80064c0 <osDelay>
    cnt++;
 80008c6:	4b06      	ldr	r3, [pc, #24]	; (80008e0 <startMainTask+0x60>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	4a04      	ldr	r2, [pc, #16]	; (80008e0 <startMainTask+0x60>)
 80008ce:	6013      	str	r3, [r2, #0]
	DBG("Tick %lu", osKernelSysTick() / 1000);
 80008d0:	e7dc      	b.n	800088c <startMainTask+0xc>
 80008d2:	bf00      	nop
 80008d4:	200004c4 	.word	0x200004c4
 80008d8:	10624dd3 	.word	0x10624dd3
 80008dc:	0800a934 	.word	0x0800a934
 80008e0:	200004cc 	.word	0x200004cc

080008e4 <startLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startLedTask */
void startLedTask(void const * argument)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startLedTask */
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80008ec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008f0:	4803      	ldr	r0, [pc, #12]	; (8000900 <startLedTask+0x1c>)
 80008f2:	f000 fca2 	bl	800123a <HAL_GPIO_TogglePin>
    osDelay(500);
 80008f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008fa:	f005 fde1 	bl	80064c0 <osDelay>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80008fe:	e7f5      	b.n	80008ec <startLedTask+0x8>
 8000900:	40020800 	.word	0x40020800

08000904 <startBtnTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startBtnTask */
void startBtnTask(void const * argument)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startBtnTask */
  /* Infinite loop */
  for(;;)
  {
    osSemaphoreWait(btnSemHandle, osWaitForever);
 800090c:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <startBtnTask+0x3c>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000914:	4618      	mov	r0, r3
 8000916:	f005 feb5 	bl	8006684 <osSemaphoreWait>
    DBG("Button pressed");
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <startBtnTask+0x40>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2164      	movs	r1, #100	; 0x64
 8000920:	4618      	mov	r0, r3
 8000922:	f005 fdf9 	bl	8006518 <osMutexWait>
 8000926:	4808      	ldr	r0, [pc, #32]	; (8000948 <startBtnTask+0x44>)
 8000928:	f009 f8f6 	bl	8009b18 <iprintf>
 800092c:	200a      	movs	r0, #10
 800092e:	f009 f90b 	bl	8009b48 <putchar>
 8000932:	4b04      	ldr	r3, [pc, #16]	; (8000944 <startBtnTask+0x40>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4618      	mov	r0, r3
 8000938:	f005 fe3c 	bl	80065b4 <osMutexRelease>
    osSemaphoreWait(btnSemHandle, osWaitForever);
 800093c:	e7e6      	b.n	800090c <startBtnTask+0x8>
 800093e:	bf00      	nop
 8000940:	200004c8 	.word	0x200004c8
 8000944:	200004c4 	.word	0x200004c4
 8000948:	0800a940 	.word	0x0800a940

0800094c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM10) {
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a04      	ldr	r2, [pc, #16]	; (800096c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d101      	bne.n	8000962 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800095e:	f000 f9a9 	bl	8000cb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40014400 	.word	0x40014400

08000970 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000974:	b672      	cpsid	i
}
 8000976:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000978:	e7fe      	b.n	8000978 <Error_Handler+0x8>
	...

0800097c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000982:	2300      	movs	r3, #0
 8000984:	607b      	str	r3, [r7, #4]
 8000986:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <HAL_MspInit+0x54>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098a:	4a11      	ldr	r2, [pc, #68]	; (80009d0 <HAL_MspInit+0x54>)
 800098c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000990:	6453      	str	r3, [r2, #68]	; 0x44
 8000992:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <HAL_MspInit+0x54>)
 8000994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800099a:	607b      	str	r3, [r7, #4]
 800099c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	2300      	movs	r3, #0
 80009a0:	603b      	str	r3, [r7, #0]
 80009a2:	4b0b      	ldr	r3, [pc, #44]	; (80009d0 <HAL_MspInit+0x54>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a6:	4a0a      	ldr	r2, [pc, #40]	; (80009d0 <HAL_MspInit+0x54>)
 80009a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ac:	6413      	str	r3, [r2, #64]	; 0x40
 80009ae:	4b08      	ldr	r3, [pc, #32]	; (80009d0 <HAL_MspInit+0x54>)
 80009b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b6:	603b      	str	r3, [r7, #0]
 80009b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009ba:	2200      	movs	r2, #0
 80009bc:	210f      	movs	r1, #15
 80009be:	f06f 0001 	mvn.w	r0, #1
 80009c2:	f000 fa73 	bl	8000eac <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	40023800 	.word	0x40023800

080009d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08c      	sub	sp, #48	; 0x30
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM10 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 80009e4:	2200      	movs	r2, #0
 80009e6:	6879      	ldr	r1, [r7, #4]
 80009e8:	2019      	movs	r0, #25
 80009ea:	f000 fa5f 	bl	8000eac <HAL_NVIC_SetPriority>

  /* Enable the TIM10 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009ee:	2019      	movs	r0, #25
 80009f0:	f000 fa78 	bl	8000ee4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM10 clock */
  __HAL_RCC_TIM10_CLK_ENABLE();
 80009f4:	2300      	movs	r3, #0
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	4b1e      	ldr	r3, [pc, #120]	; (8000a74 <HAL_InitTick+0xa0>)
 80009fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fc:	4a1d      	ldr	r2, [pc, #116]	; (8000a74 <HAL_InitTick+0xa0>)
 80009fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a02:	6453      	str	r3, [r2, #68]	; 0x44
 8000a04:	4b1b      	ldr	r3, [pc, #108]	; (8000a74 <HAL_InitTick+0xa0>)
 8000a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a10:	f107 0210 	add.w	r2, r7, #16
 8000a14:	f107 0314 	add.w	r3, r7, #20
 8000a18:	4611      	mov	r1, r2
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f002 fa08 	bl	8002e30 <HAL_RCC_GetClockConfig>

  /* Compute TIM10 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000a20:	f002 f9f2 	bl	8002e08 <HAL_RCC_GetPCLK2Freq>
 8000a24:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM10 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a28:	4a13      	ldr	r2, [pc, #76]	; (8000a78 <HAL_InitTick+0xa4>)
 8000a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a2e:	0c9b      	lsrs	r3, r3, #18
 8000a30:	3b01      	subs	r3, #1
 8000a32:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM10 */
  htim10.Instance = TIM10;
 8000a34:	4b11      	ldr	r3, [pc, #68]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	; (8000a80 <HAL_InitTick+0xac>)
 8000a38:	601a      	str	r2, [r3, #0]
  + Period = [(TIM10CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim10.Init.Period = (1000000U / 1000U) - 1U;
 8000a3a:	4b10      	ldr	r3, [pc, #64]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a3c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a40:	60da      	str	r2, [r3, #12]
  htim10.Init.Prescaler = uwPrescalerValue;
 8000a42:	4a0e      	ldr	r2, [pc, #56]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a46:	6053      	str	r3, [r2, #4]
  htim10.Init.ClockDivision = 0;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	611a      	str	r2, [r3, #16]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim10) == HAL_OK)
 8000a54:	4809      	ldr	r0, [pc, #36]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a56:	f002 fa1d 	bl	8002e94 <HAL_TIM_Base_Init>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d104      	bne.n	8000a6a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim10);
 8000a60:	4806      	ldr	r0, [pc, #24]	; (8000a7c <HAL_InitTick+0xa8>)
 8000a62:	f002 fa71 	bl	8002f48 <HAL_TIM_Base_Start_IT>
 8000a66:	4603      	mov	r3, r0
 8000a68:	e000      	b.n	8000a6c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3730      	adds	r7, #48	; 0x30
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	40023800 	.word	0x40023800
 8000a78:	431bde83 	.word	0x431bde83
 8000a7c:	200004d0 	.word	0x200004d0
 8000a80:	40014400 	.word	0x40014400

08000a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <NMI_Handler+0x4>

08000a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <HardFault_Handler+0x4>

08000a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <MemManage_Handler+0x4>

08000a96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a9a:	e7fe      	b.n	8000a9a <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	e7fe      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f000 fbdb 	bl	8001270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
	...

08000ac0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8000ac4:	4802      	ldr	r0, [pc, #8]	; (8000ad0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ac6:	f002 faa1 	bl	800300c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aca:	bf00      	nop
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	200004d0 	.word	0x200004d0

08000ad4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000ad8:	4802      	ldr	r0, [pc, #8]	; (8000ae4 <OTG_FS_IRQHandler+0x10>)
 8000ada:	f000 fd31 	bl	8001540 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ade:	bf00      	nop
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20005748 	.word	0x20005748

08000ae8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b086      	sub	sp, #24
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	60f8      	str	r0, [r7, #12]
 8000af0:	60b9      	str	r1, [r7, #8]
 8000af2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af4:	2300      	movs	r3, #0
 8000af6:	617b      	str	r3, [r7, #20]
 8000af8:	e00a      	b.n	8000b10 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000afa:	f3af 8000 	nop.w
 8000afe:	4601      	mov	r1, r0
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	60ba      	str	r2, [r7, #8]
 8000b06:	b2ca      	uxtb	r2, r1
 8000b08:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	617b      	str	r3, [r7, #20]
 8000b10:	697a      	ldr	r2, [r7, #20]
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	dbf0      	blt.n	8000afa <_read+0x12>
	}

return len;
 8000b18:	687b      	ldr	r3, [r7, #4]
}
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	3718      	adds	r7, #24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}

08000b22 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
	return -1;
 8000b2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	370c      	adds	r7, #12
 8000b32:	46bd      	mov	sp, r7
 8000b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b38:	4770      	bx	lr

08000b3a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	b083      	sub	sp, #12
 8000b3e:	af00      	add	r7, sp, #0
 8000b40:	6078      	str	r0, [r7, #4]
 8000b42:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b4a:	605a      	str	r2, [r3, #4]
	return 0;
 8000b4c:	2300      	movs	r3, #0
}
 8000b4e:	4618      	mov	r0, r3
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr

08000b5a <_isatty>:

int _isatty(int file)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b083      	sub	sp, #12
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
	return 1;
 8000b62:	2301      	movs	r3, #1
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b085      	sub	sp, #20
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
	return 0;
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b94:	4a14      	ldr	r2, [pc, #80]	; (8000be8 <_sbrk+0x5c>)
 8000b96:	4b15      	ldr	r3, [pc, #84]	; (8000bec <_sbrk+0x60>)
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba0:	4b13      	ldr	r3, [pc, #76]	; (8000bf0 <_sbrk+0x64>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d102      	bne.n	8000bae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ba8:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <_sbrk+0x64>)
 8000baa:	4a12      	ldr	r2, [pc, #72]	; (8000bf4 <_sbrk+0x68>)
 8000bac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d207      	bcs.n	8000bcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bbc:	f008 fdde 	bl	800977c <__errno>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bca:	e009      	b.n	8000be0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bcc:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <_sbrk+0x64>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bd2:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <_sbrk+0x64>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	4a05      	ldr	r2, [pc, #20]	; (8000bf0 <_sbrk+0x64>)
 8000bdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bde:	68fb      	ldr	r3, [r7, #12]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3718      	adds	r7, #24
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20020000 	.word	0x20020000
 8000bec:	00000400 	.word	0x00000400
 8000bf0:	20000518 	.word	0x20000518
 8000bf4:	20005d80 	.word	0x20005d80

08000bf8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bfc:	4b06      	ldr	r3, [pc, #24]	; (8000c18 <SystemInit+0x20>)
 8000bfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c02:	4a05      	ldr	r2, [pc, #20]	; (8000c18 <SystemInit+0x20>)
 8000c04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c0c:	bf00      	nop
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c54 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c20:	480d      	ldr	r0, [pc, #52]	; (8000c58 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c22:	490e      	ldr	r1, [pc, #56]	; (8000c5c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c24:	4a0e      	ldr	r2, [pc, #56]	; (8000c60 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c28:	e002      	b.n	8000c30 <LoopCopyDataInit>

08000c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c2e:	3304      	adds	r3, #4

08000c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c34:	d3f9      	bcc.n	8000c2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c36:	4a0b      	ldr	r2, [pc, #44]	; (8000c64 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c38:	4c0b      	ldr	r4, [pc, #44]	; (8000c68 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c3c:	e001      	b.n	8000c42 <LoopFillZerobss>

08000c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c40:	3204      	adds	r2, #4

08000c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c44:	d3fb      	bcc.n	8000c3e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c46:	f7ff ffd7 	bl	8000bf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c4a:	f008 fe93 	bl	8009974 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4e:	f7ff fcd9 	bl	8000604 <main>
  bx  lr    
 8000c52:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c5c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8000c60:	0800aa54 	.word	0x0800aa54
  ldr r2, =_sbss
 8000c64:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8000c68:	20005d80 	.word	0x20005d80

08000c6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c6c:	e7fe      	b.n	8000c6c <ADC_IRQHandler>
	...

08000c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c74:	4b0e      	ldr	r3, [pc, #56]	; (8000cb0 <HAL_Init+0x40>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a0d      	ldr	r2, [pc, #52]	; (8000cb0 <HAL_Init+0x40>)
 8000c7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c7e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c80:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <HAL_Init+0x40>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	4a0a      	ldr	r2, [pc, #40]	; (8000cb0 <HAL_Init+0x40>)
 8000c86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c8a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c8c:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <HAL_Init+0x40>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a07      	ldr	r2, [pc, #28]	; (8000cb0 <HAL_Init+0x40>)
 8000c92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c96:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 f8fc 	bl	8000e96 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9e:	200f      	movs	r0, #15
 8000ca0:	f7ff fe98 	bl	80009d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca4:	f7ff fe6a 	bl	800097c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40023c00 	.word	0x40023c00

08000cb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_IncTick+0x20>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	461a      	mov	r2, r3
 8000cbe:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <HAL_IncTick+0x24>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4413      	add	r3, r2
 8000cc4:	4a04      	ldr	r2, [pc, #16]	; (8000cd8 <HAL_IncTick+0x24>)
 8000cc6:	6013      	str	r3, [r2, #0]
}
 8000cc8:	bf00      	nop
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	20000008 	.word	0x20000008
 8000cd8:	2000051c 	.word	0x2000051c

08000cdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce0:	4b03      	ldr	r3, [pc, #12]	; (8000cf0 <HAL_GetTick+0x14>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	2000051c 	.word	0x2000051c

08000cf4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cfc:	f7ff ffee 	bl	8000cdc <HAL_GetTick>
 8000d00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000d0c:	d005      	beq.n	8000d1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <HAL_Delay+0x44>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	461a      	mov	r2, r3
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	4413      	add	r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d1a:	bf00      	nop
 8000d1c:	f7ff ffde 	bl	8000cdc <HAL_GetTick>
 8000d20:	4602      	mov	r2, r0
 8000d22:	68bb      	ldr	r3, [r7, #8]
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	68fa      	ldr	r2, [r7, #12]
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d8f7      	bhi.n	8000d1c <HAL_Delay+0x28>
  {
  }
}
 8000d2c:	bf00      	nop
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
 8000d36:	bf00      	nop
 8000d38:	20000008 	.word	0x20000008

08000d3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	f003 0307 	and.w	r3, r3, #7
 8000d4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d58:	4013      	ands	r3, r2
 8000d5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d6e:	4a04      	ldr	r2, [pc, #16]	; (8000d80 <__NVIC_SetPriorityGrouping+0x44>)
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	60d3      	str	r3, [r2, #12]
}
 8000d74:	bf00      	nop
 8000d76:	3714      	adds	r7, #20
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	e000ed00 	.word	0xe000ed00

08000d84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d88:	4b04      	ldr	r3, [pc, #16]	; (8000d9c <__NVIC_GetPriorityGrouping+0x18>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	0a1b      	lsrs	r3, r3, #8
 8000d8e:	f003 0307 	and.w	r3, r3, #7
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	db0b      	blt.n	8000dca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000db2:	79fb      	ldrb	r3, [r7, #7]
 8000db4:	f003 021f 	and.w	r2, r3, #31
 8000db8:	4907      	ldr	r1, [pc, #28]	; (8000dd8 <__NVIC_EnableIRQ+0x38>)
 8000dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbe:	095b      	lsrs	r3, r3, #5
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dca:	bf00      	nop
 8000dcc:	370c      	adds	r7, #12
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	e000e100 	.word	0xe000e100

08000ddc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	6039      	str	r1, [r7, #0]
 8000de6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	db0a      	blt.n	8000e06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	b2da      	uxtb	r2, r3
 8000df4:	490c      	ldr	r1, [pc, #48]	; (8000e28 <__NVIC_SetPriority+0x4c>)
 8000df6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfa:	0112      	lsls	r2, r2, #4
 8000dfc:	b2d2      	uxtb	r2, r2
 8000dfe:	440b      	add	r3, r1
 8000e00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e04:	e00a      	b.n	8000e1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	b2da      	uxtb	r2, r3
 8000e0a:	4908      	ldr	r1, [pc, #32]	; (8000e2c <__NVIC_SetPriority+0x50>)
 8000e0c:	79fb      	ldrb	r3, [r7, #7]
 8000e0e:	f003 030f 	and.w	r3, r3, #15
 8000e12:	3b04      	subs	r3, #4
 8000e14:	0112      	lsls	r2, r2, #4
 8000e16:	b2d2      	uxtb	r2, r2
 8000e18:	440b      	add	r3, r1
 8000e1a:	761a      	strb	r2, [r3, #24]
}
 8000e1c:	bf00      	nop
 8000e1e:	370c      	adds	r7, #12
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	e000e100 	.word	0xe000e100
 8000e2c:	e000ed00 	.word	0xe000ed00

08000e30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b089      	sub	sp, #36	; 0x24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	f1c3 0307 	rsb	r3, r3, #7
 8000e4a:	2b04      	cmp	r3, #4
 8000e4c:	bf28      	it	cs
 8000e4e:	2304      	movcs	r3, #4
 8000e50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3304      	adds	r3, #4
 8000e56:	2b06      	cmp	r3, #6
 8000e58:	d902      	bls.n	8000e60 <NVIC_EncodePriority+0x30>
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3b03      	subs	r3, #3
 8000e5e:	e000      	b.n	8000e62 <NVIC_EncodePriority+0x32>
 8000e60:	2300      	movs	r3, #0
 8000e62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e68:	69bb      	ldr	r3, [r7, #24]
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	43da      	mvns	r2, r3
 8000e70:	68bb      	ldr	r3, [r7, #8]
 8000e72:	401a      	ands	r2, r3
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e78:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e82:	43d9      	mvns	r1, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e88:	4313      	orrs	r3, r2
         );
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3724      	adds	r7, #36	; 0x24
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr

08000e96 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ff4c 	bl	8000d3c <__NVIC_SetPriorityGrouping>
}
 8000ea4:	bf00      	nop
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
 8000eb8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ebe:	f7ff ff61 	bl	8000d84 <__NVIC_GetPriorityGrouping>
 8000ec2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	68b9      	ldr	r1, [r7, #8]
 8000ec8:	6978      	ldr	r0, [r7, #20]
 8000eca:	f7ff ffb1 	bl	8000e30 <NVIC_EncodePriority>
 8000ece:	4602      	mov	r2, r0
 8000ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff ff80 	bl	8000ddc <__NVIC_SetPriority>
}
 8000edc:	bf00      	nop
 8000ede:	3718      	adds	r7, #24
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f7ff ff54 	bl	8000da0 <__NVIC_EnableIRQ>
}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b089      	sub	sp, #36	; 0x24
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f12:	2300      	movs	r3, #0
 8000f14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f16:	2300      	movs	r3, #0
 8000f18:	61fb      	str	r3, [r7, #28]
 8000f1a:	e159      	b.n	80011d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	697a      	ldr	r2, [r7, #20]
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f30:	693a      	ldr	r2, [r7, #16]
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	f040 8148 	bne.w	80011ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 0303 	and.w	r3, r3, #3
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d005      	beq.n	8000f52 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f4e:	2b02      	cmp	r3, #2
 8000f50:	d130      	bne.n	8000fb4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	2203      	movs	r2, #3
 8000f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f62:	43db      	mvns	r3, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4013      	ands	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	68da      	ldr	r2, [r3, #12]
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	69ba      	ldr	r2, [r7, #24]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	69ba      	ldr	r2, [r7, #24]
 8000f80:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f88:	2201      	movs	r2, #1
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	43db      	mvns	r3, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4013      	ands	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	091b      	lsrs	r3, r3, #4
 8000f9e:	f003 0201 	and.w	r2, r3, #1
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f003 0303 	and.w	r3, r3, #3
 8000fbc:	2b03      	cmp	r3, #3
 8000fbe:	d017      	beq.n	8000ff0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	68db      	ldr	r3, [r3, #12]
 8000fc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	2203      	movs	r2, #3
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	689a      	ldr	r2, [r3, #8]
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	005b      	lsls	r3, r3, #1
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0303 	and.w	r3, r3, #3
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d123      	bne.n	8001044 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	08da      	lsrs	r2, r3, #3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3208      	adds	r2, #8
 8001004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001008:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	f003 0307 	and.w	r3, r3, #7
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	220f      	movs	r2, #15
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4013      	ands	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	691a      	ldr	r2, [r3, #16]
 8001024:	69fb      	ldr	r3, [r7, #28]
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001036:	69fb      	ldr	r3, [r7, #28]
 8001038:	08da      	lsrs	r2, r3, #3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	3208      	adds	r2, #8
 800103e:	69b9      	ldr	r1, [r7, #24]
 8001040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	2203      	movs	r2, #3
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	43db      	mvns	r3, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4013      	ands	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800105c:	683b      	ldr	r3, [r7, #0]
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	f003 0203 	and.w	r2, r3, #3
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	69ba      	ldr	r2, [r7, #24]
 800106e:	4313      	orrs	r3, r2
 8001070:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001080:	2b00      	cmp	r3, #0
 8001082:	f000 80a2 	beq.w	80011ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
 800108a:	4b57      	ldr	r3, [pc, #348]	; (80011e8 <HAL_GPIO_Init+0x2e8>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108e:	4a56      	ldr	r2, [pc, #344]	; (80011e8 <HAL_GPIO_Init+0x2e8>)
 8001090:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001094:	6453      	str	r3, [r2, #68]	; 0x44
 8001096:	4b54      	ldr	r3, [pc, #336]	; (80011e8 <HAL_GPIO_Init+0x2e8>)
 8001098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800109a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010a2:	4a52      	ldr	r2, [pc, #328]	; (80011ec <HAL_GPIO_Init+0x2ec>)
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	089b      	lsrs	r3, r3, #2
 80010a8:	3302      	adds	r3, #2
 80010aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	f003 0303 	and.w	r3, r3, #3
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	220f      	movs	r2, #15
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43db      	mvns	r3, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4013      	ands	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a49      	ldr	r2, [pc, #292]	; (80011f0 <HAL_GPIO_Init+0x2f0>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d019      	beq.n	8001102 <HAL_GPIO_Init+0x202>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a48      	ldr	r2, [pc, #288]	; (80011f4 <HAL_GPIO_Init+0x2f4>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d013      	beq.n	80010fe <HAL_GPIO_Init+0x1fe>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a47      	ldr	r2, [pc, #284]	; (80011f8 <HAL_GPIO_Init+0x2f8>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d00d      	beq.n	80010fa <HAL_GPIO_Init+0x1fa>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a46      	ldr	r2, [pc, #280]	; (80011fc <HAL_GPIO_Init+0x2fc>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d007      	beq.n	80010f6 <HAL_GPIO_Init+0x1f6>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a45      	ldr	r2, [pc, #276]	; (8001200 <HAL_GPIO_Init+0x300>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d101      	bne.n	80010f2 <HAL_GPIO_Init+0x1f2>
 80010ee:	2304      	movs	r3, #4
 80010f0:	e008      	b.n	8001104 <HAL_GPIO_Init+0x204>
 80010f2:	2307      	movs	r3, #7
 80010f4:	e006      	b.n	8001104 <HAL_GPIO_Init+0x204>
 80010f6:	2303      	movs	r3, #3
 80010f8:	e004      	b.n	8001104 <HAL_GPIO_Init+0x204>
 80010fa:	2302      	movs	r3, #2
 80010fc:	e002      	b.n	8001104 <HAL_GPIO_Init+0x204>
 80010fe:	2301      	movs	r3, #1
 8001100:	e000      	b.n	8001104 <HAL_GPIO_Init+0x204>
 8001102:	2300      	movs	r3, #0
 8001104:	69fa      	ldr	r2, [r7, #28]
 8001106:	f002 0203 	and.w	r2, r2, #3
 800110a:	0092      	lsls	r2, r2, #2
 800110c:	4093      	lsls	r3, r2
 800110e:	69ba      	ldr	r2, [r7, #24]
 8001110:	4313      	orrs	r3, r2
 8001112:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001114:	4935      	ldr	r1, [pc, #212]	; (80011ec <HAL_GPIO_Init+0x2ec>)
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	089b      	lsrs	r3, r3, #2
 800111a:	3302      	adds	r3, #2
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001122:	4b38      	ldr	r3, [pc, #224]	; (8001204 <HAL_GPIO_Init+0x304>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	4313      	orrs	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001146:	4a2f      	ldr	r2, [pc, #188]	; (8001204 <HAL_GPIO_Init+0x304>)
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800114c:	4b2d      	ldr	r3, [pc, #180]	; (8001204 <HAL_GPIO_Init+0x304>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	43db      	mvns	r3, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4013      	ands	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4313      	orrs	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001170:	4a24      	ldr	r2, [pc, #144]	; (8001204 <HAL_GPIO_Init+0x304>)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001176:	4b23      	ldr	r3, [pc, #140]	; (8001204 <HAL_GPIO_Init+0x304>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	43db      	mvns	r3, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4013      	ands	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d003      	beq.n	800119a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800119a:	4a1a      	ldr	r2, [pc, #104]	; (8001204 <HAL_GPIO_Init+0x304>)
 800119c:	69bb      	ldr	r3, [r7, #24]
 800119e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011a0:	4b18      	ldr	r3, [pc, #96]	; (8001204 <HAL_GPIO_Init+0x304>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	4013      	ands	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d003      	beq.n	80011c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011c4:	4a0f      	ldr	r2, [pc, #60]	; (8001204 <HAL_GPIO_Init+0x304>)
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	3301      	adds	r3, #1
 80011ce:	61fb      	str	r3, [r7, #28]
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	2b0f      	cmp	r3, #15
 80011d4:	f67f aea2 	bls.w	8000f1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011d8:	bf00      	nop
 80011da:	bf00      	nop
 80011dc:	3724      	adds	r7, #36	; 0x24
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	40023800 	.word	0x40023800
 80011ec:	40013800 	.word	0x40013800
 80011f0:	40020000 	.word	0x40020000
 80011f4:	40020400 	.word	0x40020400
 80011f8:	40020800 	.word	0x40020800
 80011fc:	40020c00 	.word	0x40020c00
 8001200:	40021000 	.word	0x40021000
 8001204:	40013c00 	.word	0x40013c00

08001208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	460b      	mov	r3, r1
 8001212:	807b      	strh	r3, [r7, #2]
 8001214:	4613      	mov	r3, r2
 8001216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001218:	787b      	ldrb	r3, [r7, #1]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800121e:	887a      	ldrh	r2, [r7, #2]
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001224:	e003      	b.n	800122e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001226:	887b      	ldrh	r3, [r7, #2]
 8001228:	041a      	lsls	r2, r3, #16
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	619a      	str	r2, [r3, #24]
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800123a:	b480      	push	{r7}
 800123c:	b085      	sub	sp, #20
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
 8001242:	460b      	mov	r3, r1
 8001244:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	695b      	ldr	r3, [r3, #20]
 800124a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800124c:	887a      	ldrh	r2, [r7, #2]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	4013      	ands	r3, r2
 8001252:	041a      	lsls	r2, r3, #16
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	43d9      	mvns	r1, r3
 8001258:	887b      	ldrh	r3, [r7, #2]
 800125a:	400b      	ands	r3, r1
 800125c:	431a      	orrs	r2, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	619a      	str	r2, [r3, #24]
}
 8001262:	bf00      	nop
 8001264:	3714      	adds	r7, #20
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800127a:	4b08      	ldr	r3, [pc, #32]	; (800129c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800127c:	695a      	ldr	r2, [r3, #20]
 800127e:	88fb      	ldrh	r3, [r7, #6]
 8001280:	4013      	ands	r3, r2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d006      	beq.n	8001294 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001286:	4a05      	ldr	r2, [pc, #20]	; (800129c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800128c:	88fb      	ldrh	r3, [r7, #6]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff f9a4 	bl	80005dc <HAL_GPIO_EXTI_Callback>
  }
}
 8001294:	bf00      	nop
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	40013c00 	.word	0x40013c00

080012a0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80012a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a2:	b08f      	sub	sp, #60	; 0x3c
 80012a4:	af0a      	add	r7, sp, #40	; 0x28
 80012a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d101      	bne.n	80012b2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e10f      	b.n	80014d2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d106      	bne.n	80012d2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f007 ff4b 	bl	8009168 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2203      	movs	r2, #3
 80012d6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d102      	bne.n	80012ec <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f002 f964 	bl	80035be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	603b      	str	r3, [r7, #0]
 80012fc:	687e      	ldr	r6, [r7, #4]
 80012fe:	466d      	mov	r5, sp
 8001300:	f106 0410 	add.w	r4, r6, #16
 8001304:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001306:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001308:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800130a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800130c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001310:	e885 0003 	stmia.w	r5, {r0, r1}
 8001314:	1d33      	adds	r3, r6, #4
 8001316:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001318:	6838      	ldr	r0, [r7, #0]
 800131a:	f002 f83b 	bl	8003394 <USB_CoreInit>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d005      	beq.n	8001330 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2202      	movs	r2, #2
 8001328:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800132c:	2301      	movs	r3, #1
 800132e:	e0d0      	b.n	80014d2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2100      	movs	r1, #0
 8001336:	4618      	mov	r0, r3
 8001338:	f002 f952 	bl	80035e0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800133c:	2300      	movs	r3, #0
 800133e:	73fb      	strb	r3, [r7, #15]
 8001340:	e04a      	b.n	80013d8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001342:	7bfa      	ldrb	r2, [r7, #15]
 8001344:	6879      	ldr	r1, [r7, #4]
 8001346:	4613      	mov	r3, r2
 8001348:	00db      	lsls	r3, r3, #3
 800134a:	1a9b      	subs	r3, r3, r2
 800134c:	009b      	lsls	r3, r3, #2
 800134e:	440b      	add	r3, r1
 8001350:	333d      	adds	r3, #61	; 0x3d
 8001352:	2201      	movs	r2, #1
 8001354:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001356:	7bfa      	ldrb	r2, [r7, #15]
 8001358:	6879      	ldr	r1, [r7, #4]
 800135a:	4613      	mov	r3, r2
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	1a9b      	subs	r3, r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	440b      	add	r3, r1
 8001364:	333c      	adds	r3, #60	; 0x3c
 8001366:	7bfa      	ldrb	r2, [r7, #15]
 8001368:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800136a:	7bfa      	ldrb	r2, [r7, #15]
 800136c:	7bfb      	ldrb	r3, [r7, #15]
 800136e:	b298      	uxth	r0, r3
 8001370:	6879      	ldr	r1, [r7, #4]
 8001372:	4613      	mov	r3, r2
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	1a9b      	subs	r3, r3, r2
 8001378:	009b      	lsls	r3, r3, #2
 800137a:	440b      	add	r3, r1
 800137c:	3342      	adds	r3, #66	; 0x42
 800137e:	4602      	mov	r2, r0
 8001380:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001382:	7bfa      	ldrb	r2, [r7, #15]
 8001384:	6879      	ldr	r1, [r7, #4]
 8001386:	4613      	mov	r3, r2
 8001388:	00db      	lsls	r3, r3, #3
 800138a:	1a9b      	subs	r3, r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	440b      	add	r3, r1
 8001390:	333f      	adds	r3, #63	; 0x3f
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001396:	7bfa      	ldrb	r2, [r7, #15]
 8001398:	6879      	ldr	r1, [r7, #4]
 800139a:	4613      	mov	r3, r2
 800139c:	00db      	lsls	r3, r3, #3
 800139e:	1a9b      	subs	r3, r3, r2
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	440b      	add	r3, r1
 80013a4:	3344      	adds	r3, #68	; 0x44
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80013aa:	7bfa      	ldrb	r2, [r7, #15]
 80013ac:	6879      	ldr	r1, [r7, #4]
 80013ae:	4613      	mov	r3, r2
 80013b0:	00db      	lsls	r3, r3, #3
 80013b2:	1a9b      	subs	r3, r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	3348      	adds	r3, #72	; 0x48
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80013be:	7bfa      	ldrb	r2, [r7, #15]
 80013c0:	6879      	ldr	r1, [r7, #4]
 80013c2:	4613      	mov	r3, r2
 80013c4:	00db      	lsls	r3, r3, #3
 80013c6:	1a9b      	subs	r3, r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	440b      	add	r3, r1
 80013cc:	3350      	adds	r3, #80	; 0x50
 80013ce:	2200      	movs	r2, #0
 80013d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	3301      	adds	r3, #1
 80013d6:	73fb      	strb	r3, [r7, #15]
 80013d8:	7bfa      	ldrb	r2, [r7, #15]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	429a      	cmp	r2, r3
 80013e0:	d3af      	bcc.n	8001342 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013e2:	2300      	movs	r3, #0
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e044      	b.n	8001472 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80013e8:	7bfa      	ldrb	r2, [r7, #15]
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	4613      	mov	r3, r2
 80013ee:	00db      	lsls	r3, r3, #3
 80013f0:	1a9b      	subs	r3, r3, r2
 80013f2:	009b      	lsls	r3, r3, #2
 80013f4:	440b      	add	r3, r1
 80013f6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80013fa:	2200      	movs	r2, #0
 80013fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80013fe:	7bfa      	ldrb	r2, [r7, #15]
 8001400:	6879      	ldr	r1, [r7, #4]
 8001402:	4613      	mov	r3, r2
 8001404:	00db      	lsls	r3, r3, #3
 8001406:	1a9b      	subs	r3, r3, r2
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	440b      	add	r3, r1
 800140c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001410:	7bfa      	ldrb	r2, [r7, #15]
 8001412:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001414:	7bfa      	ldrb	r2, [r7, #15]
 8001416:	6879      	ldr	r1, [r7, #4]
 8001418:	4613      	mov	r3, r2
 800141a:	00db      	lsls	r3, r3, #3
 800141c:	1a9b      	subs	r3, r3, r2
 800141e:	009b      	lsls	r3, r3, #2
 8001420:	440b      	add	r3, r1
 8001422:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001426:	2200      	movs	r2, #0
 8001428:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800142a:	7bfa      	ldrb	r2, [r7, #15]
 800142c:	6879      	ldr	r1, [r7, #4]
 800142e:	4613      	mov	r3, r2
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	1a9b      	subs	r3, r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	440b      	add	r3, r1
 8001438:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001440:	7bfa      	ldrb	r2, [r7, #15]
 8001442:	6879      	ldr	r1, [r7, #4]
 8001444:	4613      	mov	r3, r2
 8001446:	00db      	lsls	r3, r3, #3
 8001448:	1a9b      	subs	r3, r3, r2
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	440b      	add	r3, r1
 800144e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001456:	7bfa      	ldrb	r2, [r7, #15]
 8001458:	6879      	ldr	r1, [r7, #4]
 800145a:	4613      	mov	r3, r2
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	1a9b      	subs	r3, r3, r2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	440b      	add	r3, r1
 8001464:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	3301      	adds	r3, #1
 8001470:	73fb      	strb	r3, [r7, #15]
 8001472:	7bfa      	ldrb	r2, [r7, #15]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	429a      	cmp	r2, r3
 800147a:	d3b5      	bcc.n	80013e8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	687e      	ldr	r6, [r7, #4]
 8001484:	466d      	mov	r5, sp
 8001486:	f106 0410 	add.w	r4, r6, #16
 800148a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800148c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800148e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001490:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001492:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001496:	e885 0003 	stmia.w	r5, {r0, r1}
 800149a:	1d33      	adds	r3, r6, #4
 800149c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800149e:	6838      	ldr	r0, [r7, #0]
 80014a0:	f002 f8ea 	bl	8003678 <USB_DevInit>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d005      	beq.n	80014b6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2202      	movs	r2, #2
 80014ae:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e00d      	b.n	80014d2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	2201      	movs	r2, #1
 80014c2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f003 f966 	bl	800479c <USB_DevDisconnect>

  return HAL_OK;
 80014d0:	2300      	movs	r3, #0
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014da <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b084      	sub	sp, #16
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d101      	bne.n	80014f6 <HAL_PCD_Start+0x1c>
 80014f2:	2302      	movs	r3, #2
 80014f4:	e020      	b.n	8001538 <HAL_PCD_Start+0x5e>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2201      	movs	r2, #1
 80014fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001502:	2b01      	cmp	r3, #1
 8001504:	d109      	bne.n	800151a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800150a:	2b01      	cmp	r3, #1
 800150c:	d005      	beq.n	800151a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001512:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f002 f83c 	bl	800359c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f003 f916 	bl	800475a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001536:	2300      	movs	r3, #0
}
 8001538:	4618      	mov	r0, r3
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}

08001540 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001540:	b590      	push	{r4, r7, lr}
 8001542:	b08d      	sub	sp, #52	; 0x34
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800154e:	6a3b      	ldr	r3, [r7, #32]
 8001550:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4618      	mov	r0, r3
 8001558:	f003 f9d4 	bl	8004904 <USB_GetMode>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	f040 839d 	bne.w	8001c9e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4618      	mov	r0, r3
 800156a:	f003 f938 	bl	80047de <USB_ReadInterrupts>
 800156e:	4603      	mov	r3, r0
 8001570:	2b00      	cmp	r3, #0
 8001572:	f000 8393 	beq.w	8001c9c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f003 f92f 	bl	80047de <USB_ReadInterrupts>
 8001580:	4603      	mov	r3, r0
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b02      	cmp	r3, #2
 8001588:	d107      	bne.n	800159a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	695a      	ldr	r2, [r3, #20]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f002 0202 	and.w	r2, r2, #2
 8001598:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f003 f91d 	bl	80047de <USB_ReadInterrupts>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f003 0310 	and.w	r3, r3, #16
 80015aa:	2b10      	cmp	r3, #16
 80015ac:	d161      	bne.n	8001672 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	699a      	ldr	r2, [r3, #24]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f022 0210 	bic.w	r2, r2, #16
 80015bc:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80015be:	6a3b      	ldr	r3, [r7, #32]
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	f003 020f 	and.w	r2, r3, #15
 80015ca:	4613      	mov	r3, r2
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	1a9b      	subs	r3, r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	4413      	add	r3, r2
 80015da:	3304      	adds	r3, #4
 80015dc:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	0c5b      	lsrs	r3, r3, #17
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d124      	bne.n	8001634 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80015ea:	69ba      	ldr	r2, [r7, #24]
 80015ec:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80015f0:	4013      	ands	r3, r2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d035      	beq.n	8001662 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001600:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001604:	b29b      	uxth	r3, r3
 8001606:	461a      	mov	r2, r3
 8001608:	6a38      	ldr	r0, [r7, #32]
 800160a:	f002 ff54 	bl	80044b6 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800160e:	697b      	ldr	r3, [r7, #20]
 8001610:	68da      	ldr	r2, [r3, #12]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	091b      	lsrs	r3, r3, #4
 8001616:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800161a:	441a      	add	r2, r3
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	699a      	ldr	r2, [r3, #24]
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	091b      	lsrs	r3, r3, #4
 8001628:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800162c:	441a      	add	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	619a      	str	r2, [r3, #24]
 8001632:	e016      	b.n	8001662 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	0c5b      	lsrs	r3, r3, #17
 8001638:	f003 030f 	and.w	r3, r3, #15
 800163c:	2b06      	cmp	r3, #6
 800163e:	d110      	bne.n	8001662 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001646:	2208      	movs	r2, #8
 8001648:	4619      	mov	r1, r3
 800164a:	6a38      	ldr	r0, [r7, #32]
 800164c:	f002 ff33 	bl	80044b6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	699a      	ldr	r2, [r3, #24]
 8001654:	69bb      	ldr	r3, [r7, #24]
 8001656:	091b      	lsrs	r3, r3, #4
 8001658:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800165c:	441a      	add	r2, r3
 800165e:	697b      	ldr	r3, [r7, #20]
 8001660:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	699a      	ldr	r2, [r3, #24]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f042 0210 	orr.w	r2, r2, #16
 8001670:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4618      	mov	r0, r3
 8001678:	f003 f8b1 	bl	80047de <USB_ReadInterrupts>
 800167c:	4603      	mov	r3, r0
 800167e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001682:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001686:	d16e      	bne.n	8001766 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001688:	2300      	movs	r3, #0
 800168a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4618      	mov	r0, r3
 8001692:	f003 f8b7 	bl	8004804 <USB_ReadDevAllOutEpInterrupt>
 8001696:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001698:	e062      	b.n	8001760 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800169a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800169c:	f003 0301 	and.w	r3, r3, #1
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d057      	beq.n	8001754 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016aa:	b2d2      	uxtb	r2, r2
 80016ac:	4611      	mov	r1, r2
 80016ae:	4618      	mov	r0, r3
 80016b0:	f003 f8dc 	bl	800486c <USB_ReadDevOutEPInterrupt>
 80016b4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	f003 0301 	and.w	r3, r3, #1
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d00c      	beq.n	80016da <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80016c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c2:	015a      	lsls	r2, r3, #5
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	4413      	add	r3, r2
 80016c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80016cc:	461a      	mov	r2, r3
 80016ce:	2301      	movs	r3, #1
 80016d0:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80016d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 fdb1 	bl	800223c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	f003 0308 	and.w	r3, r3, #8
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d00c      	beq.n	80016fe <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80016e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e6:	015a      	lsls	r2, r3, #5
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	4413      	add	r3, r2
 80016ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80016f0:	461a      	mov	r2, r3
 80016f2:	2308      	movs	r3, #8
 80016f4:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80016f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f000 feab 	bl	8002454 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	f003 0310 	and.w	r3, r3, #16
 8001704:	2b00      	cmp	r3, #0
 8001706:	d008      	beq.n	800171a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170a:	015a      	lsls	r2, r3, #5
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	4413      	add	r3, r2
 8001710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001714:	461a      	mov	r2, r3
 8001716:	2310      	movs	r3, #16
 8001718:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	f003 0320 	and.w	r3, r3, #32
 8001720:	2b00      	cmp	r3, #0
 8001722:	d008      	beq.n	8001736 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001726:	015a      	lsls	r2, r3, #5
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	4413      	add	r3, r2
 800172c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001730:	461a      	mov	r2, r3
 8001732:	2320      	movs	r3, #32
 8001734:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d009      	beq.n	8001754 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001742:	015a      	lsls	r2, r3, #5
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	4413      	add	r3, r2
 8001748:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800174c:	461a      	mov	r2, r3
 800174e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001752:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001756:	3301      	adds	r3, #1
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800175a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800175c:	085b      	lsrs	r3, r3, #1
 800175e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001762:	2b00      	cmp	r3, #0
 8001764:	d199      	bne.n	800169a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4618      	mov	r0, r3
 800176c:	f003 f837 	bl	80047de <USB_ReadInterrupts>
 8001770:	4603      	mov	r3, r0
 8001772:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001776:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800177a:	f040 80c0 	bne.w	80018fe <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4618      	mov	r0, r3
 8001784:	f003 f858 	bl	8004838 <USB_ReadDevAllInEpInterrupt>
 8001788:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800178a:	2300      	movs	r3, #0
 800178c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800178e:	e0b2      	b.n	80018f6 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 80a7 	beq.w	80018ea <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	4611      	mov	r1, r2
 80017a6:	4618      	mov	r0, r3
 80017a8:	f003 f87e 	bl	80048a8 <USB_ReadDevInEPInterrupt>
 80017ac:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	f003 0301 	and.w	r3, r3, #1
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d057      	beq.n	8001868 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80017b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ba:	f003 030f 	and.w	r3, r3, #15
 80017be:	2201      	movs	r2, #1
 80017c0:	fa02 f303 	lsl.w	r3, r2, r3
 80017c4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69f9      	ldr	r1, [r7, #28]
 80017d4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80017d8:	4013      	ands	r3, r2
 80017da:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80017dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017de:	015a      	lsls	r2, r3, #5
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	4413      	add	r3, r2
 80017e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80017e8:	461a      	mov	r2, r3
 80017ea:	2301      	movs	r3, #1
 80017ec:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d132      	bne.n	800185c <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80017f6:	6879      	ldr	r1, [r7, #4]
 80017f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017fa:	4613      	mov	r3, r2
 80017fc:	00db      	lsls	r3, r3, #3
 80017fe:	1a9b      	subs	r3, r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	440b      	add	r3, r1
 8001804:	3348      	adds	r3, #72	; 0x48
 8001806:	6819      	ldr	r1, [r3, #0]
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800180c:	4613      	mov	r3, r2
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	1a9b      	subs	r3, r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4403      	add	r3, r0
 8001816:	3344      	adds	r3, #68	; 0x44
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4419      	add	r1, r3
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001820:	4613      	mov	r3, r2
 8001822:	00db      	lsls	r3, r3, #3
 8001824:	1a9b      	subs	r3, r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4403      	add	r3, r0
 800182a:	3348      	adds	r3, #72	; 0x48
 800182c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800182e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001830:	2b00      	cmp	r3, #0
 8001832:	d113      	bne.n	800185c <HAL_PCD_IRQHandler+0x31c>
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001838:	4613      	mov	r3, r2
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	1a9b      	subs	r3, r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	440b      	add	r3, r1
 8001842:	3350      	adds	r3, #80	; 0x50
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d108      	bne.n	800185c <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6818      	ldr	r0, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001854:	461a      	mov	r2, r3
 8001856:	2101      	movs	r1, #1
 8001858:	f003 f886 	bl	8004968 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800185c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185e:	b2db      	uxtb	r3, r3
 8001860:	4619      	mov	r1, r3
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f007 fd01 	bl	800926a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	f003 0308 	and.w	r3, r3, #8
 800186e:	2b00      	cmp	r3, #0
 8001870:	d008      	beq.n	8001884 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	015a      	lsls	r2, r3, #5
 8001876:	69fb      	ldr	r3, [r7, #28]
 8001878:	4413      	add	r3, r2
 800187a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800187e:	461a      	mov	r2, r3
 8001880:	2308      	movs	r3, #8
 8001882:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	f003 0310 	and.w	r3, r3, #16
 800188a:	2b00      	cmp	r3, #0
 800188c:	d008      	beq.n	80018a0 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	015a      	lsls	r2, r3, #5
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	4413      	add	r3, r2
 8001896:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800189a:	461a      	mov	r2, r3
 800189c:	2310      	movs	r3, #16
 800189e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d008      	beq.n	80018bc <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80018aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ac:	015a      	lsls	r2, r3, #5
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	4413      	add	r3, r2
 80018b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80018b6:	461a      	mov	r2, r3
 80018b8:	2340      	movs	r3, #64	; 0x40
 80018ba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d008      	beq.n	80018d8 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	015a      	lsls	r2, r3, #5
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	4413      	add	r3, r2
 80018ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80018d2:	461a      	mov	r2, r3
 80018d4:	2302      	movs	r3, #2
 80018d6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d003      	beq.n	80018ea <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80018e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018e4:	6878      	ldr	r0, [r7, #4]
 80018e6:	f000 fc1b 	bl	8002120 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80018ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018ec:	3301      	adds	r3, #1
 80018ee:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80018f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f2:	085b      	lsrs	r3, r3, #1
 80018f4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80018f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f47f af49 	bne.w	8001790 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f002 ff6b 	bl	80047de <USB_ReadInterrupts>
 8001908:	4603      	mov	r3, r0
 800190a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800190e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001912:	d122      	bne.n	800195a <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	69fa      	ldr	r2, [r7, #28]
 800191e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001922:	f023 0301 	bic.w	r3, r3, #1
 8001926:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800192e:	2b01      	cmp	r3, #1
 8001930:	d108      	bne.n	8001944 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2200      	movs	r2, #0
 8001936:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800193a:	2100      	movs	r1, #0
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f000 fe27 	bl	8002590 <HAL_PCDEx_LPM_Callback>
 8001942:	e002      	b.n	800194a <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f007 fcfd 	bl	8009344 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	695a      	ldr	r2, [r3, #20]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001958:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f002 ff3d 	bl	80047de <USB_ReadInterrupts>
 8001964:	4603      	mov	r3, r0
 8001966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800196a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800196e:	d112      	bne.n	8001996 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001970:	69fb      	ldr	r3, [r7, #28]
 8001972:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b01      	cmp	r3, #1
 800197e:	d102      	bne.n	8001986 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f007 fcb9 	bl	80092f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	695a      	ldr	r2, [r3, #20]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001994:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f002 ff1f 	bl	80047de <USB_ReadInterrupts>
 80019a0:	4603      	mov	r3, r0
 80019a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019aa:	f040 80c7 	bne.w	8001b3c <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	69fa      	ldr	r2, [r7, #28]
 80019b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019bc:	f023 0301 	bic.w	r3, r3, #1
 80019c0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	2110      	movs	r1, #16
 80019c8:	4618      	mov	r0, r3
 80019ca:	f001 ffb9 	bl	8003940 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019ce:	2300      	movs	r3, #0
 80019d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019d2:	e056      	b.n	8001a82 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80019d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019d6:	015a      	lsls	r2, r3, #5
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	4413      	add	r3, r2
 80019dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80019e0:	461a      	mov	r2, r3
 80019e2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80019e6:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80019e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ea:	015a      	lsls	r2, r3, #5
 80019ec:	69fb      	ldr	r3, [r7, #28]
 80019ee:	4413      	add	r3, r2
 80019f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019f8:	0151      	lsls	r1, r2, #5
 80019fa:	69fa      	ldr	r2, [r7, #28]
 80019fc:	440a      	add	r2, r1
 80019fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001a02:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001a06:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a0a:	015a      	lsls	r2, r3, #5
 8001a0c:	69fb      	ldr	r3, [r7, #28]
 8001a0e:	4413      	add	r3, r2
 8001a10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a18:	0151      	lsls	r1, r2, #5
 8001a1a:	69fa      	ldr	r2, [r7, #28]
 8001a1c:	440a      	add	r2, r1
 8001a1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001a22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001a26:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001a28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a2a:	015a      	lsls	r2, r3, #5
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	4413      	add	r3, r2
 8001a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001a34:	461a      	mov	r2, r3
 8001a36:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001a3a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a3e:	015a      	lsls	r2, r3, #5
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	4413      	add	r3, r2
 8001a44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a4c:	0151      	lsls	r1, r2, #5
 8001a4e:	69fa      	ldr	r2, [r7, #28]
 8001a50:	440a      	add	r2, r1
 8001a52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001a56:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001a5a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001a5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a5e:	015a      	lsls	r2, r3, #5
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	4413      	add	r3, r2
 8001a64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a6c:	0151      	lsls	r1, r2, #5
 8001a6e:	69fa      	ldr	r2, [r7, #28]
 8001a70:	440a      	add	r2, r1
 8001a72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001a76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001a7a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a7e:	3301      	adds	r3, #1
 8001a80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d3a3      	bcc.n	80019d4 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a92:	69db      	ldr	r3, [r3, #28]
 8001a94:	69fa      	ldr	r2, [r7, #28]
 8001a96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001a9a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001a9e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d016      	beq.n	8001ad6 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001aa8:	69fb      	ldr	r3, [r7, #28]
 8001aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001aae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001ab2:	69fa      	ldr	r2, [r7, #28]
 8001ab4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ab8:	f043 030b 	orr.w	r3, r3, #11
 8001abc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac8:	69fa      	ldr	r2, [r7, #28]
 8001aca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ace:	f043 030b 	orr.w	r3, r3, #11
 8001ad2:	6453      	str	r3, [r2, #68]	; 0x44
 8001ad4:	e015      	b.n	8001b02 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001adc:	695b      	ldr	r3, [r3, #20]
 8001ade:	69fa      	ldr	r2, [r7, #28]
 8001ae0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ae4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001ae8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001aec:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	69fa      	ldr	r2, [r7, #28]
 8001af8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001afc:	f043 030b 	orr.w	r3, r3, #11
 8001b00:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	69fa      	ldr	r2, [r7, #28]
 8001b0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001b10:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001b14:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6818      	ldr	r0, [r3, #0]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001b26:	461a      	mov	r2, r3
 8001b28:	f002 ff1e 	bl	8004968 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	695a      	ldr	r2, [r3, #20]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001b3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f002 fe4c 	bl	80047de <USB_ReadInterrupts>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b50:	d124      	bne.n	8001b9c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f002 fee2 	bl	8004920 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f001 ff4a 	bl	80039fa <USB_GetDevSpeed>
 8001b66:	4603      	mov	r3, r0
 8001b68:	461a      	mov	r2, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681c      	ldr	r4, [r3, #0]
 8001b72:	f001 f93d 	bl	8002df0 <HAL_RCC_GetHCLKFreq>
 8001b76:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	461a      	mov	r2, r3
 8001b80:	4620      	mov	r0, r4
 8001b82:	f001 fc69 	bl	8003458 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f007 fb97 	bl	80092ba <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	695a      	ldr	r2, [r3, #20]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001b9a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f002 fe1c 	bl	80047de <USB_ReadInterrupts>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	2b08      	cmp	r3, #8
 8001bae:	d10a      	bne.n	8001bc6 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f007 fb74 	bl	800929e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	695a      	ldr	r2, [r3, #20]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f002 0208 	and.w	r2, r2, #8
 8001bc4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f002 fe07 	bl	80047de <USB_ReadInterrupts>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001bda:	d10f      	bne.n	8001bfc <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	4619      	mov	r1, r3
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f007 fbcc 	bl	8009384 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	695a      	ldr	r2, [r3, #20]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001bfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f002 fdec 	bl	80047de <USB_ReadInterrupts>
 8001c06:	4603      	mov	r3, r0
 8001c08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c0c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001c10:	d10f      	bne.n	8001c32 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001c12:	2300      	movs	r3, #0
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f007 fb9f 	bl	8009360 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	695a      	ldr	r2, [r3, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001c30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4618      	mov	r0, r3
 8001c38:	f002 fdd1 	bl	80047de <USB_ReadInterrupts>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001c42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c46:	d10a      	bne.n	8001c5e <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f007 fbad 	bl	80093a8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	695a      	ldr	r2, [r3, #20]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001c5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f002 fdbb 	bl	80047de <USB_ReadInterrupts>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f003 0304 	and.w	r3, r3, #4
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	d115      	bne.n	8001c9e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001c7a:	69bb      	ldr	r3, [r7, #24]
 8001c7c:	f003 0304 	and.w	r3, r3, #4
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d002      	beq.n	8001c8a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f007 fb9d 	bl	80093c4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6859      	ldr	r1, [r3, #4]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	69ba      	ldr	r2, [r7, #24]
 8001c96:	430a      	orrs	r2, r1
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	e000      	b.n	8001c9e <HAL_PCD_IRQHandler+0x75e>
      return;
 8001c9c:	bf00      	nop
    }
  }
}
 8001c9e:	3734      	adds	r7, #52	; 0x34
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd90      	pop	{r4, r7, pc}

08001ca4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001cb6:	2b01      	cmp	r3, #1
 8001cb8:	d101      	bne.n	8001cbe <HAL_PCD_SetAddress+0x1a>
 8001cba:	2302      	movs	r3, #2
 8001cbc:	e013      	b.n	8001ce6 <HAL_PCD_SetAddress+0x42>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	78fa      	ldrb	r2, [r7, #3]
 8001cd4:	4611      	mov	r1, r2
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f002 fd19 	bl	800470e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b084      	sub	sp, #16
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	4608      	mov	r0, r1
 8001cf8:	4611      	mov	r1, r2
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	70fb      	strb	r3, [r7, #3]
 8001d00:	460b      	mov	r3, r1
 8001d02:	803b      	strh	r3, [r7, #0]
 8001d04:	4613      	mov	r3, r2
 8001d06:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001d0c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	da0f      	bge.n	8001d34 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001d14:	78fb      	ldrb	r3, [r7, #3]
 8001d16:	f003 020f 	and.w	r2, r3, #15
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	1a9b      	subs	r3, r3, r2
 8001d20:	009b      	lsls	r3, r3, #2
 8001d22:	3338      	adds	r3, #56	; 0x38
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	4413      	add	r3, r2
 8001d28:	3304      	adds	r3, #4
 8001d2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	705a      	strb	r2, [r3, #1]
 8001d32:	e00f      	b.n	8001d54 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d34:	78fb      	ldrb	r3, [r7, #3]
 8001d36:	f003 020f 	and.w	r2, r3, #15
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	1a9b      	subs	r3, r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	4413      	add	r3, r2
 8001d4a:	3304      	adds	r3, #4
 8001d4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2200      	movs	r2, #0
 8001d52:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001d54:	78fb      	ldrb	r3, [r7, #3]
 8001d56:	f003 030f 	and.w	r3, r3, #15
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001d60:	883a      	ldrh	r2, [r7, #0]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	78ba      	ldrb	r2, [r7, #2]
 8001d6a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	785b      	ldrb	r3, [r3, #1]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d004      	beq.n	8001d7e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001d7e:	78bb      	ldrb	r3, [r7, #2]
 8001d80:	2b02      	cmp	r3, #2
 8001d82:	d102      	bne.n	8001d8a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2200      	movs	r2, #0
 8001d88:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d101      	bne.n	8001d98 <HAL_PCD_EP_Open+0xaa>
 8001d94:	2302      	movs	r3, #2
 8001d96:	e00e      	b.n	8001db6 <HAL_PCD_EP_Open+0xc8>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	68f9      	ldr	r1, [r7, #12]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f001 fe4c 	bl	8003a44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001db4:	7afb      	ldrb	r3, [r7, #11]
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	b084      	sub	sp, #16
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001dca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	da0f      	bge.n	8001df2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dd2:	78fb      	ldrb	r3, [r7, #3]
 8001dd4:	f003 020f 	and.w	r2, r3, #15
 8001dd8:	4613      	mov	r3, r2
 8001dda:	00db      	lsls	r3, r3, #3
 8001ddc:	1a9b      	subs	r3, r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	3338      	adds	r3, #56	; 0x38
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	4413      	add	r3, r2
 8001de6:	3304      	adds	r3, #4
 8001de8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	2201      	movs	r2, #1
 8001dee:	705a      	strb	r2, [r3, #1]
 8001df0:	e00f      	b.n	8001e12 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001df2:	78fb      	ldrb	r3, [r7, #3]
 8001df4:	f003 020f 	and.w	r2, r3, #15
 8001df8:	4613      	mov	r3, r2
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	1a9b      	subs	r3, r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	3304      	adds	r3, #4
 8001e0a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	2200      	movs	r2, #0
 8001e10:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001e12:	78fb      	ldrb	r3, [r7, #3]
 8001e14:	f003 030f 	and.w	r3, r3, #15
 8001e18:	b2da      	uxtb	r2, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d101      	bne.n	8001e2c <HAL_PCD_EP_Close+0x6e>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	e00e      	b.n	8001e4a <HAL_PCD_EP_Close+0x8c>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	68f9      	ldr	r1, [r7, #12]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f001 fe8a 	bl	8003b54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001e48:	2300      	movs	r3, #0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3710      	adds	r7, #16
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b086      	sub	sp, #24
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	60f8      	str	r0, [r7, #12]
 8001e5a:	607a      	str	r2, [r7, #4]
 8001e5c:	603b      	str	r3, [r7, #0]
 8001e5e:	460b      	mov	r3, r1
 8001e60:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e62:	7afb      	ldrb	r3, [r7, #11]
 8001e64:	f003 020f 	and.w	r2, r3, #15
 8001e68:	4613      	mov	r3, r2
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	1a9b      	subs	r3, r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	4413      	add	r3, r2
 8001e78:	3304      	adds	r3, #4
 8001e7a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	687a      	ldr	r2, [r7, #4]
 8001e80:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	683a      	ldr	r2, [r7, #0]
 8001e86:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	2200      	movs	r2, #0
 8001e92:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e94:	7afb      	ldrb	r3, [r7, #11]
 8001e96:	f003 030f 	and.w	r3, r3, #15
 8001e9a:	b2da      	uxtb	r2, r3
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d102      	bne.n	8001eae <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001eae:	7afb      	ldrb	r3, [r7, #11]
 8001eb0:	f003 030f 	and.w	r3, r3, #15
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d109      	bne.n	8001ecc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6818      	ldr	r0, [r3, #0]
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	691b      	ldr	r3, [r3, #16]
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	6979      	ldr	r1, [r7, #20]
 8001ec6:	f002 f965 	bl	8004194 <USB_EP0StartXfer>
 8001eca:	e008      	b.n	8001ede <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6818      	ldr	r0, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	6979      	ldr	r1, [r7, #20]
 8001eda:	f001 ff17 	bl	8003d0c <USB_EPStartXfer>
  }

  return HAL_OK;
 8001ede:	2300      	movs	r3, #0
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	3718      	adds	r7, #24
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}

08001ee8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	f003 020f 	and.w	r2, r3, #15
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	1a9b      	subs	r3, r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	440b      	add	r3, r1
 8001f06:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001f0a:	681b      	ldr	r3, [r3, #0]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	370c      	adds	r7, #12
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	603b      	str	r3, [r7, #0]
 8001f24:	460b      	mov	r3, r1
 8001f26:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f28:	7afb      	ldrb	r3, [r7, #11]
 8001f2a:	f003 020f 	and.w	r2, r3, #15
 8001f2e:	4613      	mov	r3, r2
 8001f30:	00db      	lsls	r3, r3, #3
 8001f32:	1a9b      	subs	r3, r3, r2
 8001f34:	009b      	lsls	r3, r3, #2
 8001f36:	3338      	adds	r3, #56	; 0x38
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	3304      	adds	r3, #4
 8001f3e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f40:	697b      	ldr	r3, [r7, #20]
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	2201      	movs	r2, #1
 8001f56:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f58:	7afb      	ldrb	r3, [r7, #11]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d102      	bne.n	8001f72 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001f72:	7afb      	ldrb	r3, [r7, #11]
 8001f74:	f003 030f 	and.w	r3, r3, #15
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d109      	bne.n	8001f90 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	691b      	ldr	r3, [r3, #16]
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	461a      	mov	r2, r3
 8001f88:	6979      	ldr	r1, [r7, #20]
 8001f8a:	f002 f903 	bl	8004194 <USB_EP0StartXfer>
 8001f8e:	e008      	b.n	8001fa2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6818      	ldr	r0, [r3, #0]
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	691b      	ldr	r3, [r3, #16]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	6979      	ldr	r1, [r7, #20]
 8001f9e:	f001 feb5 	bl	8003d0c <USB_EPStartXfer>
  }

  return HAL_OK;
 8001fa2:	2300      	movs	r3, #0
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	3718      	adds	r7, #24
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bd80      	pop	{r7, pc}

08001fac <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	f003 020f 	and.w	r2, r3, #15
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d901      	bls.n	8001fca <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e050      	b.n	800206c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001fca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	da0f      	bge.n	8001ff2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fd2:	78fb      	ldrb	r3, [r7, #3]
 8001fd4:	f003 020f 	and.w	r2, r3, #15
 8001fd8:	4613      	mov	r3, r2
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	1a9b      	subs	r3, r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	3338      	adds	r3, #56	; 0x38
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2201      	movs	r2, #1
 8001fee:	705a      	strb	r2, [r3, #1]
 8001ff0:	e00d      	b.n	800200e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001ff2:	78fa      	ldrb	r2, [r7, #3]
 8001ff4:	4613      	mov	r3, r2
 8001ff6:	00db      	lsls	r3, r3, #3
 8001ff8:	1a9b      	subs	r3, r3, r2
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	4413      	add	r3, r2
 8002004:	3304      	adds	r3, #4
 8002006:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2201      	movs	r2, #1
 8002012:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002014:	78fb      	ldrb	r3, [r7, #3]
 8002016:	f003 030f 	and.w	r3, r3, #15
 800201a:	b2da      	uxtb	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002026:	2b01      	cmp	r3, #1
 8002028:	d101      	bne.n	800202e <HAL_PCD_EP_SetStall+0x82>
 800202a:	2302      	movs	r3, #2
 800202c:	e01e      	b.n	800206c <HAL_PCD_EP_SetStall+0xc0>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2201      	movs	r2, #1
 8002032:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	68f9      	ldr	r1, [r7, #12]
 800203c:	4618      	mov	r0, r3
 800203e:	f002 fa92 	bl	8004566 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002042:	78fb      	ldrb	r3, [r7, #3]
 8002044:	f003 030f 	and.w	r3, r3, #15
 8002048:	2b00      	cmp	r3, #0
 800204a:	d10a      	bne.n	8002062 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6818      	ldr	r0, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	691b      	ldr	r3, [r3, #16]
 8002054:	b2d9      	uxtb	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800205c:	461a      	mov	r2, r3
 800205e:	f002 fc83 	bl	8004968 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	4618      	mov	r0, r3
 800206e:	3710      	adds	r7, #16
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}

08002074 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002080:	78fb      	ldrb	r3, [r7, #3]
 8002082:	f003 020f 	and.w	r2, r3, #15
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	429a      	cmp	r2, r3
 800208c:	d901      	bls.n	8002092 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e042      	b.n	8002118 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002092:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002096:	2b00      	cmp	r3, #0
 8002098:	da0f      	bge.n	80020ba <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800209a:	78fb      	ldrb	r3, [r7, #3]
 800209c:	f003 020f 	and.w	r2, r3, #15
 80020a0:	4613      	mov	r3, r2
 80020a2:	00db      	lsls	r3, r3, #3
 80020a4:	1a9b      	subs	r3, r3, r2
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	3338      	adds	r3, #56	; 0x38
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4413      	add	r3, r2
 80020ae:	3304      	adds	r3, #4
 80020b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2201      	movs	r2, #1
 80020b6:	705a      	strb	r2, [r3, #1]
 80020b8:	e00f      	b.n	80020da <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020ba:	78fb      	ldrb	r3, [r7, #3]
 80020bc:	f003 020f 	and.w	r2, r3, #15
 80020c0:	4613      	mov	r3, r2
 80020c2:	00db      	lsls	r3, r3, #3
 80020c4:	1a9b      	subs	r3, r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80020cc:	687a      	ldr	r2, [r7, #4]
 80020ce:	4413      	add	r3, r2
 80020d0:	3304      	adds	r3, #4
 80020d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2200      	movs	r2, #0
 80020de:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020e0:	78fb      	ldrb	r3, [r7, #3]
 80020e2:	f003 030f 	and.w	r3, r3, #15
 80020e6:	b2da      	uxtb	r2, r3
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d101      	bne.n	80020fa <HAL_PCD_EP_ClrStall+0x86>
 80020f6:	2302      	movs	r3, #2
 80020f8:	e00e      	b.n	8002118 <HAL_PCD_EP_ClrStall+0xa4>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	68f9      	ldr	r1, [r7, #12]
 8002108:	4618      	mov	r0, r3
 800210a:	f002 fa9a 	bl	8004642 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b08a      	sub	sp, #40	; 0x28
 8002124:	af02      	add	r7, sp, #8
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002134:	683a      	ldr	r2, [r7, #0]
 8002136:	4613      	mov	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	1a9b      	subs	r3, r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	3338      	adds	r3, #56	; 0x38
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	4413      	add	r3, r2
 8002144:	3304      	adds	r3, #4
 8002146:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	699a      	ldr	r2, [r3, #24]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	429a      	cmp	r2, r3
 8002152:	d901      	bls.n	8002158 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e06c      	b.n	8002232 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	695a      	ldr	r2, [r3, #20]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	699b      	ldr	r3, [r3, #24]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	69fa      	ldr	r2, [r7, #28]
 800216a:	429a      	cmp	r2, r3
 800216c:	d902      	bls.n	8002174 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	3303      	adds	r3, #3
 8002178:	089b      	lsrs	r3, r3, #2
 800217a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800217c:	e02b      	b.n	80021d6 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	695a      	ldr	r2, [r3, #20]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	69fa      	ldr	r2, [r7, #28]
 8002190:	429a      	cmp	r2, r3
 8002192:	d902      	bls.n	800219a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	3303      	adds	r3, #3
 800219e:	089b      	lsrs	r3, r3, #2
 80021a0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	68d9      	ldr	r1, [r3, #12]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	b2da      	uxtb	r2, r3
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	4603      	mov	r3, r0
 80021b8:	6978      	ldr	r0, [r7, #20]
 80021ba:	f002 f93e 	bl	800443a <USB_WritePacket>

    ep->xfer_buff  += len;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	68da      	ldr	r2, [r3, #12]
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	441a      	add	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	699a      	ldr	r2, [r3, #24]
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	441a      	add	r2, r3
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	015a      	lsls	r2, r3, #5
 80021da:	693b      	ldr	r3, [r7, #16]
 80021dc:	4413      	add	r3, r2
 80021de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	429a      	cmp	r2, r3
 80021ea:	d809      	bhi.n	8002200 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	699a      	ldr	r2, [r3, #24]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d203      	bcs.n	8002200 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d1be      	bne.n	800217e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	695a      	ldr	r2, [r3, #20]
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	429a      	cmp	r2, r3
 800220a:	d811      	bhi.n	8002230 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	2201      	movs	r2, #1
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002220:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	43db      	mvns	r3, r3
 8002226:	6939      	ldr	r1, [r7, #16]
 8002228:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800222c:	4013      	ands	r3, r2
 800222e:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002230:	2300      	movs	r3, #0
}
 8002232:	4618      	mov	r0, r3
 8002234:	3720      	adds	r7, #32
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	333c      	adds	r3, #60	; 0x3c
 8002254:	3304      	adds	r3, #4
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	015a      	lsls	r2, r3, #5
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	4413      	add	r3, r2
 8002262:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	2b01      	cmp	r3, #1
 8002270:	f040 80a0 	bne.w	80023b4 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	f003 0308 	and.w	r3, r3, #8
 800227a:	2b00      	cmp	r3, #0
 800227c:	d015      	beq.n	80022aa <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4a72      	ldr	r2, [pc, #456]	; (800244c <PCD_EP_OutXfrComplete_int+0x210>)
 8002282:	4293      	cmp	r3, r2
 8002284:	f240 80dd 	bls.w	8002442 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800228e:	2b00      	cmp	r3, #0
 8002290:	f000 80d7 	beq.w	8002442 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	015a      	lsls	r2, r3, #5
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	4413      	add	r3, r2
 800229c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022a0:	461a      	mov	r2, r3
 80022a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022a6:	6093      	str	r3, [r2, #8]
 80022a8:	e0cb      	b.n	8002442 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f003 0320 	and.w	r3, r3, #32
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d009      	beq.n	80022c8 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	015a      	lsls	r2, r3, #5
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	4413      	add	r3, r2
 80022bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022c0:	461a      	mov	r2, r3
 80022c2:	2320      	movs	r3, #32
 80022c4:	6093      	str	r3, [r2, #8]
 80022c6:	e0bc      	b.n	8002442 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f040 80b7 	bne.w	8002442 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	4a5d      	ldr	r2, [pc, #372]	; (800244c <PCD_EP_OutXfrComplete_int+0x210>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d90f      	bls.n	80022fc <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d00a      	beq.n	80022fc <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	015a      	lsls	r2, r3, #5
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	4413      	add	r3, r2
 80022ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022f2:	461a      	mov	r2, r3
 80022f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022f8:	6093      	str	r3, [r2, #8]
 80022fa:	e0a2      	b.n	8002442 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80022fc:	6879      	ldr	r1, [r7, #4]
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	4613      	mov	r3, r2
 8002302:	00db      	lsls	r3, r3, #3
 8002304:	1a9b      	subs	r3, r3, r2
 8002306:	009b      	lsls	r3, r3, #2
 8002308:	440b      	add	r3, r1
 800230a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800230e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	0159      	lsls	r1, r3, #5
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	440b      	add	r3, r1
 8002318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8002322:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8002324:	6878      	ldr	r0, [r7, #4]
 8002326:	683a      	ldr	r2, [r7, #0]
 8002328:	4613      	mov	r3, r2
 800232a:	00db      	lsls	r3, r3, #3
 800232c:	1a9b      	subs	r3, r3, r2
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4403      	add	r3, r0
 8002332:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8002336:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	4613      	mov	r3, r2
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800234a:	6819      	ldr	r1, [r3, #0]
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	4613      	mov	r3, r2
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	009b      	lsls	r3, r3, #2
 8002358:	4403      	add	r3, r0
 800235a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4419      	add	r1, r3
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	4613      	mov	r3, r2
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	1a9b      	subs	r3, r3, r2
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	4403      	add	r3, r0
 8002370:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002374:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d114      	bne.n	80023a6 <PCD_EP_OutXfrComplete_int+0x16a>
 800237c:	6879      	ldr	r1, [r7, #4]
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	4613      	mov	r3, r2
 8002382:	00db      	lsls	r3, r3, #3
 8002384:	1a9b      	subs	r3, r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d108      	bne.n	80023a6 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6818      	ldr	r0, [r3, #0]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800239e:	461a      	mov	r2, r3
 80023a0:	2101      	movs	r1, #1
 80023a2:	f002 fae1 	bl	8004968 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	4619      	mov	r1, r3
 80023ac:	6878      	ldr	r0, [r7, #4]
 80023ae:	f006 ff41 	bl	8009234 <HAL_PCD_DataOutStageCallback>
 80023b2:	e046      	b.n	8002442 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4a26      	ldr	r2, [pc, #152]	; (8002450 <PCD_EP_OutXfrComplete_int+0x214>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d124      	bne.n	8002406 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00a      	beq.n	80023dc <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	015a      	lsls	r2, r3, #5
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4413      	add	r3, r2
 80023ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023d2:	461a      	mov	r2, r3
 80023d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023d8:	6093      	str	r3, [r2, #8]
 80023da:	e032      	b.n	8002442 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	f003 0320 	and.w	r3, r3, #32
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d008      	beq.n	80023f8 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	015a      	lsls	r2, r3, #5
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	4413      	add	r3, r2
 80023ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023f2:	461a      	mov	r2, r3
 80023f4:	2320      	movs	r3, #32
 80023f6:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	b2db      	uxtb	r3, r3
 80023fc:	4619      	mov	r1, r3
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f006 ff18 	bl	8009234 <HAL_PCD_DataOutStageCallback>
 8002404:	e01d      	b.n	8002442 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d114      	bne.n	8002436 <PCD_EP_OutXfrComplete_int+0x1fa>
 800240c:	6879      	ldr	r1, [r7, #4]
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	4613      	mov	r3, r2
 8002412:	00db      	lsls	r3, r3, #3
 8002414:	1a9b      	subs	r3, r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	440b      	add	r3, r1
 800241a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d108      	bne.n	8002436 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6818      	ldr	r0, [r3, #0]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800242e:	461a      	mov	r2, r3
 8002430:	2100      	movs	r1, #0
 8002432:	f002 fa99 	bl	8004968 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	4619      	mov	r1, r3
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f006 fef9 	bl	8009234 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002442:	2300      	movs	r3, #0
}
 8002444:	4618      	mov	r0, r3
 8002446:	3718      	adds	r7, #24
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	4f54300a 	.word	0x4f54300a
 8002450:	4f54310a 	.word	0x4f54310a

08002454 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	333c      	adds	r3, #60	; 0x3c
 800246c:	3304      	adds	r3, #4
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	015a      	lsls	r2, r3, #5
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	4413      	add	r3, r2
 800247a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4a15      	ldr	r2, [pc, #84]	; (80024dc <PCD_EP_OutSetupPacket_int+0x88>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d90e      	bls.n	80024a8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002490:	2b00      	cmp	r3, #0
 8002492:	d009      	beq.n	80024a8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	015a      	lsls	r2, r3, #5
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4413      	add	r3, r2
 800249c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80024a0:	461a      	mov	r2, r3
 80024a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80024a6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f006 feb1 	bl	8009210 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	4a0a      	ldr	r2, [pc, #40]	; (80024dc <PCD_EP_OutSetupPacket_int+0x88>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d90c      	bls.n	80024d0 <PCD_EP_OutSetupPacket_int+0x7c>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	691b      	ldr	r3, [r3, #16]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d108      	bne.n	80024d0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6818      	ldr	r0, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80024c8:	461a      	mov	r2, r3
 80024ca:	2101      	movs	r1, #1
 80024cc:	f002 fa4c 	bl	8004968 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3718      	adds	r7, #24
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	4f54300a 	.word	0x4f54300a

080024e0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b085      	sub	sp, #20
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	70fb      	strb	r3, [r7, #3]
 80024ec:	4613      	mov	r3, r2
 80024ee:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80024f8:	78fb      	ldrb	r3, [r7, #3]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d107      	bne.n	800250e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80024fe:	883b      	ldrh	r3, [r7, #0]
 8002500:	0419      	lsls	r1, r3, #16
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	430a      	orrs	r2, r1
 800250a:	629a      	str	r2, [r3, #40]	; 0x28
 800250c:	e028      	b.n	8002560 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002514:	0c1b      	lsrs	r3, r3, #16
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	4413      	add	r3, r2
 800251a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800251c:	2300      	movs	r3, #0
 800251e:	73fb      	strb	r3, [r7, #15]
 8002520:	e00d      	b.n	800253e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	7bfb      	ldrb	r3, [r7, #15]
 8002528:	3340      	adds	r3, #64	; 0x40
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	0c1b      	lsrs	r3, r3, #16
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	4413      	add	r3, r2
 8002536:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002538:	7bfb      	ldrb	r3, [r7, #15]
 800253a:	3301      	adds	r3, #1
 800253c:	73fb      	strb	r3, [r7, #15]
 800253e:	7bfa      	ldrb	r2, [r7, #15]
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	3b01      	subs	r3, #1
 8002544:	429a      	cmp	r2, r3
 8002546:	d3ec      	bcc.n	8002522 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002548:	883b      	ldrh	r3, [r7, #0]
 800254a:	0418      	lsls	r0, r3, #16
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6819      	ldr	r1, [r3, #0]
 8002550:	78fb      	ldrb	r3, [r7, #3]
 8002552:	3b01      	subs	r3, #1
 8002554:	68ba      	ldr	r2, [r7, #8]
 8002556:	4302      	orrs	r2, r0
 8002558:	3340      	adds	r3, #64	; 0x40
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	3714      	adds	r7, #20
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	460b      	mov	r3, r1
 8002578:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	887a      	ldrh	r2, [r7, #2]
 8002580:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800259c:	bf00      	nop
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d101      	bne.n	80025ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e267      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0301 	and.w	r3, r3, #1
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d075      	beq.n	80026b2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80025c6:	4b88      	ldr	r3, [pc, #544]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	2b04      	cmp	r3, #4
 80025d0:	d00c      	beq.n	80025ec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025d2:	4b85      	ldr	r3, [pc, #532]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80025da:	2b08      	cmp	r3, #8
 80025dc:	d112      	bne.n	8002604 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025de:	4b82      	ldr	r3, [pc, #520]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025ea:	d10b      	bne.n	8002604 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ec:	4b7e      	ldr	r3, [pc, #504]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d05b      	beq.n	80026b0 <HAL_RCC_OscConfig+0x108>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d157      	bne.n	80026b0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e242      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800260c:	d106      	bne.n	800261c <HAL_RCC_OscConfig+0x74>
 800260e:	4b76      	ldr	r3, [pc, #472]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4a75      	ldr	r2, [pc, #468]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002614:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002618:	6013      	str	r3, [r2, #0]
 800261a:	e01d      	b.n	8002658 <HAL_RCC_OscConfig+0xb0>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002624:	d10c      	bne.n	8002640 <HAL_RCC_OscConfig+0x98>
 8002626:	4b70      	ldr	r3, [pc, #448]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a6f      	ldr	r2, [pc, #444]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 800262c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	4b6d      	ldr	r3, [pc, #436]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a6c      	ldr	r2, [pc, #432]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002638:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800263c:	6013      	str	r3, [r2, #0]
 800263e:	e00b      	b.n	8002658 <HAL_RCC_OscConfig+0xb0>
 8002640:	4b69      	ldr	r3, [pc, #420]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a68      	ldr	r2, [pc, #416]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002646:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	4b66      	ldr	r3, [pc, #408]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a65      	ldr	r2, [pc, #404]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002652:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002656:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d013      	beq.n	8002688 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002660:	f7fe fb3c 	bl	8000cdc <HAL_GetTick>
 8002664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002666:	e008      	b.n	800267a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002668:	f7fe fb38 	bl	8000cdc <HAL_GetTick>
 800266c:	4602      	mov	r2, r0
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	1ad3      	subs	r3, r2, r3
 8002672:	2b64      	cmp	r3, #100	; 0x64
 8002674:	d901      	bls.n	800267a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e207      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800267a:	4b5b      	ldr	r3, [pc, #364]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d0f0      	beq.n	8002668 <HAL_RCC_OscConfig+0xc0>
 8002686:	e014      	b.n	80026b2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002688:	f7fe fb28 	bl	8000cdc <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002690:	f7fe fb24 	bl	8000cdc <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b64      	cmp	r3, #100	; 0x64
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e1f3      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026a2:	4b51      	ldr	r3, [pc, #324]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f0      	bne.n	8002690 <HAL_RCC_OscConfig+0xe8>
 80026ae:	e000      	b.n	80026b2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0302 	and.w	r3, r3, #2
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d063      	beq.n	8002786 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80026be:	4b4a      	ldr	r3, [pc, #296]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 030c 	and.w	r3, r3, #12
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d00b      	beq.n	80026e2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026ca:	4b47      	ldr	r3, [pc, #284]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80026d2:	2b08      	cmp	r3, #8
 80026d4:	d11c      	bne.n	8002710 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026d6:	4b44      	ldr	r3, [pc, #272]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d116      	bne.n	8002710 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026e2:	4b41      	ldr	r3, [pc, #260]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0302 	and.w	r3, r3, #2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d005      	beq.n	80026fa <HAL_RCC_OscConfig+0x152>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	68db      	ldr	r3, [r3, #12]
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d001      	beq.n	80026fa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e1c7      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026fa:	4b3b      	ldr	r3, [pc, #236]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	4937      	ldr	r1, [pc, #220]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 800270a:	4313      	orrs	r3, r2
 800270c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270e:	e03a      	b.n	8002786 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d020      	beq.n	800275a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002718:	4b34      	ldr	r3, [pc, #208]	; (80027ec <HAL_RCC_OscConfig+0x244>)
 800271a:	2201      	movs	r2, #1
 800271c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800271e:	f7fe fadd 	bl	8000cdc <HAL_GetTick>
 8002722:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002724:	e008      	b.n	8002738 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002726:	f7fe fad9 	bl	8000cdc <HAL_GetTick>
 800272a:	4602      	mov	r2, r0
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	1ad3      	subs	r3, r2, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d901      	bls.n	8002738 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002734:	2303      	movs	r3, #3
 8002736:	e1a8      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002738:	4b2b      	ldr	r3, [pc, #172]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d0f0      	beq.n	8002726 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002744:	4b28      	ldr	r3, [pc, #160]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	691b      	ldr	r3, [r3, #16]
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4925      	ldr	r1, [pc, #148]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 8002754:	4313      	orrs	r3, r2
 8002756:	600b      	str	r3, [r1, #0]
 8002758:	e015      	b.n	8002786 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800275a:	4b24      	ldr	r3, [pc, #144]	; (80027ec <HAL_RCC_OscConfig+0x244>)
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002760:	f7fe fabc 	bl	8000cdc <HAL_GetTick>
 8002764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002768:	f7fe fab8 	bl	8000cdc <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e187      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800277a:	4b1b      	ldr	r3, [pc, #108]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1f0      	bne.n	8002768 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	2b00      	cmp	r3, #0
 8002790:	d036      	beq.n	8002800 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d016      	beq.n	80027c8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800279a:	4b15      	ldr	r3, [pc, #84]	; (80027f0 <HAL_RCC_OscConfig+0x248>)
 800279c:	2201      	movs	r2, #1
 800279e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a0:	f7fe fa9c 	bl	8000cdc <HAL_GetTick>
 80027a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027a6:	e008      	b.n	80027ba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027a8:	f7fe fa98 	bl	8000cdc <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d901      	bls.n	80027ba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	e167      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027ba:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_RCC_OscConfig+0x240>)
 80027bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d0f0      	beq.n	80027a8 <HAL_RCC_OscConfig+0x200>
 80027c6:	e01b      	b.n	8002800 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027c8:	4b09      	ldr	r3, [pc, #36]	; (80027f0 <HAL_RCC_OscConfig+0x248>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027ce:	f7fe fa85 	bl	8000cdc <HAL_GetTick>
 80027d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027d4:	e00e      	b.n	80027f4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027d6:	f7fe fa81 	bl	8000cdc <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d907      	bls.n	80027f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e150      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
 80027e8:	40023800 	.word	0x40023800
 80027ec:	42470000 	.word	0x42470000
 80027f0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027f4:	4b88      	ldr	r3, [pc, #544]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80027f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1ea      	bne.n	80027d6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 8097 	beq.w	800293c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800280e:	2300      	movs	r3, #0
 8002810:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002812:	4b81      	ldr	r3, [pc, #516]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10f      	bne.n	800283e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	4b7d      	ldr	r3, [pc, #500]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	4a7c      	ldr	r2, [pc, #496]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800282c:	6413      	str	r3, [r2, #64]	; 0x40
 800282e:	4b7a      	ldr	r3, [pc, #488]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002836:	60bb      	str	r3, [r7, #8]
 8002838:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800283a:	2301      	movs	r3, #1
 800283c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800283e:	4b77      	ldr	r3, [pc, #476]	; (8002a1c <HAL_RCC_OscConfig+0x474>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002846:	2b00      	cmp	r3, #0
 8002848:	d118      	bne.n	800287c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800284a:	4b74      	ldr	r3, [pc, #464]	; (8002a1c <HAL_RCC_OscConfig+0x474>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a73      	ldr	r2, [pc, #460]	; (8002a1c <HAL_RCC_OscConfig+0x474>)
 8002850:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002854:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002856:	f7fe fa41 	bl	8000cdc <HAL_GetTick>
 800285a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800285c:	e008      	b.n	8002870 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800285e:	f7fe fa3d 	bl	8000cdc <HAL_GetTick>
 8002862:	4602      	mov	r2, r0
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	1ad3      	subs	r3, r2, r3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d901      	bls.n	8002870 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800286c:	2303      	movs	r3, #3
 800286e:	e10c      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002870:	4b6a      	ldr	r3, [pc, #424]	; (8002a1c <HAL_RCC_OscConfig+0x474>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d0f0      	beq.n	800285e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	2b01      	cmp	r3, #1
 8002882:	d106      	bne.n	8002892 <HAL_RCC_OscConfig+0x2ea>
 8002884:	4b64      	ldr	r3, [pc, #400]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002888:	4a63      	ldr	r2, [pc, #396]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 800288a:	f043 0301 	orr.w	r3, r3, #1
 800288e:	6713      	str	r3, [r2, #112]	; 0x70
 8002890:	e01c      	b.n	80028cc <HAL_RCC_OscConfig+0x324>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	2b05      	cmp	r3, #5
 8002898:	d10c      	bne.n	80028b4 <HAL_RCC_OscConfig+0x30c>
 800289a:	4b5f      	ldr	r3, [pc, #380]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 800289c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800289e:	4a5e      	ldr	r2, [pc, #376]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028a0:	f043 0304 	orr.w	r3, r3, #4
 80028a4:	6713      	str	r3, [r2, #112]	; 0x70
 80028a6:	4b5c      	ldr	r3, [pc, #368]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028aa:	4a5b      	ldr	r2, [pc, #364]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	6713      	str	r3, [r2, #112]	; 0x70
 80028b2:	e00b      	b.n	80028cc <HAL_RCC_OscConfig+0x324>
 80028b4:	4b58      	ldr	r3, [pc, #352]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028b8:	4a57      	ldr	r2, [pc, #348]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028ba:	f023 0301 	bic.w	r3, r3, #1
 80028be:	6713      	str	r3, [r2, #112]	; 0x70
 80028c0:	4b55      	ldr	r3, [pc, #340]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c4:	4a54      	ldr	r2, [pc, #336]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028c6:	f023 0304 	bic.w	r3, r3, #4
 80028ca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d015      	beq.n	8002900 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d4:	f7fe fa02 	bl	8000cdc <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028da:	e00a      	b.n	80028f2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028dc:	f7fe f9fe 	bl	8000cdc <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e0cb      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028f2:	4b49      	ldr	r3, [pc, #292]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80028f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0ee      	beq.n	80028dc <HAL_RCC_OscConfig+0x334>
 80028fe:	e014      	b.n	800292a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002900:	f7fe f9ec 	bl	8000cdc <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002906:	e00a      	b.n	800291e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002908:	f7fe f9e8 	bl	8000cdc <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	; 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e0b5      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800291e:	4b3e      	ldr	r3, [pc, #248]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1ee      	bne.n	8002908 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800292a:	7dfb      	ldrb	r3, [r7, #23]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d105      	bne.n	800293c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002930:	4b39      	ldr	r3, [pc, #228]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002934:	4a38      	ldr	r2, [pc, #224]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002936:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800293a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	699b      	ldr	r3, [r3, #24]
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 80a1 	beq.w	8002a88 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002946:	4b34      	ldr	r3, [pc, #208]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	2b08      	cmp	r3, #8
 8002950:	d05c      	beq.n	8002a0c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d141      	bne.n	80029de <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800295a:	4b31      	ldr	r3, [pc, #196]	; (8002a20 <HAL_RCC_OscConfig+0x478>)
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002960:	f7fe f9bc 	bl	8000cdc <HAL_GetTick>
 8002964:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002966:	e008      	b.n	800297a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002968:	f7fe f9b8 	bl	8000cdc <HAL_GetTick>
 800296c:	4602      	mov	r2, r0
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	2b02      	cmp	r3, #2
 8002974:	d901      	bls.n	800297a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002976:	2303      	movs	r3, #3
 8002978:	e087      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800297a:	4b27      	ldr	r3, [pc, #156]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d1f0      	bne.n	8002968 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69da      	ldr	r2, [r3, #28]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	431a      	orrs	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002994:	019b      	lsls	r3, r3, #6
 8002996:	431a      	orrs	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800299c:	085b      	lsrs	r3, r3, #1
 800299e:	3b01      	subs	r3, #1
 80029a0:	041b      	lsls	r3, r3, #16
 80029a2:	431a      	orrs	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a8:	061b      	lsls	r3, r3, #24
 80029aa:	491b      	ldr	r1, [pc, #108]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80029ac:	4313      	orrs	r3, r2
 80029ae:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029b0:	4b1b      	ldr	r3, [pc, #108]	; (8002a20 <HAL_RCC_OscConfig+0x478>)
 80029b2:	2201      	movs	r2, #1
 80029b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029b6:	f7fe f991 	bl	8000cdc <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029bc:	e008      	b.n	80029d0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029be:	f7fe f98d 	bl	8000cdc <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d901      	bls.n	80029d0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e05c      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029d0:	4b11      	ldr	r3, [pc, #68]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d0f0      	beq.n	80029be <HAL_RCC_OscConfig+0x416>
 80029dc:	e054      	b.n	8002a88 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029de:	4b10      	ldr	r3, [pc, #64]	; (8002a20 <HAL_RCC_OscConfig+0x478>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e4:	f7fe f97a 	bl	8000cdc <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029ec:	f7fe f976 	bl	8000cdc <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e045      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029fe:	4b06      	ldr	r3, [pc, #24]	; (8002a18 <HAL_RCC_OscConfig+0x470>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d1f0      	bne.n	80029ec <HAL_RCC_OscConfig+0x444>
 8002a0a:	e03d      	b.n	8002a88 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d107      	bne.n	8002a24 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e038      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
 8002a18:	40023800 	.word	0x40023800
 8002a1c:	40007000 	.word	0x40007000
 8002a20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a24:	4b1b      	ldr	r3, [pc, #108]	; (8002a94 <HAL_RCC_OscConfig+0x4ec>)
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d028      	beq.n	8002a84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d121      	bne.n	8002a84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d11a      	bne.n	8002a84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a4e:	68fa      	ldr	r2, [r7, #12]
 8002a50:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002a54:	4013      	ands	r3, r2
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002a5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d111      	bne.n	8002a84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6a:	085b      	lsrs	r3, r3, #1
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d107      	bne.n	8002a84 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d001      	beq.n	8002a88 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e000      	b.n	8002a8a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	40023800 	.word	0x40023800

08002a98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d101      	bne.n	8002aac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	e0cc      	b.n	8002c46 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002aac:	4b68      	ldr	r3, [pc, #416]	; (8002c50 <HAL_RCC_ClockConfig+0x1b8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f003 0307 	and.w	r3, r3, #7
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d90c      	bls.n	8002ad4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aba:	4b65      	ldr	r3, [pc, #404]	; (8002c50 <HAL_RCC_ClockConfig+0x1b8>)
 8002abc:	683a      	ldr	r2, [r7, #0]
 8002abe:	b2d2      	uxtb	r2, r2
 8002ac0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac2:	4b63      	ldr	r3, [pc, #396]	; (8002c50 <HAL_RCC_ClockConfig+0x1b8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0307 	and.w	r3, r3, #7
 8002aca:	683a      	ldr	r2, [r7, #0]
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d001      	beq.n	8002ad4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e0b8      	b.n	8002c46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d020      	beq.n	8002b22 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0304 	and.w	r3, r3, #4
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d005      	beq.n	8002af8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002aec:	4b59      	ldr	r3, [pc, #356]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	4a58      	ldr	r2, [pc, #352]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002af2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002af6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f003 0308 	and.w	r3, r3, #8
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d005      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b04:	4b53      	ldr	r3, [pc, #332]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	4a52      	ldr	r2, [pc, #328]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b0a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b0e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b10:	4b50      	ldr	r3, [pc, #320]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	494d      	ldr	r1, [pc, #308]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0301 	and.w	r3, r3, #1
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d044      	beq.n	8002bb8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d107      	bne.n	8002b46 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b36:	4b47      	ldr	r3, [pc, #284]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d119      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e07f      	b.n	8002c46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d003      	beq.n	8002b56 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b52:	2b03      	cmp	r3, #3
 8002b54:	d107      	bne.n	8002b66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b56:	4b3f      	ldr	r3, [pc, #252]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d109      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b62:	2301      	movs	r3, #1
 8002b64:	e06f      	b.n	8002c46 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b66:	4b3b      	ldr	r3, [pc, #236]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e067      	b.n	8002c46 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b76:	4b37      	ldr	r3, [pc, #220]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f023 0203 	bic.w	r2, r3, #3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	4934      	ldr	r1, [pc, #208]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002b84:	4313      	orrs	r3, r2
 8002b86:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b88:	f7fe f8a8 	bl	8000cdc <HAL_GetTick>
 8002b8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b90:	f7fe f8a4 	bl	8000cdc <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e04f      	b.n	8002c46 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ba6:	4b2b      	ldr	r3, [pc, #172]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	f003 020c 	and.w	r2, r3, #12
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d1eb      	bne.n	8002b90 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002bb8:	4b25      	ldr	r3, [pc, #148]	; (8002c50 <HAL_RCC_ClockConfig+0x1b8>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0307 	and.w	r3, r3, #7
 8002bc0:	683a      	ldr	r2, [r7, #0]
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d20c      	bcs.n	8002be0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bc6:	4b22      	ldr	r3, [pc, #136]	; (8002c50 <HAL_RCC_ClockConfig+0x1b8>)
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bce:	4b20      	ldr	r3, [pc, #128]	; (8002c50 <HAL_RCC_ClockConfig+0x1b8>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0307 	and.w	r3, r3, #7
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d001      	beq.n	8002be0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e032      	b.n	8002c46 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 0304 	and.w	r3, r3, #4
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d008      	beq.n	8002bfe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bec:	4b19      	ldr	r3, [pc, #100]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	4916      	ldr	r1, [pc, #88]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d009      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c0a:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	00db      	lsls	r3, r3, #3
 8002c18:	490e      	ldr	r1, [pc, #56]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002c1e:	f000 f821 	bl	8002c64 <HAL_RCC_GetSysClockFreq>
 8002c22:	4602      	mov	r2, r0
 8002c24:	4b0b      	ldr	r3, [pc, #44]	; (8002c54 <HAL_RCC_ClockConfig+0x1bc>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	091b      	lsrs	r3, r3, #4
 8002c2a:	f003 030f 	and.w	r3, r3, #15
 8002c2e:	490a      	ldr	r1, [pc, #40]	; (8002c58 <HAL_RCC_ClockConfig+0x1c0>)
 8002c30:	5ccb      	ldrb	r3, [r1, r3]
 8002c32:	fa22 f303 	lsr.w	r3, r2, r3
 8002c36:	4a09      	ldr	r2, [pc, #36]	; (8002c5c <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002c3a:	4b09      	ldr	r3, [pc, #36]	; (8002c60 <HAL_RCC_ClockConfig+0x1c8>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f7fd fec8 	bl	80009d4 <HAL_InitTick>

  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	3710      	adds	r7, #16
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	40023c00 	.word	0x40023c00
 8002c54:	40023800 	.word	0x40023800
 8002c58:	0800a994 	.word	0x0800a994
 8002c5c:	20000000 	.word	0x20000000
 8002c60:	20000004 	.word	0x20000004

08002c64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c68:	b090      	sub	sp, #64	; 0x40
 8002c6a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	637b      	str	r3, [r7, #52]	; 0x34
 8002c70:	2300      	movs	r3, #0
 8002c72:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c74:	2300      	movs	r3, #0
 8002c76:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c7c:	4b59      	ldr	r3, [pc, #356]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 030c 	and.w	r3, r3, #12
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d00d      	beq.n	8002ca4 <HAL_RCC_GetSysClockFreq+0x40>
 8002c88:	2b08      	cmp	r3, #8
 8002c8a:	f200 80a1 	bhi.w	8002dd0 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d002      	beq.n	8002c98 <HAL_RCC_GetSysClockFreq+0x34>
 8002c92:	2b04      	cmp	r3, #4
 8002c94:	d003      	beq.n	8002c9e <HAL_RCC_GetSysClockFreq+0x3a>
 8002c96:	e09b      	b.n	8002dd0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c98:	4b53      	ldr	r3, [pc, #332]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c9a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002c9c:	e09b      	b.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c9e:	4b53      	ldr	r3, [pc, #332]	; (8002dec <HAL_RCC_GetSysClockFreq+0x188>)
 8002ca0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002ca2:	e098      	b.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ca4:	4b4f      	ldr	r3, [pc, #316]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002cac:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cae:	4b4d      	ldr	r3, [pc, #308]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d028      	beq.n	8002d0c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002cba:	4b4a      	ldr	r3, [pc, #296]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	099b      	lsrs	r3, r3, #6
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	623b      	str	r3, [r7, #32]
 8002cc4:	627a      	str	r2, [r7, #36]	; 0x24
 8002cc6:	6a3b      	ldr	r3, [r7, #32]
 8002cc8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002ccc:	2100      	movs	r1, #0
 8002cce:	4b47      	ldr	r3, [pc, #284]	; (8002dec <HAL_RCC_GetSysClockFreq+0x188>)
 8002cd0:	fb03 f201 	mul.w	r2, r3, r1
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	fb00 f303 	mul.w	r3, r0, r3
 8002cda:	4413      	add	r3, r2
 8002cdc:	4a43      	ldr	r2, [pc, #268]	; (8002dec <HAL_RCC_GetSysClockFreq+0x188>)
 8002cde:	fba0 1202 	umull	r1, r2, r0, r2
 8002ce2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ce4:	460a      	mov	r2, r1
 8002ce6:	62ba      	str	r2, [r7, #40]	; 0x28
 8002ce8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cea:	4413      	add	r3, r2
 8002cec:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002cee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	61bb      	str	r3, [r7, #24]
 8002cf4:	61fa      	str	r2, [r7, #28]
 8002cf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cfa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002cfe:	f7fd fabf 	bl	8000280 <__aeabi_uldivmod>
 8002d02:	4602      	mov	r2, r0
 8002d04:	460b      	mov	r3, r1
 8002d06:	4613      	mov	r3, r2
 8002d08:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002d0a:	e053      	b.n	8002db4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d0c:	4b35      	ldr	r3, [pc, #212]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	099b      	lsrs	r3, r3, #6
 8002d12:	2200      	movs	r2, #0
 8002d14:	613b      	str	r3, [r7, #16]
 8002d16:	617a      	str	r2, [r7, #20]
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002d1e:	f04f 0b00 	mov.w	fp, #0
 8002d22:	4652      	mov	r2, sl
 8002d24:	465b      	mov	r3, fp
 8002d26:	f04f 0000 	mov.w	r0, #0
 8002d2a:	f04f 0100 	mov.w	r1, #0
 8002d2e:	0159      	lsls	r1, r3, #5
 8002d30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d34:	0150      	lsls	r0, r2, #5
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	ebb2 080a 	subs.w	r8, r2, sl
 8002d3e:	eb63 090b 	sbc.w	r9, r3, fp
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	f04f 0300 	mov.w	r3, #0
 8002d4a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002d4e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002d52:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002d56:	ebb2 0408 	subs.w	r4, r2, r8
 8002d5a:	eb63 0509 	sbc.w	r5, r3, r9
 8002d5e:	f04f 0200 	mov.w	r2, #0
 8002d62:	f04f 0300 	mov.w	r3, #0
 8002d66:	00eb      	lsls	r3, r5, #3
 8002d68:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d6c:	00e2      	lsls	r2, r4, #3
 8002d6e:	4614      	mov	r4, r2
 8002d70:	461d      	mov	r5, r3
 8002d72:	eb14 030a 	adds.w	r3, r4, sl
 8002d76:	603b      	str	r3, [r7, #0]
 8002d78:	eb45 030b 	adc.w	r3, r5, fp
 8002d7c:	607b      	str	r3, [r7, #4]
 8002d7e:	f04f 0200 	mov.w	r2, #0
 8002d82:	f04f 0300 	mov.w	r3, #0
 8002d86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d8a:	4629      	mov	r1, r5
 8002d8c:	028b      	lsls	r3, r1, #10
 8002d8e:	4621      	mov	r1, r4
 8002d90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d94:	4621      	mov	r1, r4
 8002d96:	028a      	lsls	r2, r1, #10
 8002d98:	4610      	mov	r0, r2
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d9e:	2200      	movs	r2, #0
 8002da0:	60bb      	str	r3, [r7, #8]
 8002da2:	60fa      	str	r2, [r7, #12]
 8002da4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002da8:	f7fd fa6a 	bl	8000280 <__aeabi_uldivmod>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	4613      	mov	r3, r2
 8002db2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002db4:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <HAL_RCC_GetSysClockFreq+0x180>)
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	0c1b      	lsrs	r3, r3, #16
 8002dba:	f003 0303 	and.w	r3, r3, #3
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	005b      	lsls	r3, r3, #1
 8002dc2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002dc4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dcc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002dce:	e002      	b.n	8002dd6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dd0:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <HAL_RCC_GetSysClockFreq+0x184>)
 8002dd2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002dd4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3740      	adds	r7, #64	; 0x40
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002de2:	bf00      	nop
 8002de4:	40023800 	.word	0x40023800
 8002de8:	00f42400 	.word	0x00f42400
 8002dec:	017d7840 	.word	0x017d7840

08002df0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002df4:	4b03      	ldr	r3, [pc, #12]	; (8002e04 <HAL_RCC_GetHCLKFreq+0x14>)
 8002df6:	681b      	ldr	r3, [r3, #0]
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	20000000 	.word	0x20000000

08002e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e0c:	f7ff fff0 	bl	8002df0 <HAL_RCC_GetHCLKFreq>
 8002e10:	4602      	mov	r2, r0
 8002e12:	4b05      	ldr	r3, [pc, #20]	; (8002e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	0b5b      	lsrs	r3, r3, #13
 8002e18:	f003 0307 	and.w	r3, r3, #7
 8002e1c:	4903      	ldr	r1, [pc, #12]	; (8002e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e1e:	5ccb      	ldrb	r3, [r1, r3]
 8002e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	bd80      	pop	{r7, pc}
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	0800a9a4 	.word	0x0800a9a4

08002e30 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	220f      	movs	r2, #15
 8002e3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e40:	4b12      	ldr	r3, [pc, #72]	; (8002e8c <HAL_RCC_GetClockConfig+0x5c>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f003 0203 	and.w	r2, r3, #3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e4c:	4b0f      	ldr	r3, [pc, #60]	; (8002e8c <HAL_RCC_GetClockConfig+0x5c>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e58:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <HAL_RCC_GetClockConfig+0x5c>)
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002e64:	4b09      	ldr	r3, [pc, #36]	; (8002e8c <HAL_RCC_GetClockConfig+0x5c>)
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	08db      	lsrs	r3, r3, #3
 8002e6a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e72:	4b07      	ldr	r3, [pc, #28]	; (8002e90 <HAL_RCC_GetClockConfig+0x60>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 0207 	and.w	r2, r3, #7
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	601a      	str	r2, [r3, #0]
}
 8002e7e:	bf00      	nop
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	40023c00 	.word	0x40023c00

08002e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d101      	bne.n	8002ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e041      	b.n	8002f2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d106      	bne.n	8002ec0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eba:	6878      	ldr	r0, [r7, #4]
 8002ebc:	f000 f839 	bl	8002f32 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	3304      	adds	r3, #4
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4610      	mov	r0, r2
 8002ed4:	f000 f9ca 	bl	800326c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2201      	movs	r2, #1
 8002ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2201      	movs	r2, #1
 8002f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002f3a:	bf00      	nop
 8002f3c:	370c      	adds	r7, #12
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f44:	4770      	bx	lr
	...

08002f48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d001      	beq.n	8002f60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e044      	b.n	8002fea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2202      	movs	r2, #2
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68da      	ldr	r2, [r3, #12]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0201 	orr.w	r2, r2, #1
 8002f76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a1e      	ldr	r2, [pc, #120]	; (8002ff8 <HAL_TIM_Base_Start_IT+0xb0>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d018      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f8a:	d013      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a1a      	ldr	r2, [pc, #104]	; (8002ffc <HAL_TIM_Base_Start_IT+0xb4>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00e      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a19      	ldr	r2, [pc, #100]	; (8003000 <HAL_TIM_Base_Start_IT+0xb8>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d009      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a17      	ldr	r2, [pc, #92]	; (8003004 <HAL_TIM_Base_Start_IT+0xbc>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d004      	beq.n	8002fb4 <HAL_TIM_Base_Start_IT+0x6c>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a16      	ldr	r2, [pc, #88]	; (8003008 <HAL_TIM_Base_Start_IT+0xc0>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d111      	bne.n	8002fd8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 0307 	and.w	r3, r3, #7
 8002fbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2b06      	cmp	r3, #6
 8002fc4:	d010      	beq.n	8002fe8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	681a      	ldr	r2, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f042 0201 	orr.w	r2, r2, #1
 8002fd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002fd6:	e007      	b.n	8002fe8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f042 0201 	orr.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002fe8:	2300      	movs	r3, #0
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3714      	adds	r7, #20
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	40010000 	.word	0x40010000
 8002ffc:	40000400 	.word	0x40000400
 8003000:	40000800 	.word	0x40000800
 8003004:	40000c00 	.word	0x40000c00
 8003008:	40014000 	.word	0x40014000

0800300c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b02      	cmp	r3, #2
 8003020:	d122      	bne.n	8003068 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f003 0302 	and.w	r3, r3, #2
 800302c:	2b02      	cmp	r3, #2
 800302e:	d11b      	bne.n	8003068 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f06f 0202 	mvn.w	r2, #2
 8003038:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2201      	movs	r2, #1
 800303e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	699b      	ldr	r3, [r3, #24]
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f000 f8ee 	bl	8003230 <HAL_TIM_IC_CaptureCallback>
 8003054:	e005      	b.n	8003062 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003056:	6878      	ldr	r0, [r7, #4]
 8003058:	f000 f8e0 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 f8f1 	bl	8003244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	691b      	ldr	r3, [r3, #16]
 800306e:	f003 0304 	and.w	r3, r3, #4
 8003072:	2b04      	cmp	r3, #4
 8003074:	d122      	bne.n	80030bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	f003 0304 	and.w	r3, r3, #4
 8003080:	2b04      	cmp	r3, #4
 8003082:	d11b      	bne.n	80030bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f06f 0204 	mvn.w	r2, #4
 800308c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2202      	movs	r2, #2
 8003092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f8c4 	bl	8003230 <HAL_TIM_IC_CaptureCallback>
 80030a8:	e005      	b.n	80030b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 f8b6 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030b0:	6878      	ldr	r0, [r7, #4]
 80030b2:	f000 f8c7 	bl	8003244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2200      	movs	r2, #0
 80030ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	f003 0308 	and.w	r3, r3, #8
 80030c6:	2b08      	cmp	r3, #8
 80030c8:	d122      	bne.n	8003110 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d11b      	bne.n	8003110 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f06f 0208 	mvn.w	r2, #8
 80030e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2204      	movs	r2, #4
 80030e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	69db      	ldr	r3, [r3, #28]
 80030ee:	f003 0303 	and.w	r3, r3, #3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 f89a 	bl	8003230 <HAL_TIM_IC_CaptureCallback>
 80030fc:	e005      	b.n	800310a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 f88c 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003104:	6878      	ldr	r0, [r7, #4]
 8003106:	f000 f89d 	bl	8003244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691b      	ldr	r3, [r3, #16]
 8003116:	f003 0310 	and.w	r3, r3, #16
 800311a:	2b10      	cmp	r3, #16
 800311c:	d122      	bne.n	8003164 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	f003 0310 	and.w	r3, r3, #16
 8003128:	2b10      	cmp	r3, #16
 800312a:	d11b      	bne.n	8003164 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f06f 0210 	mvn.w	r2, #16
 8003134:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2208      	movs	r2, #8
 800313a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003146:	2b00      	cmp	r3, #0
 8003148:	d003      	beq.n	8003152 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 f870 	bl	8003230 <HAL_TIM_IC_CaptureCallback>
 8003150:	e005      	b.n	800315e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f000 f862 	bl	800321c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003158:	6878      	ldr	r0, [r7, #4]
 800315a:	f000 f873 	bl	8003244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	f003 0301 	and.w	r3, r3, #1
 800316e:	2b01      	cmp	r3, #1
 8003170:	d10e      	bne.n	8003190 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b01      	cmp	r3, #1
 800317e:	d107      	bne.n	8003190 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f06f 0201 	mvn.w	r2, #1
 8003188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7fd fbde 	bl	800094c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	691b      	ldr	r3, [r3, #16]
 8003196:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800319a:	2b80      	cmp	r3, #128	; 0x80
 800319c:	d10e      	bne.n	80031bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031a8:	2b80      	cmp	r3, #128	; 0x80
 80031aa:	d107      	bne.n	80031bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80031b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f000 f8e2 	bl	8003380 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c6:	2b40      	cmp	r3, #64	; 0x40
 80031c8:	d10e      	bne.n	80031e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031d4:	2b40      	cmp	r3, #64	; 0x40
 80031d6:	d107      	bne.n	80031e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80031e2:	6878      	ldr	r0, [r7, #4]
 80031e4:	f000 f838 	bl	8003258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	f003 0320 	and.w	r3, r3, #32
 80031f2:	2b20      	cmp	r3, #32
 80031f4:	d10e      	bne.n	8003214 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f003 0320 	and.w	r3, r3, #32
 8003200:	2b20      	cmp	r3, #32
 8003202:	d107      	bne.n	8003214 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f06f 0220 	mvn.w	r2, #32
 800320c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800320e:	6878      	ldr	r0, [r7, #4]
 8003210:	f000 f8ac 	bl	800336c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003214:	bf00      	nop
 8003216:	3708      	adds	r7, #8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr

08003258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003260:	bf00      	nop
 8003262:	370c      	adds	r7, #12
 8003264:	46bd      	mov	sp, r7
 8003266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326a:	4770      	bx	lr

0800326c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	4a34      	ldr	r2, [pc, #208]	; (8003350 <TIM_Base_SetConfig+0xe4>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d00f      	beq.n	80032a4 <TIM_Base_SetConfig+0x38>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800328a:	d00b      	beq.n	80032a4 <TIM_Base_SetConfig+0x38>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4a31      	ldr	r2, [pc, #196]	; (8003354 <TIM_Base_SetConfig+0xe8>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d007      	beq.n	80032a4 <TIM_Base_SetConfig+0x38>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4a30      	ldr	r2, [pc, #192]	; (8003358 <TIM_Base_SetConfig+0xec>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d003      	beq.n	80032a4 <TIM_Base_SetConfig+0x38>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4a2f      	ldr	r2, [pc, #188]	; (800335c <TIM_Base_SetConfig+0xf0>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d108      	bne.n	80032b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	68fa      	ldr	r2, [r7, #12]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a25      	ldr	r2, [pc, #148]	; (8003350 <TIM_Base_SetConfig+0xe4>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d01b      	beq.n	80032f6 <TIM_Base_SetConfig+0x8a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032c4:	d017      	beq.n	80032f6 <TIM_Base_SetConfig+0x8a>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a22      	ldr	r2, [pc, #136]	; (8003354 <TIM_Base_SetConfig+0xe8>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d013      	beq.n	80032f6 <TIM_Base_SetConfig+0x8a>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a21      	ldr	r2, [pc, #132]	; (8003358 <TIM_Base_SetConfig+0xec>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d00f      	beq.n	80032f6 <TIM_Base_SetConfig+0x8a>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a20      	ldr	r2, [pc, #128]	; (800335c <TIM_Base_SetConfig+0xf0>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d00b      	beq.n	80032f6 <TIM_Base_SetConfig+0x8a>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a1f      	ldr	r2, [pc, #124]	; (8003360 <TIM_Base_SetConfig+0xf4>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d007      	beq.n	80032f6 <TIM_Base_SetConfig+0x8a>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a1e      	ldr	r2, [pc, #120]	; (8003364 <TIM_Base_SetConfig+0xf8>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d003      	beq.n	80032f6 <TIM_Base_SetConfig+0x8a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a1d      	ldr	r2, [pc, #116]	; (8003368 <TIM_Base_SetConfig+0xfc>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d108      	bne.n	8003308 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	68fa      	ldr	r2, [r7, #12]
 8003304:	4313      	orrs	r3, r2
 8003306:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	4313      	orrs	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	689a      	ldr	r2, [r3, #8]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	4a08      	ldr	r2, [pc, #32]	; (8003350 <TIM_Base_SetConfig+0xe4>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d103      	bne.n	800333c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	691a      	ldr	r2, [r3, #16]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2201      	movs	r2, #1
 8003340:	615a      	str	r2, [r3, #20]
}
 8003342:	bf00      	nop
 8003344:	3714      	adds	r7, #20
 8003346:	46bd      	mov	sp, r7
 8003348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334c:	4770      	bx	lr
 800334e:	bf00      	nop
 8003350:	40010000 	.word	0x40010000
 8003354:	40000400 	.word	0x40000400
 8003358:	40000800 	.word	0x40000800
 800335c:	40000c00 	.word	0x40000c00
 8003360:	40014000 	.word	0x40014000
 8003364:	40014400 	.word	0x40014400
 8003368:	40014800 	.word	0x40014800

0800336c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003374:	bf00      	nop
 8003376:	370c      	adds	r7, #12
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003380:	b480      	push	{r7}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003388:	bf00      	nop
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003394:	b084      	sub	sp, #16
 8003396:	b580      	push	{r7, lr}
 8003398:	b084      	sub	sp, #16
 800339a:	af00      	add	r7, sp, #0
 800339c:	6078      	str	r0, [r7, #4]
 800339e:	f107 001c 	add.w	r0, r7, #28
 80033a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80033a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d122      	bne.n	80033f2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80033c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80033d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d105      	bne.n	80033e6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f001 fb1c 	bl	8004a24 <USB_CoreReset>
 80033ec:	4603      	mov	r3, r0
 80033ee:	73fb      	strb	r3, [r7, #15]
 80033f0:	e01a      	b.n	8003428 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f001 fb10 	bl	8004a24 <USB_CoreReset>
 8003404:	4603      	mov	r3, r0
 8003406:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003408:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800340a:	2b00      	cmp	r3, #0
 800340c:	d106      	bne.n	800341c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003412:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	639a      	str	r2, [r3, #56]	; 0x38
 800341a:	e005      	b.n	8003428 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003420:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342a:	2b01      	cmp	r3, #1
 800342c:	d10b      	bne.n	8003446 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	689b      	ldr	r3, [r3, #8]
 8003432:	f043 0206 	orr.w	r2, r3, #6
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	f043 0220 	orr.w	r2, r3, #32
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003446:	7bfb      	ldrb	r3, [r7, #15]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003452:	b004      	add	sp, #16
 8003454:	4770      	bx	lr
	...

08003458 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003458:	b480      	push	{r7}
 800345a:	b087      	sub	sp, #28
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	4613      	mov	r3, r2
 8003464:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003466:	79fb      	ldrb	r3, [r7, #7]
 8003468:	2b02      	cmp	r3, #2
 800346a:	d165      	bne.n	8003538 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	4a41      	ldr	r2, [pc, #260]	; (8003574 <USB_SetTurnaroundTime+0x11c>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d906      	bls.n	8003482 <USB_SetTurnaroundTime+0x2a>
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	4a40      	ldr	r2, [pc, #256]	; (8003578 <USB_SetTurnaroundTime+0x120>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d202      	bcs.n	8003482 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800347c:	230f      	movs	r3, #15
 800347e:	617b      	str	r3, [r7, #20]
 8003480:	e062      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4a3c      	ldr	r2, [pc, #240]	; (8003578 <USB_SetTurnaroundTime+0x120>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d306      	bcc.n	8003498 <USB_SetTurnaroundTime+0x40>
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	4a3b      	ldr	r2, [pc, #236]	; (800357c <USB_SetTurnaroundTime+0x124>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d202      	bcs.n	8003498 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003492:	230e      	movs	r3, #14
 8003494:	617b      	str	r3, [r7, #20]
 8003496:	e057      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	4a38      	ldr	r2, [pc, #224]	; (800357c <USB_SetTurnaroundTime+0x124>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d306      	bcc.n	80034ae <USB_SetTurnaroundTime+0x56>
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	4a37      	ldr	r2, [pc, #220]	; (8003580 <USB_SetTurnaroundTime+0x128>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d202      	bcs.n	80034ae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80034a8:	230d      	movs	r3, #13
 80034aa:	617b      	str	r3, [r7, #20]
 80034ac:	e04c      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	4a33      	ldr	r2, [pc, #204]	; (8003580 <USB_SetTurnaroundTime+0x128>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d306      	bcc.n	80034c4 <USB_SetTurnaroundTime+0x6c>
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	4a32      	ldr	r2, [pc, #200]	; (8003584 <USB_SetTurnaroundTime+0x12c>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d802      	bhi.n	80034c4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80034be:	230c      	movs	r3, #12
 80034c0:	617b      	str	r3, [r7, #20]
 80034c2:	e041      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	4a2f      	ldr	r2, [pc, #188]	; (8003584 <USB_SetTurnaroundTime+0x12c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d906      	bls.n	80034da <USB_SetTurnaroundTime+0x82>
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4a2e      	ldr	r2, [pc, #184]	; (8003588 <USB_SetTurnaroundTime+0x130>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d802      	bhi.n	80034da <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80034d4:	230b      	movs	r3, #11
 80034d6:	617b      	str	r3, [r7, #20]
 80034d8:	e036      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	4a2a      	ldr	r2, [pc, #168]	; (8003588 <USB_SetTurnaroundTime+0x130>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d906      	bls.n	80034f0 <USB_SetTurnaroundTime+0x98>
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	4a29      	ldr	r2, [pc, #164]	; (800358c <USB_SetTurnaroundTime+0x134>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d802      	bhi.n	80034f0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80034ea:	230a      	movs	r3, #10
 80034ec:	617b      	str	r3, [r7, #20]
 80034ee:	e02b      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	4a26      	ldr	r2, [pc, #152]	; (800358c <USB_SetTurnaroundTime+0x134>)
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d906      	bls.n	8003506 <USB_SetTurnaroundTime+0xae>
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	4a25      	ldr	r2, [pc, #148]	; (8003590 <USB_SetTurnaroundTime+0x138>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d202      	bcs.n	8003506 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003500:	2309      	movs	r3, #9
 8003502:	617b      	str	r3, [r7, #20]
 8003504:	e020      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	4a21      	ldr	r2, [pc, #132]	; (8003590 <USB_SetTurnaroundTime+0x138>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d306      	bcc.n	800351c <USB_SetTurnaroundTime+0xc4>
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	4a20      	ldr	r2, [pc, #128]	; (8003594 <USB_SetTurnaroundTime+0x13c>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d802      	bhi.n	800351c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003516:	2308      	movs	r3, #8
 8003518:	617b      	str	r3, [r7, #20]
 800351a:	e015      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	4a1d      	ldr	r2, [pc, #116]	; (8003594 <USB_SetTurnaroundTime+0x13c>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d906      	bls.n	8003532 <USB_SetTurnaroundTime+0xda>
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	4a1c      	ldr	r2, [pc, #112]	; (8003598 <USB_SetTurnaroundTime+0x140>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d202      	bcs.n	8003532 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800352c:	2307      	movs	r3, #7
 800352e:	617b      	str	r3, [r7, #20]
 8003530:	e00a      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003532:	2306      	movs	r3, #6
 8003534:	617b      	str	r3, [r7, #20]
 8003536:	e007      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003538:	79fb      	ldrb	r3, [r7, #7]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d102      	bne.n	8003544 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800353e:	2309      	movs	r3, #9
 8003540:	617b      	str	r3, [r7, #20]
 8003542:	e001      	b.n	8003548 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003544:	2309      	movs	r3, #9
 8003546:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	68da      	ldr	r2, [r3, #12]
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	029b      	lsls	r3, r3, #10
 800355c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8003560:	431a      	orrs	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	371c      	adds	r7, #28
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr
 8003574:	00d8acbf 	.word	0x00d8acbf
 8003578:	00e4e1c0 	.word	0x00e4e1c0
 800357c:	00f42400 	.word	0x00f42400
 8003580:	01067380 	.word	0x01067380
 8003584:	011a499f 	.word	0x011a499f
 8003588:	01312cff 	.word	0x01312cff
 800358c:	014ca43f 	.word	0x014ca43f
 8003590:	016e3600 	.word	0x016e3600
 8003594:	01a6ab1f 	.word	0x01a6ab1f
 8003598:	01e84800 	.word	0x01e84800

0800359c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f043 0201 	orr.w	r2, r3, #1
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	370c      	adds	r7, #12
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr

080035be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80035be:	b480      	push	{r7}
 80035c0:	b083      	sub	sp, #12
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f023 0201 	bic.w	r2, r3, #1
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
 80035e8:	460b      	mov	r3, r1
 80035ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80035ec:	2300      	movs	r3, #0
 80035ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80035fc:	78fb      	ldrb	r3, [r7, #3]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d115      	bne.n	800362e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800360e:	2001      	movs	r0, #1
 8003610:	f7fd fb70 	bl	8000cf4 <HAL_Delay>
      ms++;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	3301      	adds	r3, #1
 8003618:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f001 f972 	bl	8004904 <USB_GetMode>
 8003620:	4603      	mov	r3, r0
 8003622:	2b01      	cmp	r3, #1
 8003624:	d01e      	beq.n	8003664 <USB_SetCurrentMode+0x84>
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b31      	cmp	r3, #49	; 0x31
 800362a:	d9f0      	bls.n	800360e <USB_SetCurrentMode+0x2e>
 800362c:	e01a      	b.n	8003664 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800362e:	78fb      	ldrb	r3, [r7, #3]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d115      	bne.n	8003660 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003640:	2001      	movs	r0, #1
 8003642:	f7fd fb57 	bl	8000cf4 <HAL_Delay>
      ms++;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	3301      	adds	r3, #1
 800364a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f001 f959 	bl	8004904 <USB_GetMode>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <USB_SetCurrentMode+0x84>
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2b31      	cmp	r3, #49	; 0x31
 800365c:	d9f0      	bls.n	8003640 <USB_SetCurrentMode+0x60>
 800365e:	e001      	b.n	8003664 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	e005      	b.n	8003670 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2b32      	cmp	r3, #50	; 0x32
 8003668:	d101      	bne.n	800366e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e000      	b.n	8003670 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003678:	b084      	sub	sp, #16
 800367a:	b580      	push	{r7, lr}
 800367c:	b086      	sub	sp, #24
 800367e:	af00      	add	r7, sp, #0
 8003680:	6078      	str	r0, [r7, #4]
 8003682:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003686:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800368a:	2300      	movs	r3, #0
 800368c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003692:	2300      	movs	r3, #0
 8003694:	613b      	str	r3, [r7, #16]
 8003696:	e009      	b.n	80036ac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	3340      	adds	r3, #64	; 0x40
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	4413      	add	r3, r2
 80036a2:	2200      	movs	r2, #0
 80036a4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	3301      	adds	r3, #1
 80036aa:	613b      	str	r3, [r7, #16]
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b0e      	cmp	r3, #14
 80036b0:	d9f2      	bls.n	8003698 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80036b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d11c      	bne.n	80036f2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80036c6:	f043 0302 	orr.w	r3, r3, #2
 80036ca:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036dc:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	639a      	str	r2, [r3, #56]	; 0x38
 80036f0:	e00b      	b.n	800370a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003702:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003710:	461a      	mov	r2, r3
 8003712:	2300      	movs	r3, #0
 8003714:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800371c:	4619      	mov	r1, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003724:	461a      	mov	r2, r3
 8003726:	680b      	ldr	r3, [r1, #0]
 8003728:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800372a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800372c:	2b01      	cmp	r3, #1
 800372e:	d10c      	bne.n	800374a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003732:	2b00      	cmp	r3, #0
 8003734:	d104      	bne.n	8003740 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003736:	2100      	movs	r1, #0
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f000 f945 	bl	80039c8 <USB_SetDevSpeed>
 800373e:	e008      	b.n	8003752 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003740:	2101      	movs	r1, #1
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f940 	bl	80039c8 <USB_SetDevSpeed>
 8003748:	e003      	b.n	8003752 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800374a:	2103      	movs	r1, #3
 800374c:	6878      	ldr	r0, [r7, #4]
 800374e:	f000 f93b 	bl	80039c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003752:	2110      	movs	r1, #16
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f000 f8f3 	bl	8003940 <USB_FlushTxFifo>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 f90f 	bl	8003988 <USB_FlushRxFifo>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800377a:	461a      	mov	r2, r3
 800377c:	2300      	movs	r3, #0
 800377e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003786:	461a      	mov	r2, r3
 8003788:	2300      	movs	r3, #0
 800378a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003792:	461a      	mov	r2, r3
 8003794:	2300      	movs	r3, #0
 8003796:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003798:	2300      	movs	r3, #0
 800379a:	613b      	str	r3, [r7, #16]
 800379c:	e043      	b.n	8003826 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	015a      	lsls	r2, r3, #5
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	4413      	add	r3, r2
 80037a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80037b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037b4:	d118      	bne.n	80037e8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10a      	bne.n	80037d2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	015a      	lsls	r2, r3, #5
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4413      	add	r3, r2
 80037c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037c8:	461a      	mov	r2, r3
 80037ca:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80037ce:	6013      	str	r3, [r2, #0]
 80037d0:	e013      	b.n	80037fa <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	015a      	lsls	r2, r3, #5
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	4413      	add	r3, r2
 80037da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037de:	461a      	mov	r2, r3
 80037e0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80037e4:	6013      	str	r3, [r2, #0]
 80037e6:	e008      	b.n	80037fa <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	015a      	lsls	r2, r3, #5
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	4413      	add	r3, r2
 80037f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037f4:	461a      	mov	r2, r3
 80037f6:	2300      	movs	r3, #0
 80037f8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	015a      	lsls	r2, r3, #5
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	4413      	add	r3, r2
 8003802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003806:	461a      	mov	r2, r3
 8003808:	2300      	movs	r3, #0
 800380a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	015a      	lsls	r2, r3, #5
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	4413      	add	r3, r2
 8003814:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003818:	461a      	mov	r2, r3
 800381a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800381e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	3301      	adds	r3, #1
 8003824:	613b      	str	r3, [r7, #16]
 8003826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003828:	693a      	ldr	r2, [r7, #16]
 800382a:	429a      	cmp	r2, r3
 800382c:	d3b7      	bcc.n	800379e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800382e:	2300      	movs	r3, #0
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	e043      	b.n	80038bc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	015a      	lsls	r2, r3, #5
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4413      	add	r3, r2
 800383c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003846:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800384a:	d118      	bne.n	800387e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d10a      	bne.n	8003868 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	015a      	lsls	r2, r3, #5
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4413      	add	r3, r2
 800385a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800385e:	461a      	mov	r2, r3
 8003860:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003864:	6013      	str	r3, [r2, #0]
 8003866:	e013      	b.n	8003890 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	015a      	lsls	r2, r3, #5
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	4413      	add	r3, r2
 8003870:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003874:	461a      	mov	r2, r3
 8003876:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800387a:	6013      	str	r3, [r2, #0]
 800387c:	e008      	b.n	8003890 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	015a      	lsls	r2, r3, #5
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	4413      	add	r3, r2
 8003886:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800388a:	461a      	mov	r2, r3
 800388c:	2300      	movs	r3, #0
 800388e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	015a      	lsls	r2, r3, #5
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4413      	add	r3, r2
 8003898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800389c:	461a      	mov	r2, r3
 800389e:	2300      	movs	r3, #0
 80038a0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80038a2:	693b      	ldr	r3, [r7, #16]
 80038a4:	015a      	lsls	r2, r3, #5
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	4413      	add	r3, r2
 80038aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038ae:	461a      	mov	r2, r3
 80038b0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80038b4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	3301      	adds	r3, #1
 80038ba:	613b      	str	r3, [r7, #16]
 80038bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038be:	693a      	ldr	r2, [r7, #16]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d3b7      	bcc.n	8003834 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038ca:	691b      	ldr	r3, [r3, #16]
 80038cc:	68fa      	ldr	r2, [r7, #12]
 80038ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80038d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80038d6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80038e4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80038e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d105      	bne.n	80038f8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	699b      	ldr	r3, [r3, #24]
 80038f0:	f043 0210 	orr.w	r2, r3, #16
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	699a      	ldr	r2, [r3, #24]
 80038fc:	4b0f      	ldr	r3, [pc, #60]	; (800393c <USB_DevInit+0x2c4>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	687a      	ldr	r2, [r7, #4]
 8003902:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003906:	2b00      	cmp	r3, #0
 8003908:	d005      	beq.n	8003916 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	f043 0208 	orr.w	r2, r3, #8
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003916:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003918:	2b01      	cmp	r3, #1
 800391a:	d107      	bne.n	800392c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	699b      	ldr	r3, [r3, #24]
 8003920:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003924:	f043 0304 	orr.w	r3, r3, #4
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800392c:	7dfb      	ldrb	r3, [r7, #23]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003938:	b004      	add	sp, #16
 800393a:	4770      	bx	lr
 800393c:	803c3800 	.word	0x803c3800

08003940 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800394a:	2300      	movs	r3, #0
 800394c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	019b      	lsls	r3, r3, #6
 8003952:	f043 0220 	orr.w	r2, r3, #32
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	3301      	adds	r3, #1
 800395e:	60fb      	str	r3, [r7, #12]
 8003960:	4a08      	ldr	r2, [pc, #32]	; (8003984 <USB_FlushTxFifo+0x44>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d901      	bls.n	800396a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e006      	b.n	8003978 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	f003 0320 	and.w	r3, r3, #32
 8003972:	2b20      	cmp	r3, #32
 8003974:	d0f1      	beq.n	800395a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8003976:	2300      	movs	r3, #0
}
 8003978:	4618      	mov	r0, r3
 800397a:	3714      	adds	r7, #20
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr
 8003984:	00030d40 	.word	0x00030d40

08003988 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003990:	2300      	movs	r3, #0
 8003992:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2210      	movs	r2, #16
 8003998:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	3301      	adds	r3, #1
 800399e:	60fb      	str	r3, [r7, #12]
 80039a0:	4a08      	ldr	r2, [pc, #32]	; (80039c4 <USB_FlushRxFifo+0x3c>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d901      	bls.n	80039aa <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e006      	b.n	80039b8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	691b      	ldr	r3, [r3, #16]
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	2b10      	cmp	r3, #16
 80039b4:	d0f1      	beq.n	800399a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80039b6:	2300      	movs	r3, #0
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3714      	adds	r7, #20
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr
 80039c4:	00030d40 	.word	0x00030d40

080039c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	460b      	mov	r3, r1
 80039d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	78fb      	ldrb	r3, [r7, #3]
 80039e2:	68f9      	ldr	r1, [r7, #12]
 80039e4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80039e8:	4313      	orrs	r3, r2
 80039ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr

080039fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80039fa:	b480      	push	{r7}
 80039fc:	b087      	sub	sp, #28
 80039fe:	af00      	add	r7, sp, #0
 8003a00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 0306 	and.w	r3, r3, #6
 8003a12:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d102      	bne.n	8003a20 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	75fb      	strb	r3, [r7, #23]
 8003a1e:	e00a      	b.n	8003a36 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	2b02      	cmp	r3, #2
 8003a24:	d002      	beq.n	8003a2c <USB_GetDevSpeed+0x32>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b06      	cmp	r3, #6
 8003a2a:	d102      	bne.n	8003a32 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003a2c:	2302      	movs	r3, #2
 8003a2e:	75fb      	strb	r3, [r7, #23]
 8003a30:	e001      	b.n	8003a36 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8003a32:	230f      	movs	r3, #15
 8003a34:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003a36:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	371c      	adds	r7, #28
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a42:	4770      	bx	lr

08003a44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b085      	sub	sp, #20
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	785b      	ldrb	r3, [r3, #1]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d13a      	bne.n	8003ad6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a66:	69da      	ldr	r2, [r3, #28]
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	f003 030f 	and.w	r3, r3, #15
 8003a70:	2101      	movs	r1, #1
 8003a72:	fa01 f303 	lsl.w	r3, r1, r3
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	68f9      	ldr	r1, [r7, #12]
 8003a7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	015a      	lsls	r2, r3, #5
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	4413      	add	r3, r2
 8003a8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d155      	bne.n	8003b44 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	015a      	lsls	r2, r3, #5
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	78db      	ldrb	r3, [r3, #3]
 8003ab2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003ab4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	059b      	lsls	r3, r3, #22
 8003aba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003abc:	4313      	orrs	r3, r2
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	0151      	lsls	r1, r2, #5
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	440a      	add	r2, r1
 8003ac6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ace:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ad2:	6013      	str	r3, [r2, #0]
 8003ad4:	e036      	b.n	8003b44 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003adc:	69da      	ldr	r2, [r3, #28]
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	781b      	ldrb	r3, [r3, #0]
 8003ae2:	f003 030f 	and.w	r3, r3, #15
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8003aec:	041b      	lsls	r3, r3, #16
 8003aee:	68f9      	ldr	r1, [r7, #12]
 8003af0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003af4:	4313      	orrs	r3, r2
 8003af6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	015a      	lsls	r2, r3, #5
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4413      	add	r3, r2
 8003b00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d11a      	bne.n	8003b44 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	015a      	lsls	r2, r3, #5
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4413      	add	r3, r2
 8003b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	78db      	ldrb	r3, [r3, #3]
 8003b28:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003b2a:	430b      	orrs	r3, r1
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	0151      	lsls	r1, r2, #5
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	440a      	add	r2, r1
 8003b36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003b3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b42:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3714      	adds	r7, #20
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
	...

08003b54 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	785b      	ldrb	r3, [r3, #1]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d161      	bne.n	8003c34 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	015a      	lsls	r2, r3, #5
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4413      	add	r3, r2
 8003b78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b86:	d11f      	bne.n	8003bc8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	015a      	lsls	r2, r3, #5
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	4413      	add	r3, r2
 8003b90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	0151      	lsls	r1, r2, #5
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	440a      	add	r2, r1
 8003b9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003ba2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003ba6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	015a      	lsls	r2, r3, #5
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4413      	add	r3, r2
 8003bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68ba      	ldr	r2, [r7, #8]
 8003bb8:	0151      	lsls	r1, r2, #5
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	440a      	add	r2, r1
 8003bbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003bc2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003bc6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	781b      	ldrb	r3, [r3, #0]
 8003bd4:	f003 030f 	and.w	r3, r3, #15
 8003bd8:	2101      	movs	r1, #1
 8003bda:	fa01 f303 	lsl.w	r3, r1, r3
 8003bde:	b29b      	uxth	r3, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	68f9      	ldr	r1, [r7, #12]
 8003be4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003be8:	4013      	ands	r3, r2
 8003bea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bf2:	69da      	ldr	r2, [r3, #28]
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	781b      	ldrb	r3, [r3, #0]
 8003bf8:	f003 030f 	and.w	r3, r3, #15
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003c02:	b29b      	uxth	r3, r3
 8003c04:	43db      	mvns	r3, r3
 8003c06:	68f9      	ldr	r1, [r7, #12]
 8003c08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	015a      	lsls	r2, r3, #5
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	4413      	add	r3, r2
 8003c18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	0159      	lsls	r1, r3, #5
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	440b      	add	r3, r1
 8003c26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4b35      	ldr	r3, [pc, #212]	; (8003d04 <USB_DeactivateEndpoint+0x1b0>)
 8003c2e:	4013      	ands	r3, r2
 8003c30:	600b      	str	r3, [r1, #0]
 8003c32:	e060      	b.n	8003cf6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	015a      	lsls	r2, r3, #5
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c4a:	d11f      	bne.n	8003c8c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	015a      	lsls	r2, r3, #5
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	4413      	add	r3, r2
 8003c54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	0151      	lsls	r1, r2, #5
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	440a      	add	r2, r1
 8003c62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003c6a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	015a      	lsls	r2, r3, #5
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	4413      	add	r3, r2
 8003c74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68ba      	ldr	r2, [r7, #8]
 8003c7c:	0151      	lsls	r1, r2, #5
 8003c7e:	68fa      	ldr	r2, [r7, #12]
 8003c80:	440a      	add	r2, r1
 8003c82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003c86:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c8a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	f003 030f 	and.w	r3, r3, #15
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca2:	041b      	lsls	r3, r3, #16
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	68f9      	ldr	r1, [r7, #12]
 8003ca8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cac:	4013      	ands	r3, r2
 8003cae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003cb6:	69da      	ldr	r2, [r3, #28]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	f003 030f 	and.w	r3, r3, #15
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc6:	041b      	lsls	r3, r3, #16
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	68f9      	ldr	r1, [r7, #12]
 8003ccc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	015a      	lsls	r2, r3, #5
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	4413      	add	r3, r2
 8003cdc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ce0:	681a      	ldr	r2, [r3, #0]
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	0159      	lsls	r1, r3, #5
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	440b      	add	r3, r1
 8003cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cee:	4619      	mov	r1, r3
 8003cf0:	4b05      	ldr	r3, [pc, #20]	; (8003d08 <USB_DeactivateEndpoint+0x1b4>)
 8003cf2:	4013      	ands	r3, r2
 8003cf4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	ec337800 	.word	0xec337800
 8003d08:	eff37800 	.word	0xeff37800

08003d0c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	; 0x28
 8003d10:	af02      	add	r7, sp, #8
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	4613      	mov	r3, r2
 8003d18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	785b      	ldrb	r3, [r3, #1]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	f040 815c 	bne.w	8003fe6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d132      	bne.n	8003d9c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	015a      	lsls	r2, r3, #5
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	0151      	lsls	r1, r2, #5
 8003d48:	69fa      	ldr	r2, [r7, #28]
 8003d4a:	440a      	add	r2, r1
 8003d4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003d54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003d58:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	015a      	lsls	r2, r3, #5
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	4413      	add	r3, r2
 8003d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	0151      	lsls	r1, r2, #5
 8003d6c:	69fa      	ldr	r2, [r7, #28]
 8003d6e:	440a      	add	r2, r1
 8003d70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003d78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	015a      	lsls	r2, r3, #5
 8003d7e:	69fb      	ldr	r3, [r7, #28]
 8003d80:	4413      	add	r3, r2
 8003d82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d86:	691b      	ldr	r3, [r3, #16]
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	0151      	lsls	r1, r2, #5
 8003d8c:	69fa      	ldr	r2, [r7, #28]
 8003d8e:	440a      	add	r2, r1
 8003d90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003d94:	0cdb      	lsrs	r3, r3, #19
 8003d96:	04db      	lsls	r3, r3, #19
 8003d98:	6113      	str	r3, [r2, #16]
 8003d9a:	e074      	b.n	8003e86 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	015a      	lsls	r2, r3, #5
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	4413      	add	r3, r2
 8003da4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	0151      	lsls	r1, r2, #5
 8003dae:	69fa      	ldr	r2, [r7, #28]
 8003db0:	440a      	add	r2, r1
 8003db2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003db6:	0cdb      	lsrs	r3, r3, #19
 8003db8:	04db      	lsls	r3, r3, #19
 8003dba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	015a      	lsls	r2, r3, #5
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	0151      	lsls	r1, r2, #5
 8003dce:	69fa      	ldr	r2, [r7, #28]
 8003dd0:	440a      	add	r2, r1
 8003dd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003dd6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8003dda:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8003dde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	015a      	lsls	r2, r3, #5
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	4413      	add	r3, r2
 8003de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003dec:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	6959      	ldr	r1, [r3, #20]
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	689b      	ldr	r3, [r3, #8]
 8003df6:	440b      	add	r3, r1
 8003df8:	1e59      	subs	r1, r3, #1
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e02:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8003e04:	4b9d      	ldr	r3, [pc, #628]	; (800407c <USB_EPStartXfer+0x370>)
 8003e06:	400b      	ands	r3, r1
 8003e08:	69b9      	ldr	r1, [r7, #24]
 8003e0a:	0148      	lsls	r0, r1, #5
 8003e0c:	69f9      	ldr	r1, [r7, #28]
 8003e0e:	4401      	add	r1, r0
 8003e10:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8003e14:	4313      	orrs	r3, r2
 8003e16:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8003e18:	69bb      	ldr	r3, [r7, #24]
 8003e1a:	015a      	lsls	r2, r3, #5
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	4413      	add	r3, r2
 8003e20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e24:	691a      	ldr	r2, [r3, #16]
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	695b      	ldr	r3, [r3, #20]
 8003e2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e2e:	69b9      	ldr	r1, [r7, #24]
 8003e30:	0148      	lsls	r0, r1, #5
 8003e32:	69f9      	ldr	r1, [r7, #28]
 8003e34:	4401      	add	r1, r0
 8003e36:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	78db      	ldrb	r3, [r3, #3]
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d11f      	bne.n	8003e86 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	015a      	lsls	r2, r3, #5
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	4413      	add	r3, r2
 8003e4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	0151      	lsls	r1, r2, #5
 8003e58:	69fa      	ldr	r2, [r7, #28]
 8003e5a:	440a      	add	r2, r1
 8003e5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003e60:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8003e64:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	015a      	lsls	r2, r3, #5
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	0151      	lsls	r1, r2, #5
 8003e78:	69fa      	ldr	r2, [r7, #28]
 8003e7a:	440a      	add	r2, r1
 8003e7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003e80:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003e84:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8003e86:	79fb      	ldrb	r3, [r7, #7]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d14b      	bne.n	8003f24 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d009      	beq.n	8003ea8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	015a      	lsls	r2, r3, #5
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	78db      	ldrb	r3, [r3, #3]
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d128      	bne.n	8003f02 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d110      	bne.n	8003ee2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	015a      	lsls	r2, r3, #5
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	4413      	add	r3, r2
 8003ec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	0151      	lsls	r1, r2, #5
 8003ed2:	69fa      	ldr	r2, [r7, #28]
 8003ed4:	440a      	add	r2, r1
 8003ed6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003eda:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	e00f      	b.n	8003f02 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	015a      	lsls	r2, r3, #5
 8003ee6:	69fb      	ldr	r3, [r7, #28]
 8003ee8:	4413      	add	r3, r2
 8003eea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	0151      	lsls	r1, r2, #5
 8003ef4:	69fa      	ldr	r2, [r7, #28]
 8003ef6:	440a      	add	r2, r1
 8003ef8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003efc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f00:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003f02:	69bb      	ldr	r3, [r7, #24]
 8003f04:	015a      	lsls	r2, r3, #5
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	4413      	add	r3, r2
 8003f0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	0151      	lsls	r1, r2, #5
 8003f14:	69fa      	ldr	r2, [r7, #28]
 8003f16:	440a      	add	r2, r1
 8003f18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f1c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003f20:	6013      	str	r3, [r2, #0]
 8003f22:	e12f      	b.n	8004184 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	015a      	lsls	r2, r3, #5
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	69ba      	ldr	r2, [r7, #24]
 8003f34:	0151      	lsls	r1, r2, #5
 8003f36:	69fa      	ldr	r2, [r7, #28]
 8003f38:	440a      	add	r2, r1
 8003f3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f3e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8003f42:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	78db      	ldrb	r3, [r3, #3]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d015      	beq.n	8003f78 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	695b      	ldr	r3, [r3, #20]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	f000 8117 	beq.w	8004184 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	f003 030f 	and.w	r3, r3, #15
 8003f66:	2101      	movs	r1, #1
 8003f68:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6c:	69f9      	ldr	r1, [r7, #28]
 8003f6e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f72:	4313      	orrs	r3, r2
 8003f74:	634b      	str	r3, [r1, #52]	; 0x34
 8003f76:	e105      	b.n	8004184 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8003f78:	69fb      	ldr	r3, [r7, #28]
 8003f7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d110      	bne.n	8003faa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8003f88:	69bb      	ldr	r3, [r7, #24]
 8003f8a:	015a      	lsls	r2, r3, #5
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	0151      	lsls	r1, r2, #5
 8003f9a:	69fa      	ldr	r2, [r7, #28]
 8003f9c:	440a      	add	r2, r1
 8003f9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fa2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003fa6:	6013      	str	r3, [r2, #0]
 8003fa8:	e00f      	b.n	8003fca <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	015a      	lsls	r2, r3, #5
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	4413      	add	r3, r2
 8003fb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	0151      	lsls	r1, r2, #5
 8003fbc:	69fa      	ldr	r2, [r7, #28]
 8003fbe:	440a      	add	r2, r1
 8003fc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003fc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fc8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	68d9      	ldr	r1, [r3, #12]
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	781a      	ldrb	r2, [r3, #0]
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	b298      	uxth	r0, r3
 8003fd8:	79fb      	ldrb	r3, [r7, #7]
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	4603      	mov	r3, r0
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 fa2b 	bl	800443a <USB_WritePacket>
 8003fe4:	e0ce      	b.n	8004184 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	015a      	lsls	r2, r3, #5
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	4413      	add	r3, r2
 8003fee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	69ba      	ldr	r2, [r7, #24]
 8003ff6:	0151      	lsls	r1, r2, #5
 8003ff8:	69fa      	ldr	r2, [r7, #28]
 8003ffa:	440a      	add	r2, r1
 8003ffc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004000:	0cdb      	lsrs	r3, r3, #19
 8004002:	04db      	lsls	r3, r3, #19
 8004004:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	015a      	lsls	r2, r3, #5
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	4413      	add	r3, r2
 800400e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	69ba      	ldr	r2, [r7, #24]
 8004016:	0151      	lsls	r1, r2, #5
 8004018:	69fa      	ldr	r2, [r7, #28]
 800401a:	440a      	add	r2, r1
 800401c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004020:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004024:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004028:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	695b      	ldr	r3, [r3, #20]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d126      	bne.n	8004080 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	015a      	lsls	r2, r3, #5
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	4413      	add	r3, r2
 800403a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800403e:	691a      	ldr	r2, [r3, #16]
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004048:	69b9      	ldr	r1, [r7, #24]
 800404a:	0148      	lsls	r0, r1, #5
 800404c:	69f9      	ldr	r1, [r7, #28]
 800404e:	4401      	add	r1, r0
 8004050:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004054:	4313      	orrs	r3, r2
 8004056:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	015a      	lsls	r2, r3, #5
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	4413      	add	r3, r2
 8004060:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004064:	691b      	ldr	r3, [r3, #16]
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	0151      	lsls	r1, r2, #5
 800406a:	69fa      	ldr	r2, [r7, #28]
 800406c:	440a      	add	r2, r1
 800406e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004072:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004076:	6113      	str	r3, [r2, #16]
 8004078:	e036      	b.n	80040e8 <USB_EPStartXfer+0x3dc>
 800407a:	bf00      	nop
 800407c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	695a      	ldr	r2, [r3, #20]
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	4413      	add	r3, r2
 800408a:	1e5a      	subs	r2, r3, #1
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	fbb2 f3f3 	udiv	r3, r2, r3
 8004094:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	015a      	lsls	r2, r3, #5
 800409a:	69fb      	ldr	r3, [r7, #28]
 800409c:	4413      	add	r3, r2
 800409e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	8afb      	ldrh	r3, [r7, #22]
 80040a6:	04d9      	lsls	r1, r3, #19
 80040a8:	4b39      	ldr	r3, [pc, #228]	; (8004190 <USB_EPStartXfer+0x484>)
 80040aa:	400b      	ands	r3, r1
 80040ac:	69b9      	ldr	r1, [r7, #24]
 80040ae:	0148      	lsls	r0, r1, #5
 80040b0:	69f9      	ldr	r1, [r7, #28]
 80040b2:	4401      	add	r1, r0
 80040b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80040b8:	4313      	orrs	r3, r2
 80040ba:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	015a      	lsls	r2, r3, #5
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	4413      	add	r3, r2
 80040c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040c8:	691a      	ldr	r2, [r3, #16]
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	8af9      	ldrh	r1, [r7, #22]
 80040d0:	fb01 f303 	mul.w	r3, r1, r3
 80040d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040d8:	69b9      	ldr	r1, [r7, #24]
 80040da:	0148      	lsls	r0, r1, #5
 80040dc:	69f9      	ldr	r1, [r7, #28]
 80040de:	4401      	add	r1, r0
 80040e0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80040e4:	4313      	orrs	r3, r2
 80040e6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80040e8:	79fb      	ldrb	r3, [r7, #7]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d10d      	bne.n	800410a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d009      	beq.n	800410a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80040f6:	68bb      	ldr	r3, [r7, #8]
 80040f8:	68d9      	ldr	r1, [r3, #12]
 80040fa:	69bb      	ldr	r3, [r7, #24]
 80040fc:	015a      	lsls	r2, r3, #5
 80040fe:	69fb      	ldr	r3, [r7, #28]
 8004100:	4413      	add	r3, r2
 8004102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004106:	460a      	mov	r2, r1
 8004108:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	78db      	ldrb	r3, [r3, #3]
 800410e:	2b01      	cmp	r3, #1
 8004110:	d128      	bne.n	8004164 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411e:	2b00      	cmp	r3, #0
 8004120:	d110      	bne.n	8004144 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	015a      	lsls	r2, r3, #5
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	4413      	add	r3, r2
 800412a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	0151      	lsls	r1, r2, #5
 8004134:	69fa      	ldr	r2, [r7, #28]
 8004136:	440a      	add	r2, r1
 8004138:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800413c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004140:	6013      	str	r3, [r2, #0]
 8004142:	e00f      	b.n	8004164 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	015a      	lsls	r2, r3, #5
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	4413      	add	r3, r2
 800414c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69ba      	ldr	r2, [r7, #24]
 8004154:	0151      	lsls	r1, r2, #5
 8004156:	69fa      	ldr	r2, [r7, #28]
 8004158:	440a      	add	r2, r1
 800415a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800415e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004162:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	015a      	lsls	r2, r3, #5
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	4413      	add	r3, r2
 800416c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	0151      	lsls	r1, r2, #5
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	440a      	add	r2, r1
 800417a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800417e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004182:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004184:	2300      	movs	r3, #0
}
 8004186:	4618      	mov	r0, r3
 8004188:	3720      	adds	r7, #32
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	1ff80000 	.word	0x1ff80000

08004194 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004194:	b480      	push	{r7}
 8004196:	b087      	sub	sp, #28
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	4613      	mov	r3, r2
 80041a0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	781b      	ldrb	r3, [r3, #0]
 80041aa:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	785b      	ldrb	r3, [r3, #1]
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	f040 80cd 	bne.w	8004350 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d132      	bne.n	8004224 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	015a      	lsls	r2, r3, #5
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	4413      	add	r3, r2
 80041c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041ca:	691b      	ldr	r3, [r3, #16]
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	0151      	lsls	r1, r2, #5
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	440a      	add	r2, r1
 80041d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80041d8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80041dc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80041e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	015a      	lsls	r2, r3, #5
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	4413      	add	r3, r2
 80041ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	0151      	lsls	r1, r2, #5
 80041f4:	697a      	ldr	r2, [r7, #20]
 80041f6:	440a      	add	r2, r1
 80041f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80041fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004200:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	015a      	lsls	r2, r3, #5
 8004206:	697b      	ldr	r3, [r7, #20]
 8004208:	4413      	add	r3, r2
 800420a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	693a      	ldr	r2, [r7, #16]
 8004212:	0151      	lsls	r1, r2, #5
 8004214:	697a      	ldr	r2, [r7, #20]
 8004216:	440a      	add	r2, r1
 8004218:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800421c:	0cdb      	lsrs	r3, r3, #19
 800421e:	04db      	lsls	r3, r3, #19
 8004220:	6113      	str	r3, [r2, #16]
 8004222:	e04e      	b.n	80042c2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	015a      	lsls	r2, r3, #5
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	4413      	add	r3, r2
 800422c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	0151      	lsls	r1, r2, #5
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	440a      	add	r2, r1
 800423a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800423e:	0cdb      	lsrs	r3, r3, #19
 8004240:	04db      	lsls	r3, r3, #19
 8004242:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	4413      	add	r3, r2
 800424c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	693a      	ldr	r2, [r7, #16]
 8004254:	0151      	lsls	r1, r2, #5
 8004256:	697a      	ldr	r2, [r7, #20]
 8004258:	440a      	add	r2, r1
 800425a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800425e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004262:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004266:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	695a      	ldr	r2, [r3, #20]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	429a      	cmp	r2, r3
 8004272:	d903      	bls.n	800427c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	689a      	ldr	r2, [r3, #8]
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	015a      	lsls	r2, r3, #5
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	4413      	add	r3, r2
 8004284:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004288:	691b      	ldr	r3, [r3, #16]
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	0151      	lsls	r1, r2, #5
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	440a      	add	r2, r1
 8004292:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004296:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800429a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	015a      	lsls	r2, r3, #5
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	4413      	add	r3, r2
 80042a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042a8:	691a      	ldr	r2, [r3, #16]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042b2:	6939      	ldr	r1, [r7, #16]
 80042b4:	0148      	lsls	r0, r1, #5
 80042b6:	6979      	ldr	r1, [r7, #20]
 80042b8:	4401      	add	r1, r0
 80042ba:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80042be:	4313      	orrs	r3, r2
 80042c0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80042c2:	79fb      	ldrb	r3, [r7, #7]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d11e      	bne.n	8004306 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d009      	beq.n	80042e4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	015a      	lsls	r2, r3, #5
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	4413      	add	r3, r2
 80042d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042dc:	461a      	mov	r2, r3
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	015a      	lsls	r2, r3, #5
 80042e8:	697b      	ldr	r3, [r7, #20]
 80042ea:	4413      	add	r3, r2
 80042ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	0151      	lsls	r1, r2, #5
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	440a      	add	r2, r1
 80042fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80042fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004302:	6013      	str	r3, [r2, #0]
 8004304:	e092      	b.n	800442c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004306:	693b      	ldr	r3, [r7, #16]
 8004308:	015a      	lsls	r2, r3, #5
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	4413      	add	r3, r2
 800430e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	693a      	ldr	r2, [r7, #16]
 8004316:	0151      	lsls	r1, r2, #5
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	440a      	add	r2, r1
 800431c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004320:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004324:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	695b      	ldr	r3, [r3, #20]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d07e      	beq.n	800442c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004334:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	f003 030f 	and.w	r3, r3, #15
 800433e:	2101      	movs	r1, #1
 8004340:	fa01 f303 	lsl.w	r3, r1, r3
 8004344:	6979      	ldr	r1, [r7, #20]
 8004346:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800434a:	4313      	orrs	r3, r2
 800434c:	634b      	str	r3, [r1, #52]	; 0x34
 800434e:	e06d      	b.n	800442c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	015a      	lsls	r2, r3, #5
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	4413      	add	r3, r2
 8004358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800435c:	691b      	ldr	r3, [r3, #16]
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	0151      	lsls	r1, r2, #5
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	440a      	add	r2, r1
 8004366:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800436a:	0cdb      	lsrs	r3, r3, #19
 800436c:	04db      	lsls	r3, r3, #19
 800436e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	015a      	lsls	r2, r3, #5
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	4413      	add	r3, r2
 8004378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	0151      	lsls	r1, r2, #5
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	440a      	add	r2, r1
 8004386:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800438a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800438e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004392:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	015a      	lsls	r2, r3, #5
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043b0:	691b      	ldr	r3, [r3, #16]
 80043b2:	693a      	ldr	r2, [r7, #16]
 80043b4:	0151      	lsls	r1, r2, #5
 80043b6:	697a      	ldr	r2, [r7, #20]
 80043b8:	440a      	add	r2, r1
 80043ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043be:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80043c2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	015a      	lsls	r2, r3, #5
 80043c8:	697b      	ldr	r3, [r7, #20]
 80043ca:	4413      	add	r3, r2
 80043cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043d0:	691a      	ldr	r2, [r3, #16]
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043da:	6939      	ldr	r1, [r7, #16]
 80043dc:	0148      	lsls	r0, r1, #5
 80043de:	6979      	ldr	r1, [r7, #20]
 80043e0:	4401      	add	r1, r0
 80043e2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80043e6:	4313      	orrs	r3, r2
 80043e8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d10d      	bne.n	800440c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	68db      	ldr	r3, [r3, #12]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d009      	beq.n	800440c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	68d9      	ldr	r1, [r3, #12]
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	015a      	lsls	r2, r3, #5
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	4413      	add	r3, r2
 8004404:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004408:	460a      	mov	r2, r1
 800440a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	015a      	lsls	r2, r3, #5
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	4413      	add	r3, r2
 8004414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	0151      	lsls	r1, r2, #5
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	440a      	add	r2, r1
 8004422:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004426:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800442a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	371c      	adds	r7, #28
 8004432:	46bd      	mov	sp, r7
 8004434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004438:	4770      	bx	lr

0800443a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800443a:	b480      	push	{r7}
 800443c:	b089      	sub	sp, #36	; 0x24
 800443e:	af00      	add	r7, sp, #0
 8004440:	60f8      	str	r0, [r7, #12]
 8004442:	60b9      	str	r1, [r7, #8]
 8004444:	4611      	mov	r1, r2
 8004446:	461a      	mov	r2, r3
 8004448:	460b      	mov	r3, r1
 800444a:	71fb      	strb	r3, [r7, #7]
 800444c:	4613      	mov	r3, r2
 800444e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004458:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800445c:	2b00      	cmp	r3, #0
 800445e:	d123      	bne.n	80044a8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004460:	88bb      	ldrh	r3, [r7, #4]
 8004462:	3303      	adds	r3, #3
 8004464:	089b      	lsrs	r3, r3, #2
 8004466:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004468:	2300      	movs	r3, #0
 800446a:	61bb      	str	r3, [r7, #24]
 800446c:	e018      	b.n	80044a0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	031a      	lsls	r2, r3, #12
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	4413      	add	r3, r2
 8004476:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800447a:	461a      	mov	r2, r3
 800447c:	69fb      	ldr	r3, [r7, #28]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	3301      	adds	r3, #1
 8004486:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	3301      	adds	r3, #1
 800448c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	3301      	adds	r3, #1
 8004492:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	3301      	adds	r3, #1
 8004498:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	3301      	adds	r3, #1
 800449e:	61bb      	str	r3, [r7, #24]
 80044a0:	69ba      	ldr	r2, [r7, #24]
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d3e2      	bcc.n	800446e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3724      	adds	r7, #36	; 0x24
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b08b      	sub	sp, #44	; 0x2c
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	60f8      	str	r0, [r7, #12]
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	4613      	mov	r3, r2
 80044c2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80044cc:	88fb      	ldrh	r3, [r7, #6]
 80044ce:	089b      	lsrs	r3, r3, #2
 80044d0:	b29b      	uxth	r3, r3
 80044d2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80044d4:	88fb      	ldrh	r3, [r7, #6]
 80044d6:	f003 0303 	and.w	r3, r3, #3
 80044da:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80044dc:	2300      	movs	r3, #0
 80044de:	623b      	str	r3, [r7, #32]
 80044e0:	e014      	b.n	800450c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ec:	601a      	str	r2, [r3, #0]
    pDest++;
 80044ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f0:	3301      	adds	r3, #1
 80044f2:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	3301      	adds	r3, #1
 80044f8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80044fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fc:	3301      	adds	r3, #1
 80044fe:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004502:	3301      	adds	r3, #1
 8004504:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004506:	6a3b      	ldr	r3, [r7, #32]
 8004508:	3301      	adds	r3, #1
 800450a:	623b      	str	r3, [r7, #32]
 800450c:	6a3a      	ldr	r2, [r7, #32]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	429a      	cmp	r2, r3
 8004512:	d3e6      	bcc.n	80044e2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004514:	8bfb      	ldrh	r3, [r7, #30]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d01e      	beq.n	8004558 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800451a:	2300      	movs	r3, #0
 800451c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004524:	461a      	mov	r2, r3
 8004526:	f107 0310 	add.w	r3, r7, #16
 800452a:	6812      	ldr	r2, [r2, #0]
 800452c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	6a3b      	ldr	r3, [r7, #32]
 8004532:	b2db      	uxtb	r3, r3
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	fa22 f303 	lsr.w	r3, r2, r3
 800453a:	b2da      	uxtb	r2, r3
 800453c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800453e:	701a      	strb	r2, [r3, #0]
      i++;
 8004540:	6a3b      	ldr	r3, [r7, #32]
 8004542:	3301      	adds	r3, #1
 8004544:	623b      	str	r3, [r7, #32]
      pDest++;
 8004546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004548:	3301      	adds	r3, #1
 800454a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800454c:	8bfb      	ldrh	r3, [r7, #30]
 800454e:	3b01      	subs	r3, #1
 8004550:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004552:	8bfb      	ldrh	r3, [r7, #30]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d1ea      	bne.n	800452e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800455a:	4618      	mov	r0, r3
 800455c:	372c      	adds	r7, #44	; 0x2c
 800455e:	46bd      	mov	sp, r7
 8004560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004564:	4770      	bx	lr

08004566 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004566:	b480      	push	{r7}
 8004568:	b085      	sub	sp, #20
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
 800456e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	785b      	ldrb	r3, [r3, #1]
 800457e:	2b01      	cmp	r3, #1
 8004580:	d12c      	bne.n	80045dc <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	015a      	lsls	r2, r3, #5
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	4413      	add	r3, r2
 800458a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	2b00      	cmp	r3, #0
 8004592:	db12      	blt.n	80045ba <USB_EPSetStall+0x54>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00f      	beq.n	80045ba <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	015a      	lsls	r2, r3, #5
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4413      	add	r3, r2
 80045a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68ba      	ldr	r2, [r7, #8]
 80045aa:	0151      	lsls	r1, r2, #5
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	440a      	add	r2, r1
 80045b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045b4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80045b8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80045ba:	68bb      	ldr	r3, [r7, #8]
 80045bc:	015a      	lsls	r2, r3, #5
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	4413      	add	r3, r2
 80045c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68ba      	ldr	r2, [r7, #8]
 80045ca:	0151      	lsls	r1, r2, #5
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	440a      	add	r2, r1
 80045d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045d8:	6013      	str	r3, [r2, #0]
 80045da:	e02b      	b.n	8004634 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	015a      	lsls	r2, r3, #5
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4413      	add	r3, r2
 80045e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	db12      	blt.n	8004614 <USB_EPSetStall+0xae>
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00f      	beq.n	8004614 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	015a      	lsls	r2, r3, #5
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	4413      	add	r3, r2
 80045fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	0151      	lsls	r1, r2, #5
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	440a      	add	r2, r1
 800460a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800460e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004612:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	015a      	lsls	r2, r3, #5
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4413      	add	r3, r2
 800461c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68ba      	ldr	r2, [r7, #8]
 8004624:	0151      	lsls	r1, r2, #5
 8004626:	68fa      	ldr	r2, [r7, #12]
 8004628:	440a      	add	r2, r1
 800462a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800462e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004632:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3714      	adds	r7, #20
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr

08004642 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004642:	b480      	push	{r7}
 8004644:	b085      	sub	sp, #20
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
 800464a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	785b      	ldrb	r3, [r3, #1]
 800465a:	2b01      	cmp	r3, #1
 800465c:	d128      	bne.n	80046b0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	015a      	lsls	r2, r3, #5
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	4413      	add	r3, r2
 8004666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68ba      	ldr	r2, [r7, #8]
 800466e:	0151      	lsls	r1, r2, #5
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	440a      	add	r2, r1
 8004674:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004678:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800467c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	78db      	ldrb	r3, [r3, #3]
 8004682:	2b03      	cmp	r3, #3
 8004684:	d003      	beq.n	800468e <USB_EPClearStall+0x4c>
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	78db      	ldrb	r3, [r3, #3]
 800468a:	2b02      	cmp	r3, #2
 800468c:	d138      	bne.n	8004700 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	015a      	lsls	r2, r3, #5
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4413      	add	r3, r2
 8004696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68ba      	ldr	r2, [r7, #8]
 800469e:	0151      	lsls	r1, r2, #5
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	440a      	add	r2, r1
 80046a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ac:	6013      	str	r3, [r2, #0]
 80046ae:	e027      	b.n	8004700 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	015a      	lsls	r2, r3, #5
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4413      	add	r3, r2
 80046b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	0151      	lsls	r1, r2, #5
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	440a      	add	r2, r1
 80046c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80046ce:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	78db      	ldrb	r3, [r3, #3]
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d003      	beq.n	80046e0 <USB_EPClearStall+0x9e>
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	78db      	ldrb	r3, [r3, #3]
 80046dc:	2b02      	cmp	r3, #2
 80046de:	d10f      	bne.n	8004700 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	015a      	lsls	r2, r3, #5
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4413      	add	r3, r2
 80046e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68ba      	ldr	r2, [r7, #8]
 80046f0:	0151      	lsls	r1, r2, #5
 80046f2:	68fa      	ldr	r2, [r7, #12]
 80046f4:	440a      	add	r2, r1
 80046f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046fe:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3714      	adds	r7, #20
 8004706:	46bd      	mov	sp, r7
 8004708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470c:	4770      	bx	lr

0800470e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800470e:	b480      	push	{r7}
 8004710:	b085      	sub	sp, #20
 8004712:	af00      	add	r7, sp, #0
 8004714:	6078      	str	r0, [r7, #4]
 8004716:	460b      	mov	r3, r1
 8004718:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800472c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004730:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	78fb      	ldrb	r3, [r7, #3]
 800473c:	011b      	lsls	r3, r3, #4
 800473e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8004742:	68f9      	ldr	r1, [r7, #12]
 8004744:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004748:	4313      	orrs	r3, r2
 800474a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800475a:	b480      	push	{r7}
 800475c:	b085      	sub	sp, #20
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004774:	f023 0303 	bic.w	r3, r3, #3
 8004778:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004788:	f023 0302 	bic.w	r3, r3, #2
 800478c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3714      	adds	r7, #20
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80047b6:	f023 0303 	bic.w	r3, r3, #3
 80047ba:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047ca:	f043 0302 	orr.w	r3, r3, #2
 80047ce:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3714      	adds	r7, #20
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr

080047de <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80047de:	b480      	push	{r7}
 80047e0:	b085      	sub	sp, #20
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	4013      	ands	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80047f6:	68fb      	ldr	r3, [r7, #12]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004804:	b480      	push	{r7}
 8004806:	b085      	sub	sp, #20
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004820:	69db      	ldr	r3, [r3, #28]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	4013      	ands	r3, r2
 8004826:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	0c1b      	lsrs	r3, r3, #16
}
 800482c:	4618      	mov	r0, r3
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004838:	b480      	push	{r7}
 800483a:	b085      	sub	sp, #20
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	68ba      	ldr	r2, [r7, #8]
 8004858:	4013      	ands	r3, r2
 800485a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	b29b      	uxth	r3, r3
}
 8004860:	4618      	mov	r0, r3
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	460b      	mov	r3, r1
 8004876:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4413      	add	r3, r2
 8004884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	4013      	ands	r3, r2
 8004898:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800489a:	68bb      	ldr	r3, [r7, #8]
}
 800489c:	4618      	mov	r0, r3
 800489e:	3714      	adds	r7, #20
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b087      	sub	sp, #28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	460b      	mov	r3, r1
 80048b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048be:	691b      	ldr	r3, [r3, #16]
 80048c0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80048c2:	697b      	ldr	r3, [r7, #20]
 80048c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048ca:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80048cc:	78fb      	ldrb	r3, [r7, #3]
 80048ce:	f003 030f 	and.w	r3, r3, #15
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
 80048d8:	01db      	lsls	r3, r3, #7
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	693a      	ldr	r2, [r7, #16]
 80048de:	4313      	orrs	r3, r2
 80048e0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80048e2:	78fb      	ldrb	r3, [r7, #3]
 80048e4:	015a      	lsls	r2, r3, #5
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4013      	ands	r3, r2
 80048f4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80048f6:	68bb      	ldr	r3, [r7, #8]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004902:	4770      	bx	lr

08004904 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004904:	b480      	push	{r7}
 8004906:	b083      	sub	sp, #12
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	f003 0301 	and.w	r3, r3, #1
}
 8004914:	4618      	mov	r0, r3
 8004916:	370c      	adds	r7, #12
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800493a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800493e:	f023 0307 	bic.w	r3, r3, #7
 8004942:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	68fa      	ldr	r2, [r7, #12]
 800494e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004956:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
	...

08004968 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8004968:	b480      	push	{r7}
 800496a:	b087      	sub	sp, #28
 800496c:	af00      	add	r7, sp, #0
 800496e:	60f8      	str	r0, [r7, #12]
 8004970:	460b      	mov	r3, r1
 8004972:	607a      	str	r2, [r7, #4]
 8004974:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	333c      	adds	r3, #60	; 0x3c
 800497e:	3304      	adds	r3, #4
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	4a26      	ldr	r2, [pc, #152]	; (8004a20 <USB_EP0_OutStart+0xb8>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d90a      	bls.n	80049a2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004998:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800499c:	d101      	bne.n	80049a2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800499e:	2300      	movs	r3, #0
 80049a0:	e037      	b.n	8004a12 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049a8:	461a      	mov	r2, r3
 80049aa:	2300      	movs	r3, #0
 80049ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049bc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049c8:	691b      	ldr	r3, [r3, #16]
 80049ca:	697a      	ldr	r2, [r7, #20]
 80049cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049d0:	f043 0318 	orr.w	r3, r3, #24
 80049d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	697a      	ldr	r2, [r7, #20]
 80049e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049e4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80049e8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80049ea:	7afb      	ldrb	r3, [r7, #11]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d10f      	bne.n	8004a10 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049f6:	461a      	mov	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	697a      	ldr	r2, [r7, #20]
 8004a06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a0a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8004a0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004a10:	2300      	movs	r3, #0
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	371c      	adds	r7, #28
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr
 8004a1e:	bf00      	nop
 8004a20:	4f54300a 	.word	0x4f54300a

08004a24 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	3301      	adds	r3, #1
 8004a34:	60fb      	str	r3, [r7, #12]
 8004a36:	4a13      	ldr	r2, [pc, #76]	; (8004a84 <USB_CoreReset+0x60>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d901      	bls.n	8004a40 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e01a      	b.n	8004a76 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	691b      	ldr	r3, [r3, #16]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	daf3      	bge.n	8004a30 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	f043 0201 	orr.w	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	4a09      	ldr	r2, [pc, #36]	; (8004a84 <USB_CoreReset+0x60>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e006      	b.n	8004a76 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	f003 0301 	and.w	r3, r3, #1
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d0f1      	beq.n	8004a58 <USB_CoreReset+0x34>

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3714      	adds	r7, #20
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr
 8004a82:	bf00      	nop
 8004a84:	00030d40 	.word	0x00030d40

08004a88 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b084      	sub	sp, #16
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
 8004a90:	460b      	mov	r3, r1
 8004a92:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004a94:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004a98:	f004 fe2c 	bl	80096f4 <USBD_static_malloc>
 8004a9c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d105      	bne.n	8004ab0 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8004aac:	2302      	movs	r3, #2
 8004aae:	e066      	b.n	8004b7e <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	7c1b      	ldrb	r3, [r3, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d119      	bne.n	8004af4 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004ac0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	2181      	movs	r1, #129	; 0x81
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f004 fcf0 	bl	80094ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004ad4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004ad8:	2202      	movs	r2, #2
 8004ada:	2101      	movs	r1, #1
 8004adc:	6878      	ldr	r0, [r7, #4]
 8004ade:	f004 fce6 	bl	80094ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	2210      	movs	r2, #16
 8004aee:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8004af2:	e016      	b.n	8004b22 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8004af4:	2340      	movs	r3, #64	; 0x40
 8004af6:	2202      	movs	r2, #2
 8004af8:	2181      	movs	r1, #129	; 0x81
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f004 fcd7 	bl	80094ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8004b06:	2340      	movs	r3, #64	; 0x40
 8004b08:	2202      	movs	r2, #2
 8004b0a:	2101      	movs	r1, #1
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f004 fcce 	bl	80094ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	2210      	movs	r2, #16
 8004b1e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8004b22:	2308      	movs	r3, #8
 8004b24:	2203      	movs	r2, #3
 8004b26:	2182      	movs	r1, #130	; 0x82
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f004 fcc0 	bl	80094ae <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2201      	movs	r2, #1
 8004b32:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	7c1b      	ldrb	r3, [r3, #16]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d109      	bne.n	8004b6c <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004b5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b62:	2101      	movs	r1, #1
 8004b64:	6878      	ldr	r0, [r7, #4]
 8004b66:	f004 fd91 	bl	800968c <USBD_LL_PrepareReceive>
 8004b6a:	e007      	b.n	8004b7c <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004b72:	2340      	movs	r3, #64	; 0x40
 8004b74:	2101      	movs	r1, #1
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f004 fd88 	bl	800968c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}

08004b86 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004b86:	b580      	push	{r7, lr}
 8004b88:	b082      	sub	sp, #8
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
 8004b8e:	460b      	mov	r3, r1
 8004b90:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8004b92:	2181      	movs	r1, #129	; 0x81
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f004 fcb0 	bl	80094fa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f004 fca9 	bl	80094fa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8004bb0:	2182      	movs	r1, #130	; 0x82
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f004 fca1 	bl	80094fa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00e      	beq.n	8004bf0 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004be2:	4618      	mov	r0, r3
 8004be4:	f004 fd94 	bl	8009710 <USBD_static_free>
    pdev->pClassData = NULL;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8004bf0:	2300      	movs	r3, #0
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
	...

08004bfc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b086      	sub	sp, #24
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004c0c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8004c12:	2300      	movs	r3, #0
 8004c14:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8004c16:	2300      	movs	r3, #0
 8004c18:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d101      	bne.n	8004c24 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e0af      	b.n	8004d84 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d03f      	beq.n	8004cb0 <USBD_CDC_Setup+0xb4>
 8004c30:	2b20      	cmp	r3, #32
 8004c32:	f040 809f 	bne.w	8004d74 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	88db      	ldrh	r3, [r3, #6]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d02e      	beq.n	8004c9c <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	781b      	ldrb	r3, [r3, #0]
 8004c42:	b25b      	sxtb	r3, r3
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	da16      	bge.n	8004c76 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	683a      	ldr	r2, [r7, #0]
 8004c52:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8004c54:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004c56:	683a      	ldr	r2, [r7, #0]
 8004c58:	88d2      	ldrh	r2, [r2, #6]
 8004c5a:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	88db      	ldrh	r3, [r3, #6]
 8004c60:	2b07      	cmp	r3, #7
 8004c62:	bf28      	it	cs
 8004c64:	2307      	movcs	r3, #7
 8004c66:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	89fa      	ldrh	r2, [r7, #14]
 8004c6c:	4619      	mov	r1, r3
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f001 fb19 	bl	80062a6 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8004c74:	e085      	b.n	8004d82 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	785a      	ldrb	r2, [r3, #1]
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	88db      	ldrh	r3, [r3, #6]
 8004c84:	b2da      	uxtb	r2, r3
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8004c8c:	6939      	ldr	r1, [r7, #16]
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	88db      	ldrh	r3, [r3, #6]
 8004c92:	461a      	mov	r2, r3
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f001 fb32 	bl	80062fe <USBD_CtlPrepareRx>
      break;
 8004c9a:	e072      	b.n	8004d82 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	7850      	ldrb	r0, [r2, #1]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	6839      	ldr	r1, [r7, #0]
 8004cac:	4798      	blx	r3
      break;
 8004cae:	e068      	b.n	8004d82 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	785b      	ldrb	r3, [r3, #1]
 8004cb4:	2b0b      	cmp	r3, #11
 8004cb6:	d852      	bhi.n	8004d5e <USBD_CDC_Setup+0x162>
 8004cb8:	a201      	add	r2, pc, #4	; (adr r2, 8004cc0 <USBD_CDC_Setup+0xc4>)
 8004cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbe:	bf00      	nop
 8004cc0:	08004cf1 	.word	0x08004cf1
 8004cc4:	08004d6d 	.word	0x08004d6d
 8004cc8:	08004d5f 	.word	0x08004d5f
 8004ccc:	08004d5f 	.word	0x08004d5f
 8004cd0:	08004d5f 	.word	0x08004d5f
 8004cd4:	08004d5f 	.word	0x08004d5f
 8004cd8:	08004d5f 	.word	0x08004d5f
 8004cdc:	08004d5f 	.word	0x08004d5f
 8004ce0:	08004d5f 	.word	0x08004d5f
 8004ce4:	08004d5f 	.word	0x08004d5f
 8004ce8:	08004d1b 	.word	0x08004d1b
 8004cec:	08004d45 	.word	0x08004d45
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b03      	cmp	r3, #3
 8004cfa:	d107      	bne.n	8004d0c <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8004cfc:	f107 030a 	add.w	r3, r7, #10
 8004d00:	2202      	movs	r2, #2
 8004d02:	4619      	mov	r1, r3
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f001 face 	bl	80062a6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004d0a:	e032      	b.n	8004d72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8004d0c:	6839      	ldr	r1, [r7, #0]
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f001 fa58 	bl	80061c4 <USBD_CtlError>
            ret = USBD_FAIL;
 8004d14:	2303      	movs	r3, #3
 8004d16:	75fb      	strb	r3, [r7, #23]
          break;
 8004d18:	e02b      	b.n	8004d72 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b03      	cmp	r3, #3
 8004d24:	d107      	bne.n	8004d36 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8004d26:	f107 030d 	add.w	r3, r7, #13
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f001 fab9 	bl	80062a6 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8004d34:	e01d      	b.n	8004d72 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8004d36:	6839      	ldr	r1, [r7, #0]
 8004d38:	6878      	ldr	r0, [r7, #4]
 8004d3a:	f001 fa43 	bl	80061c4 <USBD_CtlError>
            ret = USBD_FAIL;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	75fb      	strb	r3, [r7, #23]
          break;
 8004d42:	e016      	b.n	8004d72 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b03      	cmp	r3, #3
 8004d4e:	d00f      	beq.n	8004d70 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8004d50:	6839      	ldr	r1, [r7, #0]
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f001 fa36 	bl	80061c4 <USBD_CtlError>
            ret = USBD_FAIL;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8004d5c:	e008      	b.n	8004d70 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8004d5e:	6839      	ldr	r1, [r7, #0]
 8004d60:	6878      	ldr	r0, [r7, #4]
 8004d62:	f001 fa2f 	bl	80061c4 <USBD_CtlError>
          ret = USBD_FAIL;
 8004d66:	2303      	movs	r3, #3
 8004d68:	75fb      	strb	r3, [r7, #23]
          break;
 8004d6a:	e002      	b.n	8004d72 <USBD_CDC_Setup+0x176>
          break;
 8004d6c:	bf00      	nop
 8004d6e:	e008      	b.n	8004d82 <USBD_CDC_Setup+0x186>
          break;
 8004d70:	bf00      	nop
      }
      break;
 8004d72:	e006      	b.n	8004d82 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8004d74:	6839      	ldr	r1, [r7, #0]
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f001 fa24 	bl	80061c4 <USBD_CtlError>
      ret = USBD_FAIL;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	75fb      	strb	r3, [r7, #23]
      break;
 8004d80:	bf00      	nop
  }

  return (uint8_t)ret;
 8004d82:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d84:	4618      	mov	r0, r3
 8004d86:	3718      	adds	r7, #24
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	bd80      	pop	{r7, pc}

08004d8c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	460b      	mov	r3, r1
 8004d96:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8004d9e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d101      	bne.n	8004dae <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8004daa:	2303      	movs	r3, #3
 8004dac:	e04f      	b.n	8004e4e <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004db4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8004db6:	78fa      	ldrb	r2, [r7, #3]
 8004db8:	6879      	ldr	r1, [r7, #4]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	440b      	add	r3, r1
 8004dc4:	3318      	adds	r3, #24
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d029      	beq.n	8004e20 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8004dcc:	78fa      	ldrb	r2, [r7, #3]
 8004dce:	6879      	ldr	r1, [r7, #4]
 8004dd0:	4613      	mov	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	4413      	add	r3, r2
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	440b      	add	r3, r1
 8004dda:	3318      	adds	r3, #24
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	78f9      	ldrb	r1, [r7, #3]
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	460b      	mov	r3, r1
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	1a5b      	subs	r3, r3, r1
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	4403      	add	r3, r0
 8004dec:	3344      	adds	r3, #68	; 0x44
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	fbb2 f1f3 	udiv	r1, r2, r3
 8004df4:	fb01 f303 	mul.w	r3, r1, r3
 8004df8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d110      	bne.n	8004e20 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8004dfe:	78fa      	ldrb	r2, [r7, #3]
 8004e00:	6879      	ldr	r1, [r7, #4]
 8004e02:	4613      	mov	r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	4413      	add	r3, r2
 8004e08:	009b      	lsls	r3, r3, #2
 8004e0a:	440b      	add	r3, r1
 8004e0c:	3318      	adds	r3, #24
 8004e0e:	2200      	movs	r2, #0
 8004e10:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004e12:	78f9      	ldrb	r1, [r7, #3]
 8004e14:	2300      	movs	r3, #0
 8004e16:	2200      	movs	r2, #0
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f004 fc16 	bl	800964a <USBD_LL_Transmit>
 8004e1e:	e015      	b.n	8004e4c <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00b      	beq.n	8004e4c <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	68ba      	ldr	r2, [r7, #8]
 8004e3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b084      	sub	sp, #16
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
 8004e5e:	460b      	mov	r3, r1
 8004e60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004e68:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8004e74:	2303      	movs	r3, #3
 8004e76:	e015      	b.n	8004ea4 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004e78:	78fb      	ldrb	r3, [r7, #3]
 8004e7a:	4619      	mov	r1, r3
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f004 fc26 	bl	80096ce <USBD_LL_GetRxDataSize>
 8004e82:	4602      	mov	r2, r0
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8004e98:	68fa      	ldr	r2, [r7, #12]
 8004e9a:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8004e9e:	4611      	mov	r1, r2
 8004ea0:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8004ea2:	2300      	movs	r3, #0
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004eba:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e01b      	b.n	8004efe <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d015      	beq.n	8004efc <USBD_CDC_EP0_RxReady+0x50>
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8004ed6:	2bff      	cmp	r3, #255	; 0xff
 8004ed8:	d010      	beq.n	8004efc <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	68fa      	ldr	r2, [r7, #12]
 8004ee4:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8004ee8:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004ef0:	b292      	uxth	r2, r2
 8004ef2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	22ff      	movs	r2, #255	; 0xff
 8004ef8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8004efc:	2300      	movs	r3, #0
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
	...

08004f08 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2243      	movs	r2, #67	; 0x43
 8004f14:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8004f16:	4b03      	ldr	r3, [pc, #12]	; (8004f24 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	370c      	adds	r7, #12
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f22:	4770      	bx	lr
 8004f24:	20000094 	.word	0x20000094

08004f28 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2243      	movs	r2, #67	; 0x43
 8004f34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 8004f36:	4b03      	ldr	r3, [pc, #12]	; (8004f44 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	370c      	adds	r7, #12
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	20000050 	.word	0x20000050

08004f48 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2243      	movs	r2, #67	; 0x43
 8004f54:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8004f56:	4b03      	ldr	r3, [pc, #12]	; (8004f64 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8004f58:	4618      	mov	r0, r3
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr
 8004f64:	200000d8 	.word	0x200000d8

08004f68 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	220a      	movs	r2, #10
 8004f74:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8004f76:	4b03      	ldr	r3, [pc, #12]	; (8004f84 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr
 8004f84:	2000000c 	.word	0x2000000c

08004f88 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e004      	b.n	8004fa6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	683a      	ldr	r2, [r7, #0]
 8004fa0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8004fb2:	b480      	push	{r7}
 8004fb4:	b087      	sub	sp, #28
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	60f8      	str	r0, [r7, #12]
 8004fba:	60b9      	str	r1, [r7, #8]
 8004fbc:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004fc4:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d101      	bne.n	8004fd0 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e008      	b.n	8004fe2 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	68ba      	ldr	r2, [r7, #8]
 8004fd4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	371c      	adds	r7, #28
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	b085      	sub	sp, #20
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
 8004ff6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8004ffe:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8005006:	2303      	movs	r3, #3
 8005008:	e004      	b.n	8005014 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005012:	2300      	movs	r3, #0
}
 8005014:	4618      	mov	r0, r3
 8005016:	3714      	adds	r7, #20
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr

08005020 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800502e:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005030:	2301      	movs	r3, #1
 8005032:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800503e:	2303      	movs	r3, #3
 8005040:	e01a      	b.n	8005078 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005048:	2b00      	cmp	r3, #0
 800504a:	d114      	bne.n	8005076 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	2201      	movs	r2, #1
 8005050:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800506a:	2181      	movs	r1, #129	; 0x81
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f004 faec 	bl	800964a <USBD_LL_Transmit>

    ret = USBD_OK;
 8005072:	2300      	movs	r3, #0
 8005074:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005076:	7bfb      	ldrb	r3, [r7, #15]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b084      	sub	sp, #16
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800508e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800509a:	2303      	movs	r3, #3
 800509c:	e016      	b.n	80050cc <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	7c1b      	ldrb	r3, [r3, #16]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d109      	bne.n	80050ba <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80050ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050b0:	2101      	movs	r1, #1
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f004 faea 	bl	800968c <USBD_LL_PrepareReceive>
 80050b8:	e007      	b.n	80050ca <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80050c0:	2340      	movs	r3, #64	; 0x40
 80050c2:	2101      	movs	r1, #1
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f004 fae1 	bl	800968c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3710      	adds	r7, #16
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bd80      	pop	{r7, pc}

080050d4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b086      	sub	sp, #24
 80050d8:	af00      	add	r7, sp, #0
 80050da:	60f8      	str	r0, [r7, #12]
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	4613      	mov	r3, r2
 80050e0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d101      	bne.n	80050ec <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e01f      	b.n	800512c <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	68ba      	ldr	r2, [r7, #8]
 800510e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	79fa      	ldrb	r2, [r7, #7]
 800511e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005120:	68f8      	ldr	r0, [r7, #12]
 8005122:	f004 f95d 	bl	80093e0 <USBD_LL_Init>
 8005126:	4603      	mov	r3, r0
 8005128:	75fb      	strb	r3, [r7, #23]

  return ret;
 800512a:	7dfb      	ldrb	r3, [r7, #23]
}
 800512c:	4618      	mov	r0, r3
 800512e:	3718      	adds	r7, #24
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800513e:	2300      	movs	r3, #0
 8005140:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d101      	bne.n	800514c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8005148:	2303      	movs	r3, #3
 800514a:	e016      	b.n	800517a <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	683a      	ldr	r2, [r7, #0]
 8005150:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800515a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00b      	beq.n	8005178 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005168:	f107 020e 	add.w	r2, r7, #14
 800516c:	4610      	mov	r0, r2
 800516e:	4798      	blx	r3
 8005170:	4602      	mov	r2, r0
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3710      	adds	r7, #16
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005182:	b580      	push	{r7, lr}
 8005184:	b082      	sub	sp, #8
 8005186:	af00      	add	r7, sp, #0
 8005188:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f004 f974 	bl	8009478 <USBD_LL_Start>
 8005190:	4603      	mov	r3, r0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3708      	adds	r7, #8
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}

0800519a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800519a:	b480      	push	{r7}
 800519c:	b083      	sub	sp, #12
 800519e:	af00      	add	r7, sp, #0
 80051a0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80051a2:	2300      	movs	r3, #0
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	460b      	mov	r3, r1
 80051ba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80051bc:	2303      	movs	r3, #3
 80051be:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d009      	beq.n	80051de <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	78fa      	ldrb	r2, [r7, #3]
 80051d4:	4611      	mov	r1, r2
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	4798      	blx	r3
 80051da:	4603      	mov	r3, r0
 80051dc:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80051de:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b082      	sub	sp, #8
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	460b      	mov	r3, r1
 80051f2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d007      	beq.n	800520e <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	78fa      	ldrb	r2, [r7, #3]
 8005208:	4611      	mov	r1, r2
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	4798      	blx	r3
  }

  return USBD_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3708      	adds	r7, #8
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
 8005220:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005228:	6839      	ldr	r1, [r7, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f000 ff90 	bl	8006150 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800523e:	461a      	mov	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800524c:	f003 031f 	and.w	r3, r3, #31
 8005250:	2b02      	cmp	r3, #2
 8005252:	d01a      	beq.n	800528a <USBD_LL_SetupStage+0x72>
 8005254:	2b02      	cmp	r3, #2
 8005256:	d822      	bhi.n	800529e <USBD_LL_SetupStage+0x86>
 8005258:	2b00      	cmp	r3, #0
 800525a:	d002      	beq.n	8005262 <USBD_LL_SetupStage+0x4a>
 800525c:	2b01      	cmp	r3, #1
 800525e:	d00a      	beq.n	8005276 <USBD_LL_SetupStage+0x5e>
 8005260:	e01d      	b.n	800529e <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005268:	4619      	mov	r1, r3
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fa62 	bl	8005734 <USBD_StdDevReq>
 8005270:	4603      	mov	r3, r0
 8005272:	73fb      	strb	r3, [r7, #15]
      break;
 8005274:	e020      	b.n	80052b8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800527c:	4619      	mov	r1, r3
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 fac6 	bl	8005810 <USBD_StdItfReq>
 8005284:	4603      	mov	r3, r0
 8005286:	73fb      	strb	r3, [r7, #15]
      break;
 8005288:	e016      	b.n	80052b8 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005290:	4619      	mov	r1, r3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 fb05 	bl	80058a2 <USBD_StdEPReq>
 8005298:	4603      	mov	r3, r0
 800529a:	73fb      	strb	r3, [r7, #15]
      break;
 800529c:	e00c      	b.n	80052b8 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80052a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	4619      	mov	r1, r3
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f004 f943 	bl	8009538 <USBD_LL_StallEP>
 80052b2:	4603      	mov	r3, r0
 80052b4:	73fb      	strb	r3, [r7, #15]
      break;
 80052b6:	bf00      	nop
  }

  return ret;
 80052b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3710      	adds	r7, #16
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}

080052c2 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80052c2:	b580      	push	{r7, lr}
 80052c4:	b086      	sub	sp, #24
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	60f8      	str	r0, [r7, #12]
 80052ca:	460b      	mov	r3, r1
 80052cc:	607a      	str	r2, [r7, #4]
 80052ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80052d0:	7afb      	ldrb	r3, [r7, #11]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d138      	bne.n	8005348 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80052dc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80052e4:	2b03      	cmp	r3, #3
 80052e6:	d14a      	bne.n	800537e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	689a      	ldr	r2, [r3, #8]
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	429a      	cmp	r2, r3
 80052f2:	d913      	bls.n	800531c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	1ad2      	subs	r2, r2, r3
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	68da      	ldr	r2, [r3, #12]
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	4293      	cmp	r3, r2
 800530c:	bf28      	it	cs
 800530e:	4613      	movcs	r3, r2
 8005310:	461a      	mov	r2, r3
 8005312:	6879      	ldr	r1, [r7, #4]
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f001 f80f 	bl	8006338 <USBD_CtlContinueRx>
 800531a:	e030      	b.n	800537e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005322:	b2db      	uxtb	r3, r3
 8005324:	2b03      	cmp	r3, #3
 8005326:	d10b      	bne.n	8005340 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d005      	beq.n	8005340 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f001 f80a 	bl	800635a <USBD_CtlSendStatus>
 8005346:	e01a      	b.n	800537e <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800534e:	b2db      	uxtb	r3, r3
 8005350:	2b03      	cmp	r3, #3
 8005352:	d114      	bne.n	800537e <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00e      	beq.n	800537e <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005366:	699b      	ldr	r3, [r3, #24]
 8005368:	7afa      	ldrb	r2, [r7, #11]
 800536a:	4611      	mov	r1, r2
 800536c:	68f8      	ldr	r0, [r7, #12]
 800536e:	4798      	blx	r3
 8005370:	4603      	mov	r3, r0
 8005372:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8005374:	7dfb      	ldrb	r3, [r7, #23]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800537a:	7dfb      	ldrb	r3, [r7, #23]
 800537c:	e000      	b.n	8005380 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800537e:	2300      	movs	r3, #0
}
 8005380:	4618      	mov	r0, r3
 8005382:	3718      	adds	r7, #24
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}

08005388 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b086      	sub	sp, #24
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	460b      	mov	r3, r1
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005396:	7afb      	ldrb	r3, [r7, #11]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d16b      	bne.n	8005474 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3314      	adds	r3, #20
 80053a0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d156      	bne.n	800545a <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	689a      	ldr	r2, [r3, #8]
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	68db      	ldr	r3, [r3, #12]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d914      	bls.n	80053e2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	689a      	ldr	r2, [r3, #8]
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	68db      	ldr	r3, [r3, #12]
 80053c0:	1ad2      	subs	r2, r2, r3
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	461a      	mov	r2, r3
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f000 ff84 	bl	80062dc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80053d4:	2300      	movs	r3, #0
 80053d6:	2200      	movs	r2, #0
 80053d8:	2100      	movs	r1, #0
 80053da:	68f8      	ldr	r0, [r7, #12]
 80053dc:	f004 f956 	bl	800968c <USBD_LL_PrepareReceive>
 80053e0:	e03b      	b.n	800545a <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	68da      	ldr	r2, [r3, #12]
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d11c      	bne.n	8005428 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d316      	bcc.n	8005428 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	685a      	ldr	r2, [r3, #4]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005404:	429a      	cmp	r2, r3
 8005406:	d20f      	bcs.n	8005428 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005408:	2200      	movs	r2, #0
 800540a:	2100      	movs	r1, #0
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 ff65 	bl	80062dc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800541a:	2300      	movs	r3, #0
 800541c:	2200      	movs	r2, #0
 800541e:	2100      	movs	r1, #0
 8005420:	68f8      	ldr	r0, [r7, #12]
 8005422:	f004 f933 	bl	800968c <USBD_LL_PrepareReceive>
 8005426:	e018      	b.n	800545a <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b03      	cmp	r3, #3
 8005432:	d10b      	bne.n	800544c <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d005      	beq.n	800544c <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005446:	68db      	ldr	r3, [r3, #12]
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800544c:	2180      	movs	r1, #128	; 0x80
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f004 f872 	bl	8009538 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 ff93 	bl	8006380 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005460:	2b01      	cmp	r3, #1
 8005462:	d122      	bne.n	80054aa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f7ff fe98 	bl	800519a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005472:	e01a      	b.n	80054aa <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800547a:	b2db      	uxtb	r3, r3
 800547c:	2b03      	cmp	r3, #3
 800547e:	d114      	bne.n	80054aa <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00e      	beq.n	80054aa <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005492:	695b      	ldr	r3, [r3, #20]
 8005494:	7afa      	ldrb	r2, [r7, #11]
 8005496:	4611      	mov	r1, r2
 8005498:	68f8      	ldr	r0, [r7, #12]
 800549a:	4798      	blx	r3
 800549c:	4603      	mov	r3, r0
 800549e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80054a0:	7dfb      	ldrb	r3, [r7, #23]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80054a6:	7dfb      	ldrb	r3, [r7, #23]
 80054a8:	e000      	b.n	80054ac <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	3718      	adds	r7, #24
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2201      	movs	r2, #1
 80054c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d101      	bne.n	80054e8 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80054e4:	2303      	movs	r3, #3
 80054e6:	e02f      	b.n	8005548 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00f      	beq.n	8005512 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d009      	beq.n	8005512 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	6852      	ldr	r2, [r2, #4]
 800550a:	b2d2      	uxtb	r2, r2
 800550c:	4611      	mov	r1, r2
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005512:	2340      	movs	r3, #64	; 0x40
 8005514:	2200      	movs	r2, #0
 8005516:	2100      	movs	r1, #0
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f003 ffc8 	bl	80094ae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2201      	movs	r2, #1
 8005522:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2240      	movs	r2, #64	; 0x40
 800552a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800552e:	2340      	movs	r3, #64	; 0x40
 8005530:	2200      	movs	r2, #0
 8005532:	2180      	movs	r1, #128	; 0x80
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f003 ffba 	bl	80094ae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2201      	movs	r2, #1
 800553e:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2240      	movs	r2, #64	; 0x40
 8005544:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3708      	adds	r7, #8
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	460b      	mov	r3, r1
 800555a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	78fa      	ldrb	r2, [r7, #3]
 8005560:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800557e:	b2da      	uxtb	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2204      	movs	r2, #4
 800558a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	370c      	adds	r7, #12
 8005594:	46bd      	mov	sp, r7
 8005596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559a:	4770      	bx	lr

0800559c <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b04      	cmp	r3, #4
 80055ae:	d106      	bne.n	80055be <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80055de:	2303      	movs	r3, #3
 80055e0:	e012      	b.n	8005608 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	2b03      	cmp	r3, #3
 80055ec:	d10b      	bne.n	8005606 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d005      	beq.n	8005606 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005600:	69db      	ldr	r3, [r3, #28]
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}

08005610 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	460b      	mov	r3, r1
 800561a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8005626:	2303      	movs	r3, #3
 8005628:	e014      	b.n	8005654 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b03      	cmp	r3, #3
 8005634:	d10d      	bne.n	8005652 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d007      	beq.n	8005652 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005648:	6a1b      	ldr	r3, [r3, #32]
 800564a:	78fa      	ldrb	r2, [r7, #3]
 800564c:	4611      	mov	r1, r2
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005652:	2300      	movs	r3, #0
}
 8005654:	4618      	mov	r0, r3
 8005656:	3708      	adds	r7, #8
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	460b      	mov	r3, r1
 8005666:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800566e:	2b00      	cmp	r3, #0
 8005670:	d101      	bne.n	8005676 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8005672:	2303      	movs	r3, #3
 8005674:	e014      	b.n	80056a0 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800567c:	b2db      	uxtb	r3, r3
 800567e:	2b03      	cmp	r3, #3
 8005680:	d10d      	bne.n	800569e <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568a:	2b00      	cmp	r3, #0
 800568c:	d007      	beq.n	800569e <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005696:	78fa      	ldrb	r2, [r7, #3]
 8005698:	4611      	mov	r1, r2
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800569e:	2300      	movs	r3, #0
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	3708      	adds	r7, #8
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}

080056a8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b083      	sub	sp, #12
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b082      	sub	sp, #8
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d009      	beq.n	80056ec <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	6852      	ldr	r2, [r2, #4]
 80056e4:	b2d2      	uxtb	r2, r2
 80056e6:	4611      	mov	r1, r2
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	4798      	blx	r3
  }

  return USBD_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b087      	sub	sp, #28
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	781b      	ldrb	r3, [r3, #0]
 8005706:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	3301      	adds	r3, #1
 800570c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005714:	8a3b      	ldrh	r3, [r7, #16]
 8005716:	021b      	lsls	r3, r3, #8
 8005718:	b21a      	sxth	r2, r3
 800571a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800571e:	4313      	orrs	r3, r2
 8005720:	b21b      	sxth	r3, r3
 8005722:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8005724:	89fb      	ldrh	r3, [r7, #14]
}
 8005726:	4618      	mov	r0, r3
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr
	...

08005734 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800573e:	2300      	movs	r3, #0
 8005740:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	781b      	ldrb	r3, [r3, #0]
 8005746:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800574a:	2b40      	cmp	r3, #64	; 0x40
 800574c:	d005      	beq.n	800575a <USBD_StdDevReq+0x26>
 800574e:	2b40      	cmp	r3, #64	; 0x40
 8005750:	d853      	bhi.n	80057fa <USBD_StdDevReq+0xc6>
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00b      	beq.n	800576e <USBD_StdDevReq+0x3a>
 8005756:	2b20      	cmp	r3, #32
 8005758:	d14f      	bne.n	80057fa <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	6839      	ldr	r1, [r7, #0]
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	4798      	blx	r3
 8005768:	4603      	mov	r3, r0
 800576a:	73fb      	strb	r3, [r7, #15]
      break;
 800576c:	e04a      	b.n	8005804 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	785b      	ldrb	r3, [r3, #1]
 8005772:	2b09      	cmp	r3, #9
 8005774:	d83b      	bhi.n	80057ee <USBD_StdDevReq+0xba>
 8005776:	a201      	add	r2, pc, #4	; (adr r2, 800577c <USBD_StdDevReq+0x48>)
 8005778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800577c:	080057d1 	.word	0x080057d1
 8005780:	080057e5 	.word	0x080057e5
 8005784:	080057ef 	.word	0x080057ef
 8005788:	080057db 	.word	0x080057db
 800578c:	080057ef 	.word	0x080057ef
 8005790:	080057af 	.word	0x080057af
 8005794:	080057a5 	.word	0x080057a5
 8005798:	080057ef 	.word	0x080057ef
 800579c:	080057c7 	.word	0x080057c7
 80057a0:	080057b9 	.word	0x080057b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80057a4:	6839      	ldr	r1, [r7, #0]
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f9de 	bl	8005b68 <USBD_GetDescriptor>
          break;
 80057ac:	e024      	b.n	80057f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80057ae:	6839      	ldr	r1, [r7, #0]
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fb43 	bl	8005e3c <USBD_SetAddress>
          break;
 80057b6:	e01f      	b.n	80057f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80057b8:	6839      	ldr	r1, [r7, #0]
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fb82 	bl	8005ec4 <USBD_SetConfig>
 80057c0:	4603      	mov	r3, r0
 80057c2:	73fb      	strb	r3, [r7, #15]
          break;
 80057c4:	e018      	b.n	80057f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80057c6:	6839      	ldr	r1, [r7, #0]
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fc21 	bl	8006010 <USBD_GetConfig>
          break;
 80057ce:	e013      	b.n	80057f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80057d0:	6839      	ldr	r1, [r7, #0]
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 fc52 	bl	800607c <USBD_GetStatus>
          break;
 80057d8:	e00e      	b.n	80057f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80057da:	6839      	ldr	r1, [r7, #0]
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 fc81 	bl	80060e4 <USBD_SetFeature>
          break;
 80057e2:	e009      	b.n	80057f8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80057e4:	6839      	ldr	r1, [r7, #0]
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fc90 	bl	800610c <USBD_ClrFeature>
          break;
 80057ec:	e004      	b.n	80057f8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80057ee:	6839      	ldr	r1, [r7, #0]
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fce7 	bl	80061c4 <USBD_CtlError>
          break;
 80057f6:	bf00      	nop
      }
      break;
 80057f8:	e004      	b.n	8005804 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80057fa:	6839      	ldr	r1, [r7, #0]
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 fce1 	bl	80061c4 <USBD_CtlError>
      break;
 8005802:	bf00      	nop
  }

  return ret;
 8005804:	7bfb      	ldrb	r3, [r7, #15]
}
 8005806:	4618      	mov	r0, r3
 8005808:	3710      	adds	r7, #16
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop

08005810 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
 8005818:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800581a:	2300      	movs	r3, #0
 800581c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	781b      	ldrb	r3, [r3, #0]
 8005822:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005826:	2b40      	cmp	r3, #64	; 0x40
 8005828:	d005      	beq.n	8005836 <USBD_StdItfReq+0x26>
 800582a:	2b40      	cmp	r3, #64	; 0x40
 800582c:	d82f      	bhi.n	800588e <USBD_StdItfReq+0x7e>
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <USBD_StdItfReq+0x26>
 8005832:	2b20      	cmp	r3, #32
 8005834:	d12b      	bne.n	800588e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800583c:	b2db      	uxtb	r3, r3
 800583e:	3b01      	subs	r3, #1
 8005840:	2b02      	cmp	r3, #2
 8005842:	d81d      	bhi.n	8005880 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	889b      	ldrh	r3, [r3, #4]
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b01      	cmp	r3, #1
 800584c:	d813      	bhi.n	8005876 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	6839      	ldr	r1, [r7, #0]
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	4798      	blx	r3
 800585c:	4603      	mov	r3, r0
 800585e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	88db      	ldrh	r3, [r3, #6]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d110      	bne.n	800588a <USBD_StdItfReq+0x7a>
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d10d      	bne.n	800588a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 fd73 	bl	800635a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005874:	e009      	b.n	800588a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8005876:	6839      	ldr	r1, [r7, #0]
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 fca3 	bl	80061c4 <USBD_CtlError>
          break;
 800587e:	e004      	b.n	800588a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8005880:	6839      	ldr	r1, [r7, #0]
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fc9e 	bl	80061c4 <USBD_CtlError>
          break;
 8005888:	e000      	b.n	800588c <USBD_StdItfReq+0x7c>
          break;
 800588a:	bf00      	nop
      }
      break;
 800588c:	e004      	b.n	8005898 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800588e:	6839      	ldr	r1, [r7, #0]
 8005890:	6878      	ldr	r0, [r7, #4]
 8005892:	f000 fc97 	bl	80061c4 <USBD_CtlError>
      break;
 8005896:	bf00      	nop
  }

  return ret;
 8005898:	7bfb      	ldrb	r3, [r7, #15]
}
 800589a:	4618      	mov	r0, r3
 800589c:	3710      	adds	r7, #16
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}

080058a2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b084      	sub	sp, #16
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
 80058aa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80058ac:	2300      	movs	r3, #0
 80058ae:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	889b      	ldrh	r3, [r3, #4]
 80058b4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	781b      	ldrb	r3, [r3, #0]
 80058ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80058be:	2b40      	cmp	r3, #64	; 0x40
 80058c0:	d007      	beq.n	80058d2 <USBD_StdEPReq+0x30>
 80058c2:	2b40      	cmp	r3, #64	; 0x40
 80058c4:	f200 8145 	bhi.w	8005b52 <USBD_StdEPReq+0x2b0>
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00c      	beq.n	80058e6 <USBD_StdEPReq+0x44>
 80058cc:	2b20      	cmp	r3, #32
 80058ce:	f040 8140 	bne.w	8005b52 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	6839      	ldr	r1, [r7, #0]
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	4798      	blx	r3
 80058e0:	4603      	mov	r3, r0
 80058e2:	73fb      	strb	r3, [r7, #15]
      break;
 80058e4:	e13a      	b.n	8005b5c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	785b      	ldrb	r3, [r3, #1]
 80058ea:	2b03      	cmp	r3, #3
 80058ec:	d007      	beq.n	80058fe <USBD_StdEPReq+0x5c>
 80058ee:	2b03      	cmp	r3, #3
 80058f0:	f300 8129 	bgt.w	8005b46 <USBD_StdEPReq+0x2a4>
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d07f      	beq.n	80059f8 <USBD_StdEPReq+0x156>
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d03c      	beq.n	8005976 <USBD_StdEPReq+0xd4>
 80058fc:	e123      	b.n	8005b46 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005904:	b2db      	uxtb	r3, r3
 8005906:	2b02      	cmp	r3, #2
 8005908:	d002      	beq.n	8005910 <USBD_StdEPReq+0x6e>
 800590a:	2b03      	cmp	r3, #3
 800590c:	d016      	beq.n	800593c <USBD_StdEPReq+0x9a>
 800590e:	e02c      	b.n	800596a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005910:	7bbb      	ldrb	r3, [r7, #14]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00d      	beq.n	8005932 <USBD_StdEPReq+0x90>
 8005916:	7bbb      	ldrb	r3, [r7, #14]
 8005918:	2b80      	cmp	r3, #128	; 0x80
 800591a:	d00a      	beq.n	8005932 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800591c:	7bbb      	ldrb	r3, [r7, #14]
 800591e:	4619      	mov	r1, r3
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f003 fe09 	bl	8009538 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005926:	2180      	movs	r1, #128	; 0x80
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f003 fe05 	bl	8009538 <USBD_LL_StallEP>
 800592e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005930:	e020      	b.n	8005974 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8005932:	6839      	ldr	r1, [r7, #0]
 8005934:	6878      	ldr	r0, [r7, #4]
 8005936:	f000 fc45 	bl	80061c4 <USBD_CtlError>
              break;
 800593a:	e01b      	b.n	8005974 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	885b      	ldrh	r3, [r3, #2]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10e      	bne.n	8005962 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005944:	7bbb      	ldrb	r3, [r7, #14]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00b      	beq.n	8005962 <USBD_StdEPReq+0xc0>
 800594a:	7bbb      	ldrb	r3, [r7, #14]
 800594c:	2b80      	cmp	r3, #128	; 0x80
 800594e:	d008      	beq.n	8005962 <USBD_StdEPReq+0xc0>
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	88db      	ldrh	r3, [r3, #6]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d104      	bne.n	8005962 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8005958:	7bbb      	ldrb	r3, [r7, #14]
 800595a:	4619      	mov	r1, r3
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f003 fdeb 	bl	8009538 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 fcf9 	bl	800635a <USBD_CtlSendStatus>

              break;
 8005968:	e004      	b.n	8005974 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800596a:	6839      	ldr	r1, [r7, #0]
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f000 fc29 	bl	80061c4 <USBD_CtlError>
              break;
 8005972:	bf00      	nop
          }
          break;
 8005974:	e0ec      	b.n	8005b50 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800597c:	b2db      	uxtb	r3, r3
 800597e:	2b02      	cmp	r3, #2
 8005980:	d002      	beq.n	8005988 <USBD_StdEPReq+0xe6>
 8005982:	2b03      	cmp	r3, #3
 8005984:	d016      	beq.n	80059b4 <USBD_StdEPReq+0x112>
 8005986:	e030      	b.n	80059ea <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005988:	7bbb      	ldrb	r3, [r7, #14]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00d      	beq.n	80059aa <USBD_StdEPReq+0x108>
 800598e:	7bbb      	ldrb	r3, [r7, #14]
 8005990:	2b80      	cmp	r3, #128	; 0x80
 8005992:	d00a      	beq.n	80059aa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005994:	7bbb      	ldrb	r3, [r7, #14]
 8005996:	4619      	mov	r1, r3
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f003 fdcd 	bl	8009538 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800599e:	2180      	movs	r1, #128	; 0x80
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f003 fdc9 	bl	8009538 <USBD_LL_StallEP>
 80059a6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80059a8:	e025      	b.n	80059f6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80059aa:	6839      	ldr	r1, [r7, #0]
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 fc09 	bl	80061c4 <USBD_CtlError>
              break;
 80059b2:	e020      	b.n	80059f6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	885b      	ldrh	r3, [r3, #2]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d11b      	bne.n	80059f4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80059bc:	7bbb      	ldrb	r3, [r7, #14]
 80059be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d004      	beq.n	80059d0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80059c6:	7bbb      	ldrb	r3, [r7, #14]
 80059c8:	4619      	mov	r1, r3
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f003 fdd3 	bl	8009576 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 fcc2 	bl	800635a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	6839      	ldr	r1, [r7, #0]
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	4798      	blx	r3
 80059e4:	4603      	mov	r3, r0
 80059e6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 80059e8:	e004      	b.n	80059f4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 80059ea:	6839      	ldr	r1, [r7, #0]
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 fbe9 	bl	80061c4 <USBD_CtlError>
              break;
 80059f2:	e000      	b.n	80059f6 <USBD_StdEPReq+0x154>
              break;
 80059f4:	bf00      	nop
          }
          break;
 80059f6:	e0ab      	b.n	8005b50 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d002      	beq.n	8005a0a <USBD_StdEPReq+0x168>
 8005a04:	2b03      	cmp	r3, #3
 8005a06:	d032      	beq.n	8005a6e <USBD_StdEPReq+0x1cc>
 8005a08:	e097      	b.n	8005b3a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005a0a:	7bbb      	ldrb	r3, [r7, #14]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d007      	beq.n	8005a20 <USBD_StdEPReq+0x17e>
 8005a10:	7bbb      	ldrb	r3, [r7, #14]
 8005a12:	2b80      	cmp	r3, #128	; 0x80
 8005a14:	d004      	beq.n	8005a20 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8005a16:	6839      	ldr	r1, [r7, #0]
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f000 fbd3 	bl	80061c4 <USBD_CtlError>
                break;
 8005a1e:	e091      	b.n	8005b44 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005a20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	da0b      	bge.n	8005a40 <USBD_StdEPReq+0x19e>
 8005a28:	7bbb      	ldrb	r3, [r7, #14]
 8005a2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005a2e:	4613      	mov	r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4413      	add	r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	3310      	adds	r3, #16
 8005a38:	687a      	ldr	r2, [r7, #4]
 8005a3a:	4413      	add	r3, r2
 8005a3c:	3304      	adds	r3, #4
 8005a3e:	e00b      	b.n	8005a58 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005a40:	7bbb      	ldrb	r3, [r7, #14]
 8005a42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005a46:	4613      	mov	r3, r2
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	4413      	add	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	4413      	add	r3, r2
 8005a56:	3304      	adds	r3, #4
 8005a58:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	2202      	movs	r2, #2
 8005a64:	4619      	mov	r1, r3
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 fc1d 	bl	80062a6 <USBD_CtlSendData>
              break;
 8005a6c:	e06a      	b.n	8005b44 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005a6e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	da11      	bge.n	8005a9a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005a76:	7bbb      	ldrb	r3, [r7, #14]
 8005a78:	f003 020f 	and.w	r2, r3, #15
 8005a7c:	6879      	ldr	r1, [r7, #4]
 8005a7e:	4613      	mov	r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	4413      	add	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	440b      	add	r3, r1
 8005a88:	3324      	adds	r3, #36	; 0x24
 8005a8a:	881b      	ldrh	r3, [r3, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d117      	bne.n	8005ac0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8005a90:	6839      	ldr	r1, [r7, #0]
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 fb96 	bl	80061c4 <USBD_CtlError>
                  break;
 8005a98:	e054      	b.n	8005b44 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005a9a:	7bbb      	ldrb	r3, [r7, #14]
 8005a9c:	f003 020f 	and.w	r2, r3, #15
 8005aa0:	6879      	ldr	r1, [r7, #4]
 8005aa2:	4613      	mov	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4413      	add	r3, r2
 8005aa8:	009b      	lsls	r3, r3, #2
 8005aaa:	440b      	add	r3, r1
 8005aac:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005ab0:	881b      	ldrh	r3, [r3, #0]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d104      	bne.n	8005ac0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8005ab6:	6839      	ldr	r1, [r7, #0]
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 fb83 	bl	80061c4 <USBD_CtlError>
                  break;
 8005abe:	e041      	b.n	8005b44 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ac0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	da0b      	bge.n	8005ae0 <USBD_StdEPReq+0x23e>
 8005ac8:	7bbb      	ldrb	r3, [r7, #14]
 8005aca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005ace:	4613      	mov	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	4413      	add	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	3310      	adds	r3, #16
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	4413      	add	r3, r2
 8005adc:	3304      	adds	r3, #4
 8005ade:	e00b      	b.n	8005af8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005ae0:	7bbb      	ldrb	r3, [r7, #14]
 8005ae2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	4413      	add	r3, r2
 8005af6:	3304      	adds	r3, #4
 8005af8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005afa:	7bbb      	ldrb	r3, [r7, #14]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d002      	beq.n	8005b06 <USBD_StdEPReq+0x264>
 8005b00:	7bbb      	ldrb	r3, [r7, #14]
 8005b02:	2b80      	cmp	r3, #128	; 0x80
 8005b04:	d103      	bne.n	8005b0e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	601a      	str	r2, [r3, #0]
 8005b0c:	e00e      	b.n	8005b2c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8005b0e:	7bbb      	ldrb	r3, [r7, #14]
 8005b10:	4619      	mov	r1, r3
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f003 fd4e 	bl	80095b4 <USBD_LL_IsStallEP>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	2201      	movs	r2, #1
 8005b22:	601a      	str	r2, [r3, #0]
 8005b24:	e002      	b.n	8005b2c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	4619      	mov	r1, r3
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 fbb7 	bl	80062a6 <USBD_CtlSendData>
              break;
 8005b38:	e004      	b.n	8005b44 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8005b3a:	6839      	ldr	r1, [r7, #0]
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 fb41 	bl	80061c4 <USBD_CtlError>
              break;
 8005b42:	bf00      	nop
          }
          break;
 8005b44:	e004      	b.n	8005b50 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8005b46:	6839      	ldr	r1, [r7, #0]
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 fb3b 	bl	80061c4 <USBD_CtlError>
          break;
 8005b4e:	bf00      	nop
      }
      break;
 8005b50:	e004      	b.n	8005b5c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8005b52:	6839      	ldr	r1, [r7, #0]
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 fb35 	bl	80061c4 <USBD_CtlError>
      break;
 8005b5a:	bf00      	nop
  }

  return ret;
 8005b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3710      	adds	r7, #16
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}
	...

08005b68 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b084      	sub	sp, #16
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	885b      	ldrh	r3, [r3, #2]
 8005b82:	0a1b      	lsrs	r3, r3, #8
 8005b84:	b29b      	uxth	r3, r3
 8005b86:	3b01      	subs	r3, #1
 8005b88:	2b06      	cmp	r3, #6
 8005b8a:	f200 8128 	bhi.w	8005dde <USBD_GetDescriptor+0x276>
 8005b8e:	a201      	add	r2, pc, #4	; (adr r2, 8005b94 <USBD_GetDescriptor+0x2c>)
 8005b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b94:	08005bb1 	.word	0x08005bb1
 8005b98:	08005bc9 	.word	0x08005bc9
 8005b9c:	08005c09 	.word	0x08005c09
 8005ba0:	08005ddf 	.word	0x08005ddf
 8005ba4:	08005ddf 	.word	0x08005ddf
 8005ba8:	08005d7f 	.word	0x08005d7f
 8005bac:	08005dab 	.word	0x08005dab
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	7c12      	ldrb	r2, [r2, #16]
 8005bbc:	f107 0108 	add.w	r1, r7, #8
 8005bc0:	4610      	mov	r0, r2
 8005bc2:	4798      	blx	r3
 8005bc4:	60f8      	str	r0, [r7, #12]
      break;
 8005bc6:	e112      	b.n	8005dee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	7c1b      	ldrb	r3, [r3, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d10d      	bne.n	8005bec <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bd8:	f107 0208 	add.w	r2, r7, #8
 8005bdc:	4610      	mov	r0, r2
 8005bde:	4798      	blx	r3
 8005be0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	3301      	adds	r3, #1
 8005be6:	2202      	movs	r2, #2
 8005be8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8005bea:	e100      	b.n	8005dee <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bf4:	f107 0208 	add.w	r2, r7, #8
 8005bf8:	4610      	mov	r0, r2
 8005bfa:	4798      	blx	r3
 8005bfc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	3301      	adds	r3, #1
 8005c02:	2202      	movs	r2, #2
 8005c04:	701a      	strb	r2, [r3, #0]
      break;
 8005c06:	e0f2      	b.n	8005dee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	885b      	ldrh	r3, [r3, #2]
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	2b05      	cmp	r3, #5
 8005c10:	f200 80ac 	bhi.w	8005d6c <USBD_GetDescriptor+0x204>
 8005c14:	a201      	add	r2, pc, #4	; (adr r2, 8005c1c <USBD_GetDescriptor+0xb4>)
 8005c16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c1a:	bf00      	nop
 8005c1c:	08005c35 	.word	0x08005c35
 8005c20:	08005c69 	.word	0x08005c69
 8005c24:	08005c9d 	.word	0x08005c9d
 8005c28:	08005cd1 	.word	0x08005cd1
 8005c2c:	08005d05 	.word	0x08005d05
 8005c30:	08005d39 	.word	0x08005d39
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00b      	beq.n	8005c58 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	7c12      	ldrb	r2, [r2, #16]
 8005c4c:	f107 0108 	add.w	r1, r7, #8
 8005c50:	4610      	mov	r0, r2
 8005c52:	4798      	blx	r3
 8005c54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005c56:	e091      	b.n	8005d7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005c58:	6839      	ldr	r1, [r7, #0]
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 fab2 	bl	80061c4 <USBD_CtlError>
            err++;
 8005c60:	7afb      	ldrb	r3, [r7, #11]
 8005c62:	3301      	adds	r3, #1
 8005c64:	72fb      	strb	r3, [r7, #11]
          break;
 8005c66:	e089      	b.n	8005d7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d00b      	beq.n	8005c8c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	7c12      	ldrb	r2, [r2, #16]
 8005c80:	f107 0108 	add.w	r1, r7, #8
 8005c84:	4610      	mov	r0, r2
 8005c86:	4798      	blx	r3
 8005c88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005c8a:	e077      	b.n	8005d7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005c8c:	6839      	ldr	r1, [r7, #0]
 8005c8e:	6878      	ldr	r0, [r7, #4]
 8005c90:	f000 fa98 	bl	80061c4 <USBD_CtlError>
            err++;
 8005c94:	7afb      	ldrb	r3, [r7, #11]
 8005c96:	3301      	adds	r3, #1
 8005c98:	72fb      	strb	r3, [r7, #11]
          break;
 8005c9a:	e06f      	b.n	8005d7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00b      	beq.n	8005cc0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	7c12      	ldrb	r2, [r2, #16]
 8005cb4:	f107 0108 	add.w	r1, r7, #8
 8005cb8:	4610      	mov	r0, r2
 8005cba:	4798      	blx	r3
 8005cbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005cbe:	e05d      	b.n	8005d7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005cc0:	6839      	ldr	r1, [r7, #0]
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 fa7e 	bl	80061c4 <USBD_CtlError>
            err++;
 8005cc8:	7afb      	ldrb	r3, [r7, #11]
 8005cca:	3301      	adds	r3, #1
 8005ccc:	72fb      	strb	r3, [r7, #11]
          break;
 8005cce:	e055      	b.n	8005d7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00b      	beq.n	8005cf4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	7c12      	ldrb	r2, [r2, #16]
 8005ce8:	f107 0108 	add.w	r1, r7, #8
 8005cec:	4610      	mov	r0, r2
 8005cee:	4798      	blx	r3
 8005cf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005cf2:	e043      	b.n	8005d7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005cf4:	6839      	ldr	r1, [r7, #0]
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f000 fa64 	bl	80061c4 <USBD_CtlError>
            err++;
 8005cfc:	7afb      	ldrb	r3, [r7, #11]
 8005cfe:	3301      	adds	r3, #1
 8005d00:	72fb      	strb	r3, [r7, #11]
          break;
 8005d02:	e03b      	b.n	8005d7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d0a:	695b      	ldr	r3, [r3, #20]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00b      	beq.n	8005d28 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d16:	695b      	ldr	r3, [r3, #20]
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	7c12      	ldrb	r2, [r2, #16]
 8005d1c:	f107 0108 	add.w	r1, r7, #8
 8005d20:	4610      	mov	r0, r2
 8005d22:	4798      	blx	r3
 8005d24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005d26:	e029      	b.n	8005d7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005d28:	6839      	ldr	r1, [r7, #0]
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 fa4a 	bl	80061c4 <USBD_CtlError>
            err++;
 8005d30:	7afb      	ldrb	r3, [r7, #11]
 8005d32:	3301      	adds	r3, #1
 8005d34:	72fb      	strb	r3, [r7, #11]
          break;
 8005d36:	e021      	b.n	8005d7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d00b      	beq.n	8005d5c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	7c12      	ldrb	r2, [r2, #16]
 8005d50:	f107 0108 	add.w	r1, r7, #8
 8005d54:	4610      	mov	r0, r2
 8005d56:	4798      	blx	r3
 8005d58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8005d5a:	e00f      	b.n	8005d7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8005d5c:	6839      	ldr	r1, [r7, #0]
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 fa30 	bl	80061c4 <USBD_CtlError>
            err++;
 8005d64:	7afb      	ldrb	r3, [r7, #11]
 8005d66:	3301      	adds	r3, #1
 8005d68:	72fb      	strb	r3, [r7, #11]
          break;
 8005d6a:	e007      	b.n	8005d7c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	6878      	ldr	r0, [r7, #4]
 8005d70:	f000 fa28 	bl	80061c4 <USBD_CtlError>
          err++;
 8005d74:	7afb      	ldrb	r3, [r7, #11]
 8005d76:	3301      	adds	r3, #1
 8005d78:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8005d7a:	bf00      	nop
      }
      break;
 8005d7c:	e037      	b.n	8005dee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	7c1b      	ldrb	r3, [r3, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d109      	bne.n	8005d9a <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d8e:	f107 0208 	add.w	r2, r7, #8
 8005d92:	4610      	mov	r0, r2
 8005d94:	4798      	blx	r3
 8005d96:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005d98:	e029      	b.n	8005dee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8005d9a:	6839      	ldr	r1, [r7, #0]
 8005d9c:	6878      	ldr	r0, [r7, #4]
 8005d9e:	f000 fa11 	bl	80061c4 <USBD_CtlError>
        err++;
 8005da2:	7afb      	ldrb	r3, [r7, #11]
 8005da4:	3301      	adds	r3, #1
 8005da6:	72fb      	strb	r3, [r7, #11]
      break;
 8005da8:	e021      	b.n	8005dee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	7c1b      	ldrb	r3, [r3, #16]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d10d      	bne.n	8005dce <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dba:	f107 0208 	add.w	r2, r7, #8
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	4798      	blx	r3
 8005dc2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	3301      	adds	r3, #1
 8005dc8:	2207      	movs	r2, #7
 8005dca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8005dcc:	e00f      	b.n	8005dee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8005dce:	6839      	ldr	r1, [r7, #0]
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f000 f9f7 	bl	80061c4 <USBD_CtlError>
        err++;
 8005dd6:	7afb      	ldrb	r3, [r7, #11]
 8005dd8:	3301      	adds	r3, #1
 8005dda:	72fb      	strb	r3, [r7, #11]
      break;
 8005ddc:	e007      	b.n	8005dee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8005dde:	6839      	ldr	r1, [r7, #0]
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f9ef 	bl	80061c4 <USBD_CtlError>
      err++;
 8005de6:	7afb      	ldrb	r3, [r7, #11]
 8005de8:	3301      	adds	r3, #1
 8005dea:	72fb      	strb	r3, [r7, #11]
      break;
 8005dec:	bf00      	nop
  }

  if (err != 0U)
 8005dee:	7afb      	ldrb	r3, [r7, #11]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d11e      	bne.n	8005e32 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	88db      	ldrh	r3, [r3, #6]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d016      	beq.n	8005e2a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8005dfc:	893b      	ldrh	r3, [r7, #8]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00e      	beq.n	8005e20 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	88da      	ldrh	r2, [r3, #6]
 8005e06:	893b      	ldrh	r3, [r7, #8]
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	bf28      	it	cs
 8005e0c:	4613      	movcs	r3, r2
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8005e12:	893b      	ldrh	r3, [r7, #8]
 8005e14:	461a      	mov	r2, r3
 8005e16:	68f9      	ldr	r1, [r7, #12]
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 fa44 	bl	80062a6 <USBD_CtlSendData>
 8005e1e:	e009      	b.n	8005e34 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8005e20:	6839      	ldr	r1, [r7, #0]
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f9ce 	bl	80061c4 <USBD_CtlError>
 8005e28:	e004      	b.n	8005e34 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 fa95 	bl	800635a <USBD_CtlSendStatus>
 8005e30:	e000      	b.n	8005e34 <USBD_GetDescriptor+0x2cc>
    return;
 8005e32:	bf00      	nop
  }
}
 8005e34:	3710      	adds	r7, #16
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop

08005e3c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b084      	sub	sp, #16
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
 8005e44:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	889b      	ldrh	r3, [r3, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d131      	bne.n	8005eb2 <USBD_SetAddress+0x76>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	88db      	ldrh	r3, [r3, #6]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d12d      	bne.n	8005eb2 <USBD_SetAddress+0x76>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	885b      	ldrh	r3, [r3, #2]
 8005e5a:	2b7f      	cmp	r3, #127	; 0x7f
 8005e5c:	d829      	bhi.n	8005eb2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	885b      	ldrh	r3, [r3, #2]
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e68:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b03      	cmp	r3, #3
 8005e74:	d104      	bne.n	8005e80 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8005e76:	6839      	ldr	r1, [r7, #0]
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 f9a3 	bl	80061c4 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e7e:	e01d      	b.n	8005ebc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	7bfa      	ldrb	r2, [r7, #15]
 8005e84:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8005e88:	7bfb      	ldrb	r3, [r7, #15]
 8005e8a:	4619      	mov	r1, r3
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f003 fbbd 	bl	800960c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 fa61 	bl	800635a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8005e98:	7bfb      	ldrb	r3, [r7, #15]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d004      	beq.n	8005ea8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2202      	movs	r2, #2
 8005ea2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ea6:	e009      	b.n	8005ebc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005eb0:	e004      	b.n	8005ebc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8005eb2:	6839      	ldr	r1, [r7, #0]
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f985 	bl	80061c4 <USBD_CtlError>
  }
}
 8005eba:	bf00      	nop
 8005ebc:	bf00      	nop
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b084      	sub	sp, #16
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005ece:	2300      	movs	r3, #0
 8005ed0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	885b      	ldrh	r3, [r3, #2]
 8005ed6:	b2da      	uxtb	r2, r3
 8005ed8:	4b4c      	ldr	r3, [pc, #304]	; (800600c <USBD_SetConfig+0x148>)
 8005eda:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005edc:	4b4b      	ldr	r3, [pc, #300]	; (800600c <USBD_SetConfig+0x148>)
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d905      	bls.n	8005ef0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8005ee4:	6839      	ldr	r1, [r7, #0]
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 f96c 	bl	80061c4 <USBD_CtlError>
    return USBD_FAIL;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e088      	b.n	8006002 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d002      	beq.n	8005f02 <USBD_SetConfig+0x3e>
 8005efc:	2b03      	cmp	r3, #3
 8005efe:	d025      	beq.n	8005f4c <USBD_SetConfig+0x88>
 8005f00:	e071      	b.n	8005fe6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8005f02:	4b42      	ldr	r3, [pc, #264]	; (800600c <USBD_SetConfig+0x148>)
 8005f04:	781b      	ldrb	r3, [r3, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d01c      	beq.n	8005f44 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8005f0a:	4b40      	ldr	r3, [pc, #256]	; (800600c <USBD_SetConfig+0x148>)
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8005f14:	4b3d      	ldr	r3, [pc, #244]	; (800600c <USBD_SetConfig+0x148>)
 8005f16:	781b      	ldrb	r3, [r3, #0]
 8005f18:	4619      	mov	r1, r3
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7ff f948 	bl	80051b0 <USBD_SetClassConfig>
 8005f20:	4603      	mov	r3, r0
 8005f22:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8005f24:	7bfb      	ldrb	r3, [r7, #15]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d004      	beq.n	8005f34 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8005f2a:	6839      	ldr	r1, [r7, #0]
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 f949 	bl	80061c4 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8005f32:	e065      	b.n	8006000 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 fa10 	bl	800635a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2203      	movs	r2, #3
 8005f3e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8005f42:	e05d      	b.n	8006000 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	f000 fa08 	bl	800635a <USBD_CtlSendStatus>
      break;
 8005f4a:	e059      	b.n	8006000 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8005f4c:	4b2f      	ldr	r3, [pc, #188]	; (800600c <USBD_SetConfig+0x148>)
 8005f4e:	781b      	ldrb	r3, [r3, #0]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d112      	bne.n	8005f7a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2202      	movs	r2, #2
 8005f58:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8005f5c:	4b2b      	ldr	r3, [pc, #172]	; (800600c <USBD_SetConfig+0x148>)
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	461a      	mov	r2, r3
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005f66:	4b29      	ldr	r3, [pc, #164]	; (800600c <USBD_SetConfig+0x148>)
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f7ff f93b 	bl	80051e8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f000 f9f1 	bl	800635a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8005f78:	e042      	b.n	8006000 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8005f7a:	4b24      	ldr	r3, [pc, #144]	; (800600c <USBD_SetConfig+0x148>)
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	461a      	mov	r2, r3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d02a      	beq.n	8005fde <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	4619      	mov	r1, r3
 8005f90:	6878      	ldr	r0, [r7, #4]
 8005f92:	f7ff f929 	bl	80051e8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8005f96:	4b1d      	ldr	r3, [pc, #116]	; (800600c <USBD_SetConfig+0x148>)
 8005f98:	781b      	ldrb	r3, [r3, #0]
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8005fa0:	4b1a      	ldr	r3, [pc, #104]	; (800600c <USBD_SetConfig+0x148>)
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	4619      	mov	r1, r3
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7ff f902 	bl	80051b0 <USBD_SetClassConfig>
 8005fac:	4603      	mov	r3, r0
 8005fae:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d00f      	beq.n	8005fd6 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8005fb6:	6839      	ldr	r1, [r7, #0]
 8005fb8:	6878      	ldr	r0, [r7, #4]
 8005fba:	f000 f903 	bl	80061c4 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	4619      	mov	r1, r3
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f7ff f90e 	bl	80051e8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2202      	movs	r2, #2
 8005fd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8005fd4:	e014      	b.n	8006000 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 f9bf 	bl	800635a <USBD_CtlSendStatus>
      break;
 8005fdc:	e010      	b.n	8006000 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f9bb 	bl	800635a <USBD_CtlSendStatus>
      break;
 8005fe4:	e00c      	b.n	8006000 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8005fe6:	6839      	ldr	r1, [r7, #0]
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 f8eb 	bl	80061c4 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005fee:	4b07      	ldr	r3, [pc, #28]	; (800600c <USBD_SetConfig+0x148>)
 8005ff0:	781b      	ldrb	r3, [r3, #0]
 8005ff2:	4619      	mov	r1, r3
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f7ff f8f7 	bl	80051e8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	73fb      	strb	r3, [r7, #15]
      break;
 8005ffe:	bf00      	nop
  }

  return ret;
 8006000:	7bfb      	ldrb	r3, [r7, #15]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3710      	adds	r7, #16
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	20000520 	.word	0x20000520

08006010 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
 8006018:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800601a:	683b      	ldr	r3, [r7, #0]
 800601c:	88db      	ldrh	r3, [r3, #6]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d004      	beq.n	800602c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006022:	6839      	ldr	r1, [r7, #0]
 8006024:	6878      	ldr	r0, [r7, #4]
 8006026:	f000 f8cd 	bl	80061c4 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800602a:	e023      	b.n	8006074 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006032:	b2db      	uxtb	r3, r3
 8006034:	2b02      	cmp	r3, #2
 8006036:	dc02      	bgt.n	800603e <USBD_GetConfig+0x2e>
 8006038:	2b00      	cmp	r3, #0
 800603a:	dc03      	bgt.n	8006044 <USBD_GetConfig+0x34>
 800603c:	e015      	b.n	800606a <USBD_GetConfig+0x5a>
 800603e:	2b03      	cmp	r3, #3
 8006040:	d00b      	beq.n	800605a <USBD_GetConfig+0x4a>
 8006042:	e012      	b.n	800606a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	3308      	adds	r3, #8
 800604e:	2201      	movs	r2, #1
 8006050:	4619      	mov	r1, r3
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f000 f927 	bl	80062a6 <USBD_CtlSendData>
        break;
 8006058:	e00c      	b.n	8006074 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	3304      	adds	r3, #4
 800605e:	2201      	movs	r2, #1
 8006060:	4619      	mov	r1, r3
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 f91f 	bl	80062a6 <USBD_CtlSendData>
        break;
 8006068:	e004      	b.n	8006074 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800606a:	6839      	ldr	r1, [r7, #0]
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f000 f8a9 	bl	80061c4 <USBD_CtlError>
        break;
 8006072:	bf00      	nop
}
 8006074:	bf00      	nop
 8006076:	3708      	adds	r7, #8
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}

0800607c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800608c:	b2db      	uxtb	r3, r3
 800608e:	3b01      	subs	r3, #1
 8006090:	2b02      	cmp	r3, #2
 8006092:	d81e      	bhi.n	80060d2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	88db      	ldrh	r3, [r3, #6]
 8006098:	2b02      	cmp	r3, #2
 800609a:	d004      	beq.n	80060a6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800609c:	6839      	ldr	r1, [r7, #0]
 800609e:	6878      	ldr	r0, [r7, #4]
 80060a0:	f000 f890 	bl	80061c4 <USBD_CtlError>
        break;
 80060a4:	e01a      	b.n	80060dc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2201      	movs	r2, #1
 80060aa:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d005      	beq.n	80060c2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	f043 0202 	orr.w	r2, r3, #2
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	330c      	adds	r3, #12
 80060c6:	2202      	movs	r2, #2
 80060c8:	4619      	mov	r1, r3
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f000 f8eb 	bl	80062a6 <USBD_CtlSendData>
      break;
 80060d0:	e004      	b.n	80060dc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80060d2:	6839      	ldr	r1, [r7, #0]
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	f000 f875 	bl	80061c4 <USBD_CtlError>
      break;
 80060da:	bf00      	nop
  }
}
 80060dc:	bf00      	nop
 80060de:	3708      	adds	r7, #8
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
 80060ec:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	885b      	ldrh	r3, [r3, #2]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d106      	bne.n	8006104 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2201      	movs	r2, #1
 80060fa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 f92b 	bl	800635a <USBD_CtlSendStatus>
  }
}
 8006104:	bf00      	nop
 8006106:	3708      	adds	r7, #8
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b082      	sub	sp, #8
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800611c:	b2db      	uxtb	r3, r3
 800611e:	3b01      	subs	r3, #1
 8006120:	2b02      	cmp	r3, #2
 8006122:	d80b      	bhi.n	800613c <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	885b      	ldrh	r3, [r3, #2]
 8006128:	2b01      	cmp	r3, #1
 800612a:	d10c      	bne.n	8006146 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f910 	bl	800635a <USBD_CtlSendStatus>
      }
      break;
 800613a:	e004      	b.n	8006146 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800613c:	6839      	ldr	r1, [r7, #0]
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f840 	bl	80061c4 <USBD_CtlError>
      break;
 8006144:	e000      	b.n	8006148 <USBD_ClrFeature+0x3c>
      break;
 8006146:	bf00      	nop
  }
}
 8006148:	bf00      	nop
 800614a:	3708      	adds	r7, #8
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
 8006158:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	781a      	ldrb	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	3301      	adds	r3, #1
 800616a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	781a      	ldrb	r2, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	3301      	adds	r3, #1
 8006178:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800617a:	68f8      	ldr	r0, [r7, #12]
 800617c:	f7ff fabb 	bl	80056f6 <SWAPBYTE>
 8006180:	4603      	mov	r3, r0
 8006182:	461a      	mov	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	3301      	adds	r3, #1
 800618c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	3301      	adds	r3, #1
 8006192:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006194:	68f8      	ldr	r0, [r7, #12]
 8006196:	f7ff faae 	bl	80056f6 <SWAPBYTE>
 800619a:	4603      	mov	r3, r0
 800619c:	461a      	mov	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	3301      	adds	r3, #1
 80061a6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	3301      	adds	r3, #1
 80061ac:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f7ff faa1 	bl	80056f6 <SWAPBYTE>
 80061b4:	4603      	mov	r3, r0
 80061b6:	461a      	mov	r2, r3
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	80da      	strh	r2, [r3, #6]
}
 80061bc:	bf00      	nop
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80061ce:	2180      	movs	r1, #128	; 0x80
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f003 f9b1 	bl	8009538 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80061d6:	2100      	movs	r1, #0
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f003 f9ad 	bl	8009538 <USBD_LL_StallEP>
}
 80061de:	bf00      	nop
 80061e0:	3708      	adds	r7, #8
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80061e6:	b580      	push	{r7, lr}
 80061e8:	b086      	sub	sp, #24
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	60f8      	str	r0, [r7, #12]
 80061ee:	60b9      	str	r1, [r7, #8]
 80061f0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80061f2:	2300      	movs	r3, #0
 80061f4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d036      	beq.n	800626a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006200:	6938      	ldr	r0, [r7, #16]
 8006202:	f000 f836 	bl	8006272 <USBD_GetLen>
 8006206:	4603      	mov	r3, r0
 8006208:	3301      	adds	r3, #1
 800620a:	b29b      	uxth	r3, r3
 800620c:	005b      	lsls	r3, r3, #1
 800620e:	b29a      	uxth	r2, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006214:	7dfb      	ldrb	r3, [r7, #23]
 8006216:	68ba      	ldr	r2, [r7, #8]
 8006218:	4413      	add	r3, r2
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	7812      	ldrb	r2, [r2, #0]
 800621e:	701a      	strb	r2, [r3, #0]
  idx++;
 8006220:	7dfb      	ldrb	r3, [r7, #23]
 8006222:	3301      	adds	r3, #1
 8006224:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006226:	7dfb      	ldrb	r3, [r7, #23]
 8006228:	68ba      	ldr	r2, [r7, #8]
 800622a:	4413      	add	r3, r2
 800622c:	2203      	movs	r2, #3
 800622e:	701a      	strb	r2, [r3, #0]
  idx++;
 8006230:	7dfb      	ldrb	r3, [r7, #23]
 8006232:	3301      	adds	r3, #1
 8006234:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006236:	e013      	b.n	8006260 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006238:	7dfb      	ldrb	r3, [r7, #23]
 800623a:	68ba      	ldr	r2, [r7, #8]
 800623c:	4413      	add	r3, r2
 800623e:	693a      	ldr	r2, [r7, #16]
 8006240:	7812      	ldrb	r2, [r2, #0]
 8006242:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	3301      	adds	r3, #1
 8006248:	613b      	str	r3, [r7, #16]
    idx++;
 800624a:	7dfb      	ldrb	r3, [r7, #23]
 800624c:	3301      	adds	r3, #1
 800624e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006250:	7dfb      	ldrb	r3, [r7, #23]
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	4413      	add	r3, r2
 8006256:	2200      	movs	r2, #0
 8006258:	701a      	strb	r2, [r3, #0]
    idx++;
 800625a:	7dfb      	ldrb	r3, [r7, #23]
 800625c:	3301      	adds	r3, #1
 800625e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d1e7      	bne.n	8006238 <USBD_GetString+0x52>
 8006268:	e000      	b.n	800626c <USBD_GetString+0x86>
    return;
 800626a:	bf00      	nop
  }
}
 800626c:	3718      	adds	r7, #24
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}

08006272 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006272:	b480      	push	{r7}
 8006274:	b085      	sub	sp, #20
 8006276:	af00      	add	r7, sp, #0
 8006278:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800627a:	2300      	movs	r3, #0
 800627c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006282:	e005      	b.n	8006290 <USBD_GetLen+0x1e>
  {
    len++;
 8006284:	7bfb      	ldrb	r3, [r7, #15]
 8006286:	3301      	adds	r3, #1
 8006288:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	3301      	adds	r3, #1
 800628e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d1f5      	bne.n	8006284 <USBD_GetLen+0x12>
  }

  return len;
 8006298:	7bfb      	ldrb	r3, [r7, #15]
}
 800629a:	4618      	mov	r0, r3
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b084      	sub	sp, #16
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	60f8      	str	r0, [r7, #12]
 80062ae:	60b9      	str	r1, [r7, #8]
 80062b0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2202      	movs	r2, #2
 80062b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	687a      	ldr	r2, [r7, #4]
 80062be:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	68ba      	ldr	r2, [r7, #8]
 80062ca:	2100      	movs	r1, #0
 80062cc:	68f8      	ldr	r0, [r7, #12]
 80062ce:	f003 f9bc 	bl	800964a <USBD_LL_Transmit>

  return USBD_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3710      	adds	r7, #16
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	2100      	movs	r1, #0
 80062ee:	68f8      	ldr	r0, [r7, #12]
 80062f0:	f003 f9ab 	bl	800964a <USBD_LL_Transmit>

  return USBD_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3710      	adds	r7, #16
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}

080062fe <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80062fe:	b580      	push	{r7, lr}
 8006300:	b084      	sub	sp, #16
 8006302:	af00      	add	r7, sp, #0
 8006304:	60f8      	str	r0, [r7, #12]
 8006306:	60b9      	str	r1, [r7, #8]
 8006308:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2203      	movs	r2, #3
 800630e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	687a      	ldr	r2, [r7, #4]
 8006316:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	687a      	ldr	r2, [r7, #4]
 800631e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	68ba      	ldr	r2, [r7, #8]
 8006326:	2100      	movs	r1, #0
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f003 f9af 	bl	800968c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}

08006338 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b084      	sub	sp, #16
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	2100      	movs	r1, #0
 800634a:	68f8      	ldr	r0, [r7, #12]
 800634c:	f003 f99e 	bl	800968c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	3710      	adds	r7, #16
 8006356:	46bd      	mov	sp, r7
 8006358:	bd80      	pop	{r7, pc}

0800635a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800635a:	b580      	push	{r7, lr}
 800635c:	b082      	sub	sp, #8
 800635e:	af00      	add	r7, sp, #0
 8006360:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2204      	movs	r2, #4
 8006366:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800636a:	2300      	movs	r3, #0
 800636c:	2200      	movs	r2, #0
 800636e:	2100      	movs	r1, #0
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f003 f96a 	bl	800964a <USBD_LL_Transmit>

  return USBD_OK;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	3708      	adds	r7, #8
 800637c:	46bd      	mov	sp, r7
 800637e:	bd80      	pop	{r7, pc}

08006380 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b082      	sub	sp, #8
 8006384:	af00      	add	r7, sp, #0
 8006386:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2205      	movs	r2, #5
 800638c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006390:	2300      	movs	r3, #0
 8006392:	2200      	movs	r2, #0
 8006394:	2100      	movs	r1, #0
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f003 f978 	bl	800968c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800639c:	2300      	movs	r3, #0
}
 800639e:	4618      	mov	r0, r3
 80063a0:	3708      	adds	r7, #8
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}

080063a6 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b085      	sub	sp, #20
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	4603      	mov	r3, r0
 80063ae:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80063b0:	2300      	movs	r3, #0
 80063b2:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80063b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80063b8:	2b84      	cmp	r3, #132	; 0x84
 80063ba:	d005      	beq.n	80063c8 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80063bc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	4413      	add	r3, r2
 80063c4:	3303      	adds	r3, #3
 80063c6:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80063c8:	68fb      	ldr	r3, [r7, #12]
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 80063d6:	b480      	push	{r7}
 80063d8:	b083      	sub	sp, #12
 80063da:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063dc:	f3ef 8305 	mrs	r3, IPSR
 80063e0:	607b      	str	r3, [r7, #4]
  return(result);
 80063e2:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	bf14      	ite	ne
 80063e8:	2301      	movne	r3, #1
 80063ea:	2300      	moveq	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80063fe:	f001 fa1d 	bl	800783c <vTaskStartScheduler>
  
  return osOK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	bd80      	pop	{r7, pc}

08006408 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800640c:	f7ff ffe3 	bl	80063d6 <inHandlerMode>
 8006410:	4603      	mov	r3, r0
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8006416:	f001 fb35 	bl	8007a84 <xTaskGetTickCountFromISR>
 800641a:	4603      	mov	r3, r0
 800641c:	e002      	b.n	8006424 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800641e:	f001 fb21 	bl	8007a64 <xTaskGetTickCount>
 8006422:	4603      	mov	r3, r0
  }
}
 8006424:	4618      	mov	r0, r3
 8006426:	bd80      	pop	{r7, pc}

08006428 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800642a:	b089      	sub	sp, #36	; 0x24
 800642c:	af04      	add	r7, sp, #16
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	695b      	ldr	r3, [r3, #20]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d020      	beq.n	800647c <osThreadCreate+0x54>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d01c      	beq.n	800647c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	685c      	ldr	r4, [r3, #4]
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681d      	ldr	r5, [r3, #0]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	691e      	ldr	r6, [r3, #16]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006454:	4618      	mov	r0, r3
 8006456:	f7ff ffa6 	bl	80063a6 <makeFreeRtosPriority>
 800645a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006464:	9202      	str	r2, [sp, #8]
 8006466:	9301      	str	r3, [sp, #4]
 8006468:	9100      	str	r1, [sp, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	4632      	mov	r2, r6
 800646e:	4629      	mov	r1, r5
 8006470:	4620      	mov	r0, r4
 8006472:	f001 f805 	bl	8007480 <xTaskCreateStatic>
 8006476:	4603      	mov	r3, r0
 8006478:	60fb      	str	r3, [r7, #12]
 800647a:	e01c      	b.n	80064b6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685c      	ldr	r4, [r3, #4]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006488:	b29e      	uxth	r6, r3
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006490:	4618      	mov	r0, r3
 8006492:	f7ff ff88 	bl	80063a6 <makeFreeRtosPriority>
 8006496:	4602      	mov	r2, r0
 8006498:	f107 030c 	add.w	r3, r7, #12
 800649c:	9301      	str	r3, [sp, #4]
 800649e:	9200      	str	r2, [sp, #0]
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	4632      	mov	r2, r6
 80064a4:	4629      	mov	r1, r5
 80064a6:	4620      	mov	r0, r4
 80064a8:	f001 f847 	bl	800753a <xTaskCreate>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d001      	beq.n	80064b6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80064b2:	2300      	movs	r3, #0
 80064b4:	e000      	b.n	80064b8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80064b6:	68fb      	ldr	r3, [r7, #12]
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3714      	adds	r7, #20
 80064bc:	46bd      	mov	sp, r7
 80064be:	bdf0      	pop	{r4, r5, r6, r7, pc}

080064c0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d001      	beq.n	80064d6 <osDelay+0x16>
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	e000      	b.n	80064d8 <osDelay+0x18>
 80064d6:	2301      	movs	r3, #1
 80064d8:	4618      	mov	r0, r3
 80064da:	f001 f97b 	bl	80077d4 <vTaskDelay>
  
  return osOK;
 80064de:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3710      	adds	r7, #16
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d007      	beq.n	8006508 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	4619      	mov	r1, r3
 80064fe:	2001      	movs	r0, #1
 8006500:	f000 fb63 	bl	8006bca <xQueueCreateMutexStatic>
 8006504:	4603      	mov	r3, r0
 8006506:	e003      	b.n	8006510 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8006508:	2001      	movs	r0, #1
 800650a:	f000 fb46 	bl	8006b9a <xQueueCreateMutex>
 800650e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8006510:	4618      	mov	r0, r3
 8006512:	3708      	adds	r7, #8
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}

08006518 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006522:	2300      	movs	r3, #0
 8006524:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d101      	bne.n	8006530 <osMutexWait+0x18>
    return osErrorParameter;
 800652c:	2380      	movs	r3, #128	; 0x80
 800652e:	e03a      	b.n	80065a6 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8006530:	2300      	movs	r3, #0
 8006532:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006534:	683b      	ldr	r3, [r7, #0]
 8006536:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800653a:	d103      	bne.n	8006544 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800653c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006540:	60fb      	str	r3, [r7, #12]
 8006542:	e009      	b.n	8006558 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d006      	beq.n	8006558 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2b00      	cmp	r3, #0
 8006552:	d101      	bne.n	8006558 <osMutexWait+0x40>
      ticks = 1;
 8006554:	2301      	movs	r3, #1
 8006556:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006558:	f7ff ff3d 	bl	80063d6 <inHandlerMode>
 800655c:	4603      	mov	r3, r0
 800655e:	2b00      	cmp	r3, #0
 8006560:	d017      	beq.n	8006592 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006562:	f107 0308 	add.w	r3, r7, #8
 8006566:	461a      	mov	r2, r3
 8006568:	2100      	movs	r1, #0
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 fde0 	bl	8007130 <xQueueReceiveFromISR>
 8006570:	4603      	mov	r3, r0
 8006572:	2b01      	cmp	r3, #1
 8006574:	d001      	beq.n	800657a <osMutexWait+0x62>
      return osErrorOS;
 8006576:	23ff      	movs	r3, #255	; 0xff
 8006578:	e015      	b.n	80065a6 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d011      	beq.n	80065a4 <osMutexWait+0x8c>
 8006580:	4b0b      	ldr	r3, [pc, #44]	; (80065b0 <osMutexWait+0x98>)
 8006582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006586:	601a      	str	r2, [r3, #0]
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	f3bf 8f6f 	isb	sy
 8006590:	e008      	b.n	80065a4 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8006592:	68f9      	ldr	r1, [r7, #12]
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 fcbf 	bl	8006f18 <xQueueSemaphoreTake>
 800659a:	4603      	mov	r3, r0
 800659c:	2b01      	cmp	r3, #1
 800659e:	d001      	beq.n	80065a4 <osMutexWait+0x8c>
    return osErrorOS;
 80065a0:	23ff      	movs	r3, #255	; 0xff
 80065a2:	e000      	b.n	80065a6 <osMutexWait+0x8e>
  }
  
  return osOK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3710      	adds	r7, #16
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	e000ed04 	.word	0xe000ed04

080065b4 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b084      	sub	sp, #16
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 80065bc:	2300      	movs	r3, #0
 80065be:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 80065c0:	2300      	movs	r3, #0
 80065c2:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 80065c4:	f7ff ff07 	bl	80063d6 <inHandlerMode>
 80065c8:	4603      	mov	r3, r0
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d016      	beq.n	80065fc <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 80065ce:	f107 0308 	add.w	r3, r7, #8
 80065d2:	4619      	mov	r1, r3
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 fc11 	bl	8006dfc <xQueueGiveFromISR>
 80065da:	4603      	mov	r3, r0
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d001      	beq.n	80065e4 <osMutexRelease+0x30>
      return osErrorOS;
 80065e0:	23ff      	movs	r3, #255	; 0xff
 80065e2:	e017      	b.n	8006614 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d013      	beq.n	8006612 <osMutexRelease+0x5e>
 80065ea:	4b0c      	ldr	r3, [pc, #48]	; (800661c <osMutexRelease+0x68>)
 80065ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065f0:	601a      	str	r2, [r3, #0]
 80065f2:	f3bf 8f4f 	dsb	sy
 80065f6:	f3bf 8f6f 	isb	sy
 80065fa:	e00a      	b.n	8006612 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 80065fc:	2300      	movs	r3, #0
 80065fe:	2200      	movs	r2, #0
 8006600:	2100      	movs	r1, #0
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fafc 	bl	8006c00 <xQueueGenericSend>
 8006608:	4603      	mov	r3, r0
 800660a:	2b01      	cmp	r3, #1
 800660c:	d001      	beq.n	8006612 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800660e:	23ff      	movs	r3, #255	; 0xff
 8006610:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8006612:	68fb      	ldr	r3, [r7, #12]
}
 8006614:	4618      	mov	r0, r3
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}
 800661c:	e000ed04 	.word	0xe000ed04

08006620 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006620:	b580      	push	{r7, lr}
 8006622:	b086      	sub	sp, #24
 8006624:	af02      	add	r7, sp, #8
 8006626:	6078      	str	r0, [r7, #4]
 8006628:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d00f      	beq.n	8006652 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d10a      	bne.n	800664e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	2203      	movs	r2, #3
 800663e:	9200      	str	r2, [sp, #0]
 8006640:	2200      	movs	r2, #0
 8006642:	2100      	movs	r1, #0
 8006644:	2001      	movs	r0, #1
 8006646:	f000 f9bd 	bl	80069c4 <xQueueGenericCreateStatic>
 800664a:	4603      	mov	r3, r0
 800664c:	e016      	b.n	800667c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800664e:	2300      	movs	r3, #0
 8006650:	e014      	b.n	800667c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b01      	cmp	r3, #1
 8006656:	d110      	bne.n	800667a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8006658:	2203      	movs	r2, #3
 800665a:	2100      	movs	r1, #0
 800665c:	2001      	movs	r0, #1
 800665e:	f000 fa29 	bl	8006ab4 <xQueueGenericCreate>
 8006662:	60f8      	str	r0, [r7, #12]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2b00      	cmp	r3, #0
 8006668:	d005      	beq.n	8006676 <osSemaphoreCreate+0x56>
 800666a:	2300      	movs	r3, #0
 800666c:	2200      	movs	r2, #0
 800666e:	2100      	movs	r1, #0
 8006670:	68f8      	ldr	r0, [r7, #12]
 8006672:	f000 fac5 	bl	8006c00 <xQueueGenericSend>
      return sema;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	e000      	b.n	800667c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800667a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800667c:	4618      	mov	r0, r3
 800667e:	3710      	adds	r7, #16
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800668e:	2300      	movs	r3, #0
 8006690:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d101      	bne.n	800669c <osSemaphoreWait+0x18>
    return osErrorParameter;
 8006698:	2380      	movs	r3, #128	; 0x80
 800669a:	e03a      	b.n	8006712 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800669c:	2300      	movs	r3, #0
 800669e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066a6:	d103      	bne.n	80066b0 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 80066a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066ac:	60fb      	str	r3, [r7, #12]
 80066ae:	e009      	b.n	80066c4 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d006      	beq.n	80066c4 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d101      	bne.n	80066c4 <osSemaphoreWait+0x40>
      ticks = 1;
 80066c0:	2301      	movs	r3, #1
 80066c2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 80066c4:	f7ff fe87 	bl	80063d6 <inHandlerMode>
 80066c8:	4603      	mov	r3, r0
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d017      	beq.n	80066fe <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 80066ce:	f107 0308 	add.w	r3, r7, #8
 80066d2:	461a      	mov	r2, r3
 80066d4:	2100      	movs	r1, #0
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 fd2a 	bl	8007130 <xQueueReceiveFromISR>
 80066dc:	4603      	mov	r3, r0
 80066de:	2b01      	cmp	r3, #1
 80066e0:	d001      	beq.n	80066e6 <osSemaphoreWait+0x62>
      return osErrorOS;
 80066e2:	23ff      	movs	r3, #255	; 0xff
 80066e4:	e015      	b.n	8006712 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d011      	beq.n	8006710 <osSemaphoreWait+0x8c>
 80066ec:	4b0b      	ldr	r3, [pc, #44]	; (800671c <osSemaphoreWait+0x98>)
 80066ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066f2:	601a      	str	r2, [r3, #0]
 80066f4:	f3bf 8f4f 	dsb	sy
 80066f8:	f3bf 8f6f 	isb	sy
 80066fc:	e008      	b.n	8006710 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 80066fe:	68f9      	ldr	r1, [r7, #12]
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 fc09 	bl	8006f18 <xQueueSemaphoreTake>
 8006706:	4603      	mov	r3, r0
 8006708:	2b01      	cmp	r3, #1
 800670a:	d001      	beq.n	8006710 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800670c:	23ff      	movs	r3, #255	; 0xff
 800670e:	e000      	b.n	8006712 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8006710:	2300      	movs	r3, #0
}
 8006712:	4618      	mov	r0, r3
 8006714:	3710      	adds	r7, #16
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	e000ed04 	.word	0xe000ed04

08006720 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b084      	sub	sp, #16
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006728:	2300      	movs	r3, #0
 800672a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800672c:	2300      	movs	r3, #0
 800672e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006730:	f7ff fe51 	bl	80063d6 <inHandlerMode>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d016      	beq.n	8006768 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800673a:	f107 0308 	add.w	r3, r7, #8
 800673e:	4619      	mov	r1, r3
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f000 fb5b 	bl	8006dfc <xQueueGiveFromISR>
 8006746:	4603      	mov	r3, r0
 8006748:	2b01      	cmp	r3, #1
 800674a:	d001      	beq.n	8006750 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800674c:	23ff      	movs	r3, #255	; 0xff
 800674e:	e017      	b.n	8006780 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d013      	beq.n	800677e <osSemaphoreRelease+0x5e>
 8006756:	4b0c      	ldr	r3, [pc, #48]	; (8006788 <osSemaphoreRelease+0x68>)
 8006758:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800675c:	601a      	str	r2, [r3, #0]
 800675e:	f3bf 8f4f 	dsb	sy
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	e00a      	b.n	800677e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006768:	2300      	movs	r3, #0
 800676a:	2200      	movs	r2, #0
 800676c:	2100      	movs	r1, #0
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 fa46 	bl	8006c00 <xQueueGenericSend>
 8006774:	4603      	mov	r3, r0
 8006776:	2b01      	cmp	r3, #1
 8006778:	d001      	beq.n	800677e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800677a:	23ff      	movs	r3, #255	; 0xff
 800677c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800677e:	68fb      	ldr	r3, [r7, #12]
}
 8006780:	4618      	mov	r0, r3
 8006782:	3710      	adds	r7, #16
 8006784:	46bd      	mov	sp, r7
 8006786:	bd80      	pop	{r7, pc}
 8006788:	e000ed04 	.word	0xe000ed04

0800678c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f103 0208 	add.w	r2, r3, #8
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80067a4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	f103 0208 	add.w	r2, r3, #8
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f103 0208 	add.w	r2, r3, #8
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80067c0:	bf00      	nop
 80067c2:	370c      	adds	r7, #12
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80067da:	bf00      	nop
 80067dc:	370c      	adds	r7, #12
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr

080067e6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80067e6:	b480      	push	{r7}
 80067e8:	b085      	sub	sp, #20
 80067ea:	af00      	add	r7, sp, #0
 80067ec:	6078      	str	r0, [r7, #4]
 80067ee:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	68fa      	ldr	r2, [r7, #12]
 80067fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	689a      	ldr	r2, [r3, #8]
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	683a      	ldr	r2, [r7, #0]
 800680a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	683a      	ldr	r2, [r7, #0]
 8006810:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	687a      	ldr	r2, [r7, #4]
 8006816:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	1c5a      	adds	r2, r3, #1
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	601a      	str	r2, [r3, #0]
}
 8006822:	bf00      	nop
 8006824:	3714      	adds	r7, #20
 8006826:	46bd      	mov	sp, r7
 8006828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682c:	4770      	bx	lr

0800682e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800682e:	b480      	push	{r7}
 8006830:	b085      	sub	sp, #20
 8006832:	af00      	add	r7, sp, #0
 8006834:	6078      	str	r0, [r7, #4]
 8006836:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006844:	d103      	bne.n	800684e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	60fb      	str	r3, [r7, #12]
 800684c:	e00c      	b.n	8006868 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	3308      	adds	r3, #8
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	e002      	b.n	800685c <vListInsert+0x2e>
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	60fb      	str	r3, [r7, #12]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68ba      	ldr	r2, [r7, #8]
 8006864:	429a      	cmp	r2, r3
 8006866:	d2f6      	bcs.n	8006856 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	685a      	ldr	r2, [r3, #4]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	683a      	ldr	r2, [r7, #0]
 8006876:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	683a      	ldr	r2, [r7, #0]
 8006882:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	1c5a      	adds	r2, r3, #1
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	601a      	str	r2, [r3, #0]
}
 8006894:	bf00      	nop
 8006896:	3714      	adds	r7, #20
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80068a0:	b480      	push	{r7}
 80068a2:	b085      	sub	sp, #20
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	691b      	ldr	r3, [r3, #16]
 80068ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	6892      	ldr	r2, [r2, #8]
 80068b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	689b      	ldr	r3, [r3, #8]
 80068bc:	687a      	ldr	r2, [r7, #4]
 80068be:	6852      	ldr	r2, [r2, #4]
 80068c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	429a      	cmp	r2, r3
 80068ca:	d103      	bne.n	80068d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2200      	movs	r2, #0
 80068d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	1e5a      	subs	r2, r3, #1
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	2b00      	cmp	r3, #0
 8006906:	d10a      	bne.n	800691e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006908:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690c:	f383 8811 	msr	BASEPRI, r3
 8006910:	f3bf 8f6f 	isb	sy
 8006914:	f3bf 8f4f 	dsb	sy
 8006918:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800691a:	bf00      	nop
 800691c:	e7fe      	b.n	800691c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800691e:	f001 ff11 	bl	8008744 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800692a:	68f9      	ldr	r1, [r7, #12]
 800692c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800692e:	fb01 f303 	mul.w	r3, r1, r3
 8006932:	441a      	add	r2, r3
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800694e:	3b01      	subs	r3, #1
 8006950:	68f9      	ldr	r1, [r7, #12]
 8006952:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006954:	fb01 f303 	mul.w	r3, r1, r3
 8006958:	441a      	add	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	22ff      	movs	r2, #255	; 0xff
 8006962:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	22ff      	movs	r2, #255	; 0xff
 800696a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d114      	bne.n	800699e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	691b      	ldr	r3, [r3, #16]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d01a      	beq.n	80069b2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	3310      	adds	r3, #16
 8006980:	4618      	mov	r0, r3
 8006982:	f001 f9cf 	bl	8007d24 <xTaskRemoveFromEventList>
 8006986:	4603      	mov	r3, r0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d012      	beq.n	80069b2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800698c:	4b0c      	ldr	r3, [pc, #48]	; (80069c0 <xQueueGenericReset+0xcc>)
 800698e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	f3bf 8f4f 	dsb	sy
 8006998:	f3bf 8f6f 	isb	sy
 800699c:	e009      	b.n	80069b2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	3310      	adds	r3, #16
 80069a2:	4618      	mov	r0, r3
 80069a4:	f7ff fef2 	bl	800678c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	3324      	adds	r3, #36	; 0x24
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff feed 	bl	800678c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80069b2:	f001 fef7 	bl	80087a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80069b6:	2301      	movs	r3, #1
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3710      	adds	r7, #16
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}
 80069c0:	e000ed04 	.word	0xe000ed04

080069c4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b08e      	sub	sp, #56	; 0x38
 80069c8:	af02      	add	r7, sp, #8
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
 80069d0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10a      	bne.n	80069ee <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80069d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069dc:	f383 8811 	msr	BASEPRI, r3
 80069e0:	f3bf 8f6f 	isb	sy
 80069e4:	f3bf 8f4f 	dsb	sy
 80069e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80069ea:	bf00      	nop
 80069ec:	e7fe      	b.n	80069ec <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d10a      	bne.n	8006a0a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80069f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006a06:	bf00      	nop
 8006a08:	e7fe      	b.n	8006a08 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d002      	beq.n	8006a16 <xQueueGenericCreateStatic+0x52>
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d001      	beq.n	8006a1a <xQueueGenericCreateStatic+0x56>
 8006a16:	2301      	movs	r3, #1
 8006a18:	e000      	b.n	8006a1c <xQueueGenericCreateStatic+0x58>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d10a      	bne.n	8006a36 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8006a20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a24:	f383 8811 	msr	BASEPRI, r3
 8006a28:	f3bf 8f6f 	isb	sy
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	623b      	str	r3, [r7, #32]
}
 8006a32:	bf00      	nop
 8006a34:	e7fe      	b.n	8006a34 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d102      	bne.n	8006a42 <xQueueGenericCreateStatic+0x7e>
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d101      	bne.n	8006a46 <xQueueGenericCreateStatic+0x82>
 8006a42:	2301      	movs	r3, #1
 8006a44:	e000      	b.n	8006a48 <xQueueGenericCreateStatic+0x84>
 8006a46:	2300      	movs	r3, #0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10a      	bne.n	8006a62 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8006a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	61fb      	str	r3, [r7, #28]
}
 8006a5e:	bf00      	nop
 8006a60:	e7fe      	b.n	8006a60 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006a62:	2348      	movs	r3, #72	; 0x48
 8006a64:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	2b48      	cmp	r3, #72	; 0x48
 8006a6a:	d00a      	beq.n	8006a82 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8006a6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a70:	f383 8811 	msr	BASEPRI, r3
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	f3bf 8f4f 	dsb	sy
 8006a7c:	61bb      	str	r3, [r7, #24]
}
 8006a7e:	bf00      	nop
 8006a80:	e7fe      	b.n	8006a80 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006a82:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00d      	beq.n	8006aaa <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006a96:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	4613      	mov	r3, r2
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	68b9      	ldr	r1, [r7, #8]
 8006aa4:	68f8      	ldr	r0, [r7, #12]
 8006aa6:	f000 f83f 	bl	8006b28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3730      	adds	r7, #48	; 0x30
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b08a      	sub	sp, #40	; 0x28
 8006ab8:	af02      	add	r7, sp, #8
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d10a      	bne.n	8006ade <xQueueGenericCreate+0x2a>
	__asm volatile
 8006ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006acc:	f383 8811 	msr	BASEPRI, r3
 8006ad0:	f3bf 8f6f 	isb	sy
 8006ad4:	f3bf 8f4f 	dsb	sy
 8006ad8:	613b      	str	r3, [r7, #16]
}
 8006ada:	bf00      	nop
 8006adc:	e7fe      	b.n	8006adc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	68ba      	ldr	r2, [r7, #8]
 8006ae2:	fb02 f303 	mul.w	r3, r2, r3
 8006ae6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006ae8:	69fb      	ldr	r3, [r7, #28]
 8006aea:	3348      	adds	r3, #72	; 0x48
 8006aec:	4618      	mov	r0, r3
 8006aee:	f001 ff4b 	bl	8008988 <pvPortMalloc>
 8006af2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d011      	beq.n	8006b1e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006afa:	69bb      	ldr	r3, [r7, #24]
 8006afc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	3348      	adds	r3, #72	; 0x48
 8006b02:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006b04:	69bb      	ldr	r3, [r7, #24]
 8006b06:	2200      	movs	r2, #0
 8006b08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006b0c:	79fa      	ldrb	r2, [r7, #7]
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	4613      	mov	r3, r2
 8006b14:	697a      	ldr	r2, [r7, #20]
 8006b16:	68b9      	ldr	r1, [r7, #8]
 8006b18:	68f8      	ldr	r0, [r7, #12]
 8006b1a:	f000 f805 	bl	8006b28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006b1e:	69bb      	ldr	r3, [r7, #24]
	}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3720      	adds	r7, #32
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b084      	sub	sp, #16
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
 8006b34:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d103      	bne.n	8006b44 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006b3c:	69bb      	ldr	r3, [r7, #24]
 8006b3e:	69ba      	ldr	r2, [r7, #24]
 8006b40:	601a      	str	r2, [r3, #0]
 8006b42:	e002      	b.n	8006b4a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006b44:	69bb      	ldr	r3, [r7, #24]
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	68fa      	ldr	r2, [r7, #12]
 8006b4e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	68ba      	ldr	r2, [r7, #8]
 8006b54:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006b56:	2101      	movs	r1, #1
 8006b58:	69b8      	ldr	r0, [r7, #24]
 8006b5a:	f7ff fecb 	bl	80068f4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006b5e:	bf00      	nop
 8006b60:	3710      	adds	r7, #16
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b082      	sub	sp, #8
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d00e      	beq.n	8006b92 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2200      	movs	r2, #0
 8006b78:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2200      	movs	r2, #0
 8006b84:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006b86:	2300      	movs	r3, #0
 8006b88:	2200      	movs	r2, #0
 8006b8a:	2100      	movs	r1, #0
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 f837 	bl	8006c00 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006b92:	bf00      	nop
 8006b94:	3708      	adds	r7, #8
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b086      	sub	sp, #24
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	617b      	str	r3, [r7, #20]
 8006ba8:	2300      	movs	r3, #0
 8006baa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8006bac:	79fb      	ldrb	r3, [r7, #7]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	6939      	ldr	r1, [r7, #16]
 8006bb2:	6978      	ldr	r0, [r7, #20]
 8006bb4:	f7ff ff7e 	bl	8006ab4 <xQueueGenericCreate>
 8006bb8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f7ff ffd3 	bl	8006b66 <prvInitialiseMutex>

		return xNewQueue;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
	}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3718      	adds	r7, #24
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}

08006bca <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8006bca:	b580      	push	{r7, lr}
 8006bcc:	b088      	sub	sp, #32
 8006bce:	af02      	add	r7, sp, #8
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	6039      	str	r1, [r7, #0]
 8006bd4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	617b      	str	r3, [r7, #20]
 8006bda:	2300      	movs	r3, #0
 8006bdc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8006bde:	79fb      	ldrb	r3, [r7, #7]
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2200      	movs	r2, #0
 8006be6:	6939      	ldr	r1, [r7, #16]
 8006be8:	6978      	ldr	r0, [r7, #20]
 8006bea:	f7ff feeb 	bl	80069c4 <xQueueGenericCreateStatic>
 8006bee:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f7ff ffb8 	bl	8006b66 <prvInitialiseMutex>

		return xNewQueue;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
	}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3718      	adds	r7, #24
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}

08006c00 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b08e      	sub	sp, #56	; 0x38
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	60f8      	str	r0, [r7, #12]
 8006c08:	60b9      	str	r1, [r7, #8]
 8006c0a:	607a      	str	r2, [r7, #4]
 8006c0c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8006c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d10a      	bne.n	8006c32 <xQueueGenericSend+0x32>
	__asm volatile
 8006c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c20:	f383 8811 	msr	BASEPRI, r3
 8006c24:	f3bf 8f6f 	isb	sy
 8006c28:	f3bf 8f4f 	dsb	sy
 8006c2c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006c2e:	bf00      	nop
 8006c30:	e7fe      	b.n	8006c30 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d103      	bne.n	8006c40 <xQueueGenericSend+0x40>
 8006c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d101      	bne.n	8006c44 <xQueueGenericSend+0x44>
 8006c40:	2301      	movs	r3, #1
 8006c42:	e000      	b.n	8006c46 <xQueueGenericSend+0x46>
 8006c44:	2300      	movs	r3, #0
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d10a      	bne.n	8006c60 <xQueueGenericSend+0x60>
	__asm volatile
 8006c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4e:	f383 8811 	msr	BASEPRI, r3
 8006c52:	f3bf 8f6f 	isb	sy
 8006c56:	f3bf 8f4f 	dsb	sy
 8006c5a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006c5c:	bf00      	nop
 8006c5e:	e7fe      	b.n	8006c5e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	d103      	bne.n	8006c6e <xQueueGenericSend+0x6e>
 8006c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d101      	bne.n	8006c72 <xQueueGenericSend+0x72>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e000      	b.n	8006c74 <xQueueGenericSend+0x74>
 8006c72:	2300      	movs	r3, #0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d10a      	bne.n	8006c8e <xQueueGenericSend+0x8e>
	__asm volatile
 8006c78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c7c:	f383 8811 	msr	BASEPRI, r3
 8006c80:	f3bf 8f6f 	isb	sy
 8006c84:	f3bf 8f4f 	dsb	sy
 8006c88:	623b      	str	r3, [r7, #32]
}
 8006c8a:	bf00      	nop
 8006c8c:	e7fe      	b.n	8006c8c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c8e:	f001 fa09 	bl	80080a4 <xTaskGetSchedulerState>
 8006c92:	4603      	mov	r3, r0
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d102      	bne.n	8006c9e <xQueueGenericSend+0x9e>
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d101      	bne.n	8006ca2 <xQueueGenericSend+0xa2>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e000      	b.n	8006ca4 <xQueueGenericSend+0xa4>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d10a      	bne.n	8006cbe <xQueueGenericSend+0xbe>
	__asm volatile
 8006ca8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cac:	f383 8811 	msr	BASEPRI, r3
 8006cb0:	f3bf 8f6f 	isb	sy
 8006cb4:	f3bf 8f4f 	dsb	sy
 8006cb8:	61fb      	str	r3, [r7, #28]
}
 8006cba:	bf00      	nop
 8006cbc:	e7fe      	b.n	8006cbc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006cbe:	f001 fd41 	bl	8008744 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d302      	bcc.n	8006cd4 <xQueueGenericSend+0xd4>
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	2b02      	cmp	r3, #2
 8006cd2:	d129      	bne.n	8006d28 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006cd4:	683a      	ldr	r2, [r7, #0]
 8006cd6:	68b9      	ldr	r1, [r7, #8]
 8006cd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006cda:	f000 fac1 	bl	8007260 <prvCopyDataToQueue>
 8006cde:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d010      	beq.n	8006d0a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cea:	3324      	adds	r3, #36	; 0x24
 8006cec:	4618      	mov	r0, r3
 8006cee:	f001 f819 	bl	8007d24 <xTaskRemoveFromEventList>
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d013      	beq.n	8006d20 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006cf8:	4b3f      	ldr	r3, [pc, #252]	; (8006df8 <xQueueGenericSend+0x1f8>)
 8006cfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cfe:	601a      	str	r2, [r3, #0]
 8006d00:	f3bf 8f4f 	dsb	sy
 8006d04:	f3bf 8f6f 	isb	sy
 8006d08:	e00a      	b.n	8006d20 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d007      	beq.n	8006d20 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006d10:	4b39      	ldr	r3, [pc, #228]	; (8006df8 <xQueueGenericSend+0x1f8>)
 8006d12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d16:	601a      	str	r2, [r3, #0]
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006d20:	f001 fd40 	bl	80087a4 <vPortExitCritical>
				return pdPASS;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e063      	b.n	8006df0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d103      	bne.n	8006d36 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006d2e:	f001 fd39 	bl	80087a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006d32:	2300      	movs	r3, #0
 8006d34:	e05c      	b.n	8006df0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d106      	bne.n	8006d4a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006d3c:	f107 0314 	add.w	r3, r7, #20
 8006d40:	4618      	mov	r0, r3
 8006d42:	f001 f851 	bl	8007de8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006d46:	2301      	movs	r3, #1
 8006d48:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006d4a:	f001 fd2b 	bl	80087a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006d4e:	f000 fddf 	bl	8007910 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006d52:	f001 fcf7 	bl	8008744 <vPortEnterCritical>
 8006d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d58:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d5c:	b25b      	sxtb	r3, r3
 8006d5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d62:	d103      	bne.n	8006d6c <xQueueGenericSend+0x16c>
 8006d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d66:	2200      	movs	r2, #0
 8006d68:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d72:	b25b      	sxtb	r3, r3
 8006d74:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d78:	d103      	bne.n	8006d82 <xQueueGenericSend+0x182>
 8006d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006d82:	f001 fd0f 	bl	80087a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d86:	1d3a      	adds	r2, r7, #4
 8006d88:	f107 0314 	add.w	r3, r7, #20
 8006d8c:	4611      	mov	r1, r2
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f001 f840 	bl	8007e14 <xTaskCheckForTimeOut>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d124      	bne.n	8006de4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006d9a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006d9c:	f000 fb58 	bl	8007450 <prvIsQueueFull>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d018      	beq.n	8006dd8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006da8:	3310      	adds	r3, #16
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	4611      	mov	r1, r2
 8006dae:	4618      	mov	r0, r3
 8006db0:	f000 ff94 	bl	8007cdc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006db4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006db6:	f000 fae3 	bl	8007380 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006dba:	f000 fdb7 	bl	800792c <xTaskResumeAll>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	f47f af7c 	bne.w	8006cbe <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8006dc6:	4b0c      	ldr	r3, [pc, #48]	; (8006df8 <xQueueGenericSend+0x1f8>)
 8006dc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006dcc:	601a      	str	r2, [r3, #0]
 8006dce:	f3bf 8f4f 	dsb	sy
 8006dd2:	f3bf 8f6f 	isb	sy
 8006dd6:	e772      	b.n	8006cbe <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006dd8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006dda:	f000 fad1 	bl	8007380 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006dde:	f000 fda5 	bl	800792c <xTaskResumeAll>
 8006de2:	e76c      	b.n	8006cbe <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006de4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006de6:	f000 facb 	bl	8007380 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006dea:	f000 fd9f 	bl	800792c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006dee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3738      	adds	r7, #56	; 0x38
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	e000ed04 	.word	0xe000ed04

08006dfc <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b08e      	sub	sp, #56	; 0x38
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	6078      	str	r0, [r7, #4]
 8006e04:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d10a      	bne.n	8006e26 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8006e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e14:	f383 8811 	msr	BASEPRI, r3
 8006e18:	f3bf 8f6f 	isb	sy
 8006e1c:	f3bf 8f4f 	dsb	sy
 8006e20:	623b      	str	r3, [r7, #32]
}
 8006e22:	bf00      	nop
 8006e24:	e7fe      	b.n	8006e24 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00a      	beq.n	8006e44 <xQueueGiveFromISR+0x48>
	__asm volatile
 8006e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	61fb      	str	r3, [r7, #28]
}
 8006e40:	bf00      	nop
 8006e42:	e7fe      	b.n	8006e42 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d103      	bne.n	8006e54 <xQueueGiveFromISR+0x58>
 8006e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <xQueueGiveFromISR+0x5c>
 8006e54:	2301      	movs	r3, #1
 8006e56:	e000      	b.n	8006e5a <xQueueGiveFromISR+0x5e>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d10a      	bne.n	8006e74 <xQueueGiveFromISR+0x78>
	__asm volatile
 8006e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e62:	f383 8811 	msr	BASEPRI, r3
 8006e66:	f3bf 8f6f 	isb	sy
 8006e6a:	f3bf 8f4f 	dsb	sy
 8006e6e:	61bb      	str	r3, [r7, #24]
}
 8006e70:	bf00      	nop
 8006e72:	e7fe      	b.n	8006e72 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006e74:	f001 fd48 	bl	8008908 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006e78:	f3ef 8211 	mrs	r2, BASEPRI
 8006e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e80:	f383 8811 	msr	BASEPRI, r3
 8006e84:	f3bf 8f6f 	isb	sy
 8006e88:	f3bf 8f4f 	dsb	sy
 8006e8c:	617a      	str	r2, [r7, #20]
 8006e8e:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006e90:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006e92:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e98:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ea0:	429a      	cmp	r2, r3
 8006ea2:	d22b      	bcs.n	8006efc <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006eaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006eb0:	1c5a      	adds	r2, r3, #1
 8006eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb4:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006eb6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006eba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ebe:	d112      	bne.n	8006ee6 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d016      	beq.n	8006ef6 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eca:	3324      	adds	r3, #36	; 0x24
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f000 ff29 	bl	8007d24 <xTaskRemoveFromEventList>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00e      	beq.n	8006ef6 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00b      	beq.n	8006ef6 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	601a      	str	r2, [r3, #0]
 8006ee4:	e007      	b.n	8006ef6 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006ee6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006eea:	3301      	adds	r3, #1
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	b25a      	sxtb	r2, r3
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	637b      	str	r3, [r7, #52]	; 0x34
 8006efa:	e001      	b.n	8006f00 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006efc:	2300      	movs	r3, #0
 8006efe:	637b      	str	r3, [r7, #52]	; 0x34
 8006f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f02:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006f0a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006f0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3738      	adds	r7, #56	; 0x38
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
	...

08006f18 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08e      	sub	sp, #56	; 0x38
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006f22:	2300      	movs	r3, #0
 8006f24:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d10a      	bne.n	8006f4a <xQueueSemaphoreTake+0x32>
	__asm volatile
 8006f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f38:	f383 8811 	msr	BASEPRI, r3
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	623b      	str	r3, [r7, #32]
}
 8006f46:	bf00      	nop
 8006f48:	e7fe      	b.n	8006f48 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d00a      	beq.n	8006f68 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8006f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	61fb      	str	r3, [r7, #28]
}
 8006f64:	bf00      	nop
 8006f66:	e7fe      	b.n	8006f66 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006f68:	f001 f89c 	bl	80080a4 <xTaskGetSchedulerState>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d102      	bne.n	8006f78 <xQueueSemaphoreTake+0x60>
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d101      	bne.n	8006f7c <xQueueSemaphoreTake+0x64>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e000      	b.n	8006f7e <xQueueSemaphoreTake+0x66>
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d10a      	bne.n	8006f98 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8006f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f86:	f383 8811 	msr	BASEPRI, r3
 8006f8a:	f3bf 8f6f 	isb	sy
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	61bb      	str	r3, [r7, #24]
}
 8006f94:	bf00      	nop
 8006f96:	e7fe      	b.n	8006f96 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006f98:	f001 fbd4 	bl	8008744 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d024      	beq.n	8006ff2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006faa:	1e5a      	subs	r2, r3, #1
 8006fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fae:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006fb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d104      	bne.n	8006fc2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006fb8:	f001 fa1c 	bl	80083f4 <pvTaskIncrementMutexHeldCount>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fc4:	691b      	ldr	r3, [r3, #16]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d00f      	beq.n	8006fea <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fcc:	3310      	adds	r3, #16
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f000 fea8 	bl	8007d24 <xTaskRemoveFromEventList>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d007      	beq.n	8006fea <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006fda:	4b54      	ldr	r3, [pc, #336]	; (800712c <xQueueSemaphoreTake+0x214>)
 8006fdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fe0:	601a      	str	r2, [r3, #0]
 8006fe2:	f3bf 8f4f 	dsb	sy
 8006fe6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006fea:	f001 fbdb 	bl	80087a4 <vPortExitCritical>
				return pdPASS;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e097      	b.n	8007122 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d111      	bne.n	800701c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00a      	beq.n	8007014 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8006ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007002:	f383 8811 	msr	BASEPRI, r3
 8007006:	f3bf 8f6f 	isb	sy
 800700a:	f3bf 8f4f 	dsb	sy
 800700e:	617b      	str	r3, [r7, #20]
}
 8007010:	bf00      	nop
 8007012:	e7fe      	b.n	8007012 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007014:	f001 fbc6 	bl	80087a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007018:	2300      	movs	r3, #0
 800701a:	e082      	b.n	8007122 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800701c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800701e:	2b00      	cmp	r3, #0
 8007020:	d106      	bne.n	8007030 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007022:	f107 030c 	add.w	r3, r7, #12
 8007026:	4618      	mov	r0, r3
 8007028:	f000 fede 	bl	8007de8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800702c:	2301      	movs	r3, #1
 800702e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007030:	f001 fbb8 	bl	80087a4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007034:	f000 fc6c 	bl	8007910 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007038:	f001 fb84 	bl	8008744 <vPortEnterCritical>
 800703c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800703e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007042:	b25b      	sxtb	r3, r3
 8007044:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007048:	d103      	bne.n	8007052 <xQueueSemaphoreTake+0x13a>
 800704a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007054:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007058:	b25b      	sxtb	r3, r3
 800705a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800705e:	d103      	bne.n	8007068 <xQueueSemaphoreTake+0x150>
 8007060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007062:	2200      	movs	r2, #0
 8007064:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007068:	f001 fb9c 	bl	80087a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800706c:	463a      	mov	r2, r7
 800706e:	f107 030c 	add.w	r3, r7, #12
 8007072:	4611      	mov	r1, r2
 8007074:	4618      	mov	r0, r3
 8007076:	f000 fecd 	bl	8007e14 <xTaskCheckForTimeOut>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d132      	bne.n	80070e6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007080:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007082:	f000 f9cf 	bl	8007424 <prvIsQueueEmpty>
 8007086:	4603      	mov	r3, r0
 8007088:	2b00      	cmp	r3, #0
 800708a:	d026      	beq.n	80070da <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800708c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d109      	bne.n	80070a8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8007094:	f001 fb56 	bl	8008744 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	4618      	mov	r0, r3
 800709e:	f001 f81f 	bl	80080e0 <xTaskPriorityInherit>
 80070a2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80070a4:	f001 fb7e 	bl	80087a4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80070a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070aa:	3324      	adds	r3, #36	; 0x24
 80070ac:	683a      	ldr	r2, [r7, #0]
 80070ae:	4611      	mov	r1, r2
 80070b0:	4618      	mov	r0, r3
 80070b2:	f000 fe13 	bl	8007cdc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80070b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80070b8:	f000 f962 	bl	8007380 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80070bc:	f000 fc36 	bl	800792c <xTaskResumeAll>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f47f af68 	bne.w	8006f98 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80070c8:	4b18      	ldr	r3, [pc, #96]	; (800712c <xQueueSemaphoreTake+0x214>)
 80070ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070ce:	601a      	str	r2, [r3, #0]
 80070d0:	f3bf 8f4f 	dsb	sy
 80070d4:	f3bf 8f6f 	isb	sy
 80070d8:	e75e      	b.n	8006f98 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80070da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80070dc:	f000 f950 	bl	8007380 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80070e0:	f000 fc24 	bl	800792c <xTaskResumeAll>
 80070e4:	e758      	b.n	8006f98 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80070e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80070e8:	f000 f94a 	bl	8007380 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80070ec:	f000 fc1e 	bl	800792c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80070f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80070f2:	f000 f997 	bl	8007424 <prvIsQueueEmpty>
 80070f6:	4603      	mov	r3, r0
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	f43f af4d 	beq.w	8006f98 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80070fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00d      	beq.n	8007120 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8007104:	f001 fb1e 	bl	8008744 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007108:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800710a:	f000 f891 	bl	8007230 <prvGetDisinheritPriorityAfterTimeout>
 800710e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007116:	4618      	mov	r0, r3
 8007118:	f001 f8de 	bl	80082d8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800711c:	f001 fb42 	bl	80087a4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007120:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007122:	4618      	mov	r0, r3
 8007124:	3738      	adds	r7, #56	; 0x38
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	e000ed04 	.word	0xe000ed04

08007130 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b08e      	sub	sp, #56	; 0x38
 8007134:	af00      	add	r7, sp, #0
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	60b9      	str	r1, [r7, #8]
 800713a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10a      	bne.n	800715c <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8007146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714a:	f383 8811 	msr	BASEPRI, r3
 800714e:	f3bf 8f6f 	isb	sy
 8007152:	f3bf 8f4f 	dsb	sy
 8007156:	623b      	str	r3, [r7, #32]
}
 8007158:	bf00      	nop
 800715a:	e7fe      	b.n	800715a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d103      	bne.n	800716a <xQueueReceiveFromISR+0x3a>
 8007162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <xQueueReceiveFromISR+0x3e>
 800716a:	2301      	movs	r3, #1
 800716c:	e000      	b.n	8007170 <xQueueReceiveFromISR+0x40>
 800716e:	2300      	movs	r3, #0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d10a      	bne.n	800718a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8007174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007178:	f383 8811 	msr	BASEPRI, r3
 800717c:	f3bf 8f6f 	isb	sy
 8007180:	f3bf 8f4f 	dsb	sy
 8007184:	61fb      	str	r3, [r7, #28]
}
 8007186:	bf00      	nop
 8007188:	e7fe      	b.n	8007188 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800718a:	f001 fbbd 	bl	8008908 <vPortValidateInterruptPriority>
	__asm volatile
 800718e:	f3ef 8211 	mrs	r2, BASEPRI
 8007192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007196:	f383 8811 	msr	BASEPRI, r3
 800719a:	f3bf 8f6f 	isb	sy
 800719e:	f3bf 8f4f 	dsb	sy
 80071a2:	61ba      	str	r2, [r7, #24]
 80071a4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80071a6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80071a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ae:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d02f      	beq.n	8007216 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80071b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80071bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80071c0:	68b9      	ldr	r1, [r7, #8]
 80071c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80071c4:	f000 f8b6 	bl	8007334 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80071c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071ca:	1e5a      	subs	r2, r3, #1
 80071cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071ce:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80071d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80071d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071d8:	d112      	bne.n	8007200 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80071da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d016      	beq.n	8007210 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80071e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071e4:	3310      	adds	r3, #16
 80071e6:	4618      	mov	r0, r3
 80071e8:	f000 fd9c 	bl	8007d24 <xTaskRemoveFromEventList>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00e      	beq.n	8007210 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00b      	beq.n	8007210 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2201      	movs	r2, #1
 80071fc:	601a      	str	r2, [r3, #0]
 80071fe:	e007      	b.n	8007210 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007200:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007204:	3301      	adds	r3, #1
 8007206:	b2db      	uxtb	r3, r3
 8007208:	b25a      	sxtb	r2, r3
 800720a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800720c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007210:	2301      	movs	r3, #1
 8007212:	637b      	str	r3, [r7, #52]	; 0x34
 8007214:	e001      	b.n	800721a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8007216:	2300      	movs	r3, #0
 8007218:	637b      	str	r3, [r7, #52]	; 0x34
 800721a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800721c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800721e:	693b      	ldr	r3, [r7, #16]
 8007220:	f383 8811 	msr	BASEPRI, r3
}
 8007224:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007228:	4618      	mov	r0, r3
 800722a:	3738      	adds	r7, #56	; 0x38
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723c:	2b00      	cmp	r3, #0
 800723e:	d006      	beq.n	800724e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f1c3 0307 	rsb	r3, r3, #7
 800724a:	60fb      	str	r3, [r7, #12]
 800724c:	e001      	b.n	8007252 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800724e:	2300      	movs	r3, #0
 8007250:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007252:	68fb      	ldr	r3, [r7, #12]
	}
 8007254:	4618      	mov	r0, r3
 8007256:	3714      	adds	r7, #20
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b086      	sub	sp, #24
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800726c:	2300      	movs	r3, #0
 800726e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007274:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727a:	2b00      	cmp	r3, #0
 800727c:	d10d      	bne.n	800729a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d14d      	bne.n	8007322 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	4618      	mov	r0, r3
 800728c:	f000 ff9e 	bl	80081cc <xTaskPriorityDisinherit>
 8007290:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	2200      	movs	r2, #0
 8007296:	609a      	str	r2, [r3, #8]
 8007298:	e043      	b.n	8007322 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d119      	bne.n	80072d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6858      	ldr	r0, [r3, #4]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072a8:	461a      	mov	r2, r3
 80072aa:	68b9      	ldr	r1, [r7, #8]
 80072ac:	f002 fb89 	bl	80099c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	685a      	ldr	r2, [r3, #4]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072b8:	441a      	add	r2, r3
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d32b      	bcc.n	8007322 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681a      	ldr	r2, [r3, #0]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	605a      	str	r2, [r3, #4]
 80072d2:	e026      	b.n	8007322 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	68d8      	ldr	r0, [r3, #12]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072dc:	461a      	mov	r2, r3
 80072de:	68b9      	ldr	r1, [r7, #8]
 80072e0:	f002 fb6f 	bl	80099c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	68da      	ldr	r2, [r3, #12]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072ec:	425b      	negs	r3, r3
 80072ee:	441a      	add	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	68da      	ldr	r2, [r3, #12]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d207      	bcs.n	8007310 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	689a      	ldr	r2, [r3, #8]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007308:	425b      	negs	r3, r3
 800730a:	441a      	add	r2, r3
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2b02      	cmp	r3, #2
 8007314:	d105      	bne.n	8007322 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d002      	beq.n	8007322 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	3b01      	subs	r3, #1
 8007320:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	1c5a      	adds	r2, r3, #1
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800732a:	697b      	ldr	r3, [r7, #20]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007334:	b580      	push	{r7, lr}
 8007336:	b082      	sub	sp, #8
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
 800733c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007342:	2b00      	cmp	r3, #0
 8007344:	d018      	beq.n	8007378 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	68da      	ldr	r2, [r3, #12]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800734e:	441a      	add	r2, r3
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	68da      	ldr	r2, [r3, #12]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	429a      	cmp	r2, r3
 800735e:	d303      	bcc.n	8007368 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681a      	ldr	r2, [r3, #0]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	68d9      	ldr	r1, [r3, #12]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007370:	461a      	mov	r2, r3
 8007372:	6838      	ldr	r0, [r7, #0]
 8007374:	f002 fb25 	bl	80099c2 <memcpy>
	}
}
 8007378:	bf00      	nop
 800737a:	3708      	adds	r7, #8
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007388:	f001 f9dc 	bl	8008744 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007392:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007394:	e011      	b.n	80073ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739a:	2b00      	cmp	r3, #0
 800739c:	d012      	beq.n	80073c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	3324      	adds	r3, #36	; 0x24
 80073a2:	4618      	mov	r0, r3
 80073a4:	f000 fcbe 	bl	8007d24 <xTaskRemoveFromEventList>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d001      	beq.n	80073b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80073ae:	f000 fd93 	bl	8007ed8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80073b2:	7bfb      	ldrb	r3, [r7, #15]
 80073b4:	3b01      	subs	r3, #1
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80073ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	dce9      	bgt.n	8007396 <prvUnlockQueue+0x16>
 80073c2:	e000      	b.n	80073c6 <prvUnlockQueue+0x46>
					break;
 80073c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	22ff      	movs	r2, #255	; 0xff
 80073ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80073ce:	f001 f9e9 	bl	80087a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80073d2:	f001 f9b7 	bl	8008744 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80073dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80073de:	e011      	b.n	8007404 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	691b      	ldr	r3, [r3, #16]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d012      	beq.n	800740e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3310      	adds	r3, #16
 80073ec:	4618      	mov	r0, r3
 80073ee:	f000 fc99 	bl	8007d24 <xTaskRemoveFromEventList>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d001      	beq.n	80073fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80073f8:	f000 fd6e 	bl	8007ed8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80073fc:	7bbb      	ldrb	r3, [r7, #14]
 80073fe:	3b01      	subs	r3, #1
 8007400:	b2db      	uxtb	r3, r3
 8007402:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007404:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007408:	2b00      	cmp	r3, #0
 800740a:	dce9      	bgt.n	80073e0 <prvUnlockQueue+0x60>
 800740c:	e000      	b.n	8007410 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800740e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	22ff      	movs	r2, #255	; 0xff
 8007414:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007418:	f001 f9c4 	bl	80087a4 <vPortExitCritical>
}
 800741c:	bf00      	nop
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800742c:	f001 f98a 	bl	8008744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007434:	2b00      	cmp	r3, #0
 8007436:	d102      	bne.n	800743e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007438:	2301      	movs	r3, #1
 800743a:	60fb      	str	r3, [r7, #12]
 800743c:	e001      	b.n	8007442 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800743e:	2300      	movs	r3, #0
 8007440:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007442:	f001 f9af 	bl	80087a4 <vPortExitCritical>

	return xReturn;
 8007446:	68fb      	ldr	r3, [r7, #12]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007458:	f001 f974 	bl	8008744 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007464:	429a      	cmp	r2, r3
 8007466:	d102      	bne.n	800746e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007468:	2301      	movs	r3, #1
 800746a:	60fb      	str	r3, [r7, #12]
 800746c:	e001      	b.n	8007472 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800746e:	2300      	movs	r3, #0
 8007470:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007472:	f001 f997 	bl	80087a4 <vPortExitCritical>

	return xReturn;
 8007476:	68fb      	ldr	r3, [r7, #12]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007480:	b580      	push	{r7, lr}
 8007482:	b08e      	sub	sp, #56	; 0x38
 8007484:	af04      	add	r7, sp, #16
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
 800748c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800748e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007490:	2b00      	cmp	r3, #0
 8007492:	d10a      	bne.n	80074aa <xTaskCreateStatic+0x2a>
	__asm volatile
 8007494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007498:	f383 8811 	msr	BASEPRI, r3
 800749c:	f3bf 8f6f 	isb	sy
 80074a0:	f3bf 8f4f 	dsb	sy
 80074a4:	623b      	str	r3, [r7, #32]
}
 80074a6:	bf00      	nop
 80074a8:	e7fe      	b.n	80074a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80074aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d10a      	bne.n	80074c6 <xTaskCreateStatic+0x46>
	__asm volatile
 80074b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074b4:	f383 8811 	msr	BASEPRI, r3
 80074b8:	f3bf 8f6f 	isb	sy
 80074bc:	f3bf 8f4f 	dsb	sy
 80074c0:	61fb      	str	r3, [r7, #28]
}
 80074c2:	bf00      	nop
 80074c4:	e7fe      	b.n	80074c4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80074c6:	23b4      	movs	r3, #180	; 0xb4
 80074c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80074ca:	693b      	ldr	r3, [r7, #16]
 80074cc:	2bb4      	cmp	r3, #180	; 0xb4
 80074ce:	d00a      	beq.n	80074e6 <xTaskCreateStatic+0x66>
	__asm volatile
 80074d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074d4:	f383 8811 	msr	BASEPRI, r3
 80074d8:	f3bf 8f6f 	isb	sy
 80074dc:	f3bf 8f4f 	dsb	sy
 80074e0:	61bb      	str	r3, [r7, #24]
}
 80074e2:	bf00      	nop
 80074e4:	e7fe      	b.n	80074e4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80074e6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80074e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d01e      	beq.n	800752c <xTaskCreateStatic+0xac>
 80074ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d01b      	beq.n	800752c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80074f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074f6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80074f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074fc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80074fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007500:	2202      	movs	r2, #2
 8007502:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007506:	2300      	movs	r3, #0
 8007508:	9303      	str	r3, [sp, #12]
 800750a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800750c:	9302      	str	r3, [sp, #8]
 800750e:	f107 0314 	add.w	r3, r7, #20
 8007512:	9301      	str	r3, [sp, #4]
 8007514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007516:	9300      	str	r3, [sp, #0]
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 f850 	bl	80075c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007524:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007526:	f000 f8eb 	bl	8007700 <prvAddNewTaskToReadyList>
 800752a:	e001      	b.n	8007530 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800752c:	2300      	movs	r3, #0
 800752e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007530:	697b      	ldr	r3, [r7, #20]
	}
 8007532:	4618      	mov	r0, r3
 8007534:	3728      	adds	r7, #40	; 0x28
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}

0800753a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800753a:	b580      	push	{r7, lr}
 800753c:	b08c      	sub	sp, #48	; 0x30
 800753e:	af04      	add	r7, sp, #16
 8007540:	60f8      	str	r0, [r7, #12]
 8007542:	60b9      	str	r1, [r7, #8]
 8007544:	603b      	str	r3, [r7, #0]
 8007546:	4613      	mov	r3, r2
 8007548:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800754a:	88fb      	ldrh	r3, [r7, #6]
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4618      	mov	r0, r3
 8007550:	f001 fa1a 	bl	8008988 <pvPortMalloc>
 8007554:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d00e      	beq.n	800757a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800755c:	20b4      	movs	r0, #180	; 0xb4
 800755e:	f001 fa13 	bl	8008988 <pvPortMalloc>
 8007562:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007564:	69fb      	ldr	r3, [r7, #28]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d003      	beq.n	8007572 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800756a:	69fb      	ldr	r3, [r7, #28]
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	631a      	str	r2, [r3, #48]	; 0x30
 8007570:	e005      	b.n	800757e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007572:	6978      	ldr	r0, [r7, #20]
 8007574:	f001 fad4 	bl	8008b20 <vPortFree>
 8007578:	e001      	b.n	800757e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800757a:	2300      	movs	r3, #0
 800757c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800757e:	69fb      	ldr	r3, [r7, #28]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d017      	beq.n	80075b4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	2200      	movs	r2, #0
 8007588:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800758c:	88fa      	ldrh	r2, [r7, #6]
 800758e:	2300      	movs	r3, #0
 8007590:	9303      	str	r3, [sp, #12]
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	9302      	str	r3, [sp, #8]
 8007596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007598:	9301      	str	r3, [sp, #4]
 800759a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800759c:	9300      	str	r3, [sp, #0]
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	68b9      	ldr	r1, [r7, #8]
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f000 f80e 	bl	80075c4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075a8:	69f8      	ldr	r0, [r7, #28]
 80075aa:	f000 f8a9 	bl	8007700 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075ae:	2301      	movs	r3, #1
 80075b0:	61bb      	str	r3, [r7, #24]
 80075b2:	e002      	b.n	80075ba <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80075b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80075b8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80075ba:	69bb      	ldr	r3, [r7, #24]
	}
 80075bc:	4618      	mov	r0, r3
 80075be:	3720      	adds	r7, #32
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b088      	sub	sp, #32
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
 80075d0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80075d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80075dc:	3b01      	subs	r3, #1
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	4413      	add	r3, r2
 80075e2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	f023 0307 	bic.w	r3, r3, #7
 80075ea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80075ec:	69bb      	ldr	r3, [r7, #24]
 80075ee:	f003 0307 	and.w	r3, r3, #7
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <prvInitialiseNewTask+0x48>
	__asm volatile
 80075f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fa:	f383 8811 	msr	BASEPRI, r3
 80075fe:	f3bf 8f6f 	isb	sy
 8007602:	f3bf 8f4f 	dsb	sy
 8007606:	617b      	str	r3, [r7, #20]
}
 8007608:	bf00      	nop
 800760a:	e7fe      	b.n	800760a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d01f      	beq.n	8007652 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007612:	2300      	movs	r3, #0
 8007614:	61fb      	str	r3, [r7, #28]
 8007616:	e012      	b.n	800763e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	4413      	add	r3, r2
 800761e:	7819      	ldrb	r1, [r3, #0]
 8007620:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007622:	69fb      	ldr	r3, [r7, #28]
 8007624:	4413      	add	r3, r2
 8007626:	3334      	adds	r3, #52	; 0x34
 8007628:	460a      	mov	r2, r1
 800762a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	69fb      	ldr	r3, [r7, #28]
 8007630:	4413      	add	r3, r2
 8007632:	781b      	ldrb	r3, [r3, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d006      	beq.n	8007646 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	3301      	adds	r3, #1
 800763c:	61fb      	str	r3, [r7, #28]
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	2b0f      	cmp	r3, #15
 8007642:	d9e9      	bls.n	8007618 <prvInitialiseNewTask+0x54>
 8007644:	e000      	b.n	8007648 <prvInitialiseNewTask+0x84>
			{
				break;
 8007646:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800764a:	2200      	movs	r2, #0
 800764c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007650:	e003      	b.n	800765a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007652:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007654:	2200      	movs	r2, #0
 8007656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800765a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800765c:	2b06      	cmp	r3, #6
 800765e:	d901      	bls.n	8007664 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007660:	2306      	movs	r3, #6
 8007662:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007666:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007668:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800766a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800766c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800766e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007672:	2200      	movs	r2, #0
 8007674:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007676:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007678:	3304      	adds	r3, #4
 800767a:	4618      	mov	r0, r3
 800767c:	f7ff f8a6 	bl	80067cc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007682:	3318      	adds	r3, #24
 8007684:	4618      	mov	r0, r3
 8007686:	f7ff f8a1 	bl	80067cc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800768a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800768c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800768e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007692:	f1c3 0207 	rsb	r2, r3, #7
 8007696:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007698:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800769a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800769c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800769e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80076a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076a2:	2200      	movs	r2, #0
 80076a4:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80076a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80076b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b2:	334c      	adds	r3, #76	; 0x4c
 80076b4:	2260      	movs	r2, #96	; 0x60
 80076b6:	2100      	movs	r1, #0
 80076b8:	4618      	mov	r0, r3
 80076ba:	f002 f990 	bl	80099de <memset>
 80076be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c0:	4a0c      	ldr	r2, [pc, #48]	; (80076f4 <prvInitialiseNewTask+0x130>)
 80076c2:	651a      	str	r2, [r3, #80]	; 0x50
 80076c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076c6:	4a0c      	ldr	r2, [pc, #48]	; (80076f8 <prvInitialiseNewTask+0x134>)
 80076c8:	655a      	str	r2, [r3, #84]	; 0x54
 80076ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076cc:	4a0b      	ldr	r2, [pc, #44]	; (80076fc <prvInitialiseNewTask+0x138>)
 80076ce:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80076d0:	683a      	ldr	r2, [r7, #0]
 80076d2:	68f9      	ldr	r1, [r7, #12]
 80076d4:	69b8      	ldr	r0, [r7, #24]
 80076d6:	f000 ff07 	bl	80084e8 <pxPortInitialiseStack>
 80076da:	4602      	mov	r2, r0
 80076dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076de:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80076e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d002      	beq.n	80076ec <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80076e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076ea:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076ec:	bf00      	nop
 80076ee:	3720      	adds	r7, #32
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	0800a9cc 	.word	0x0800a9cc
 80076f8:	0800a9ec 	.word	0x0800a9ec
 80076fc:	0800a9ac 	.word	0x0800a9ac

08007700 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007708:	f001 f81c 	bl	8008744 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800770c:	4b2a      	ldr	r3, [pc, #168]	; (80077b8 <prvAddNewTaskToReadyList+0xb8>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	3301      	adds	r3, #1
 8007712:	4a29      	ldr	r2, [pc, #164]	; (80077b8 <prvAddNewTaskToReadyList+0xb8>)
 8007714:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007716:	4b29      	ldr	r3, [pc, #164]	; (80077bc <prvAddNewTaskToReadyList+0xbc>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d109      	bne.n	8007732 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800771e:	4a27      	ldr	r2, [pc, #156]	; (80077bc <prvAddNewTaskToReadyList+0xbc>)
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007724:	4b24      	ldr	r3, [pc, #144]	; (80077b8 <prvAddNewTaskToReadyList+0xb8>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b01      	cmp	r3, #1
 800772a:	d110      	bne.n	800774e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800772c:	f000 fbf8 	bl	8007f20 <prvInitialiseTaskLists>
 8007730:	e00d      	b.n	800774e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007732:	4b23      	ldr	r3, [pc, #140]	; (80077c0 <prvAddNewTaskToReadyList+0xc0>)
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d109      	bne.n	800774e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800773a:	4b20      	ldr	r3, [pc, #128]	; (80077bc <prvAddNewTaskToReadyList+0xbc>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007744:	429a      	cmp	r2, r3
 8007746:	d802      	bhi.n	800774e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007748:	4a1c      	ldr	r2, [pc, #112]	; (80077bc <prvAddNewTaskToReadyList+0xbc>)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800774e:	4b1d      	ldr	r3, [pc, #116]	; (80077c4 <prvAddNewTaskToReadyList+0xc4>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	3301      	adds	r3, #1
 8007754:	4a1b      	ldr	r2, [pc, #108]	; (80077c4 <prvAddNewTaskToReadyList+0xc4>)
 8007756:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800775c:	2201      	movs	r2, #1
 800775e:	409a      	lsls	r2, r3
 8007760:	4b19      	ldr	r3, [pc, #100]	; (80077c8 <prvAddNewTaskToReadyList+0xc8>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4313      	orrs	r3, r2
 8007766:	4a18      	ldr	r2, [pc, #96]	; (80077c8 <prvAddNewTaskToReadyList+0xc8>)
 8007768:	6013      	str	r3, [r2, #0]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800776e:	4613      	mov	r3, r2
 8007770:	009b      	lsls	r3, r3, #2
 8007772:	4413      	add	r3, r2
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	4a15      	ldr	r2, [pc, #84]	; (80077cc <prvAddNewTaskToReadyList+0xcc>)
 8007778:	441a      	add	r2, r3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	3304      	adds	r3, #4
 800777e:	4619      	mov	r1, r3
 8007780:	4610      	mov	r0, r2
 8007782:	f7ff f830 	bl	80067e6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007786:	f001 f80d 	bl	80087a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800778a:	4b0d      	ldr	r3, [pc, #52]	; (80077c0 <prvAddNewTaskToReadyList+0xc0>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d00e      	beq.n	80077b0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007792:	4b0a      	ldr	r3, [pc, #40]	; (80077bc <prvAddNewTaskToReadyList+0xbc>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800779c:	429a      	cmp	r2, r3
 800779e:	d207      	bcs.n	80077b0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80077a0:	4b0b      	ldr	r3, [pc, #44]	; (80077d0 <prvAddNewTaskToReadyList+0xd0>)
 80077a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80077a6:	601a      	str	r2, [r3, #0]
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80077b0:	bf00      	nop
 80077b2:	3708      	adds	r7, #8
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	20000624 	.word	0x20000624
 80077bc:	20000524 	.word	0x20000524
 80077c0:	20000630 	.word	0x20000630
 80077c4:	20000640 	.word	0x20000640
 80077c8:	2000062c 	.word	0x2000062c
 80077cc:	20000528 	.word	0x20000528
 80077d0:	e000ed04 	.word	0xe000ed04

080077d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80077dc:	2300      	movs	r3, #0
 80077de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d017      	beq.n	8007816 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80077e6:	4b13      	ldr	r3, [pc, #76]	; (8007834 <vTaskDelay+0x60>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00a      	beq.n	8007804 <vTaskDelay+0x30>
	__asm volatile
 80077ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077f2:	f383 8811 	msr	BASEPRI, r3
 80077f6:	f3bf 8f6f 	isb	sy
 80077fa:	f3bf 8f4f 	dsb	sy
 80077fe:	60bb      	str	r3, [r7, #8]
}
 8007800:	bf00      	nop
 8007802:	e7fe      	b.n	8007802 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007804:	f000 f884 	bl	8007910 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007808:	2100      	movs	r1, #0
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 fe06 	bl	800841c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007810:	f000 f88c 	bl	800792c <xTaskResumeAll>
 8007814:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d107      	bne.n	800782c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800781c:	4b06      	ldr	r3, [pc, #24]	; (8007838 <vTaskDelay+0x64>)
 800781e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007822:	601a      	str	r2, [r3, #0]
 8007824:	f3bf 8f4f 	dsb	sy
 8007828:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800782c:	bf00      	nop
 800782e:	3710      	adds	r7, #16
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}
 8007834:	2000064c 	.word	0x2000064c
 8007838:	e000ed04 	.word	0xe000ed04

0800783c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b08a      	sub	sp, #40	; 0x28
 8007840:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007842:	2300      	movs	r3, #0
 8007844:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007846:	2300      	movs	r3, #0
 8007848:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800784a:	463a      	mov	r2, r7
 800784c:	1d39      	adds	r1, r7, #4
 800784e:	f107 0308 	add.w	r3, r7, #8
 8007852:	4618      	mov	r0, r3
 8007854:	f7f8 fe96 	bl	8000584 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007858:	6839      	ldr	r1, [r7, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	9202      	str	r2, [sp, #8]
 8007860:	9301      	str	r3, [sp, #4]
 8007862:	2300      	movs	r3, #0
 8007864:	9300      	str	r3, [sp, #0]
 8007866:	2300      	movs	r3, #0
 8007868:	460a      	mov	r2, r1
 800786a:	4921      	ldr	r1, [pc, #132]	; (80078f0 <vTaskStartScheduler+0xb4>)
 800786c:	4821      	ldr	r0, [pc, #132]	; (80078f4 <vTaskStartScheduler+0xb8>)
 800786e:	f7ff fe07 	bl	8007480 <xTaskCreateStatic>
 8007872:	4603      	mov	r3, r0
 8007874:	4a20      	ldr	r2, [pc, #128]	; (80078f8 <vTaskStartScheduler+0xbc>)
 8007876:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007878:	4b1f      	ldr	r3, [pc, #124]	; (80078f8 <vTaskStartScheduler+0xbc>)
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	2b00      	cmp	r3, #0
 800787e:	d002      	beq.n	8007886 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007880:	2301      	movs	r3, #1
 8007882:	617b      	str	r3, [r7, #20]
 8007884:	e001      	b.n	800788a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007886:	2300      	movs	r3, #0
 8007888:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	2b01      	cmp	r3, #1
 800788e:	d11b      	bne.n	80078c8 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007894:	f383 8811 	msr	BASEPRI, r3
 8007898:	f3bf 8f6f 	isb	sy
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	613b      	str	r3, [r7, #16]
}
 80078a2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80078a4:	4b15      	ldr	r3, [pc, #84]	; (80078fc <vTaskStartScheduler+0xc0>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	334c      	adds	r3, #76	; 0x4c
 80078aa:	4a15      	ldr	r2, [pc, #84]	; (8007900 <vTaskStartScheduler+0xc4>)
 80078ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80078ae:	4b15      	ldr	r3, [pc, #84]	; (8007904 <vTaskStartScheduler+0xc8>)
 80078b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80078b6:	4b14      	ldr	r3, [pc, #80]	; (8007908 <vTaskStartScheduler+0xcc>)
 80078b8:	2201      	movs	r2, #1
 80078ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80078bc:	4b13      	ldr	r3, [pc, #76]	; (800790c <vTaskStartScheduler+0xd0>)
 80078be:	2200      	movs	r2, #0
 80078c0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80078c2:	f000 fe9d 	bl	8008600 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80078c6:	e00e      	b.n	80078e6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078ce:	d10a      	bne.n	80078e6 <vTaskStartScheduler+0xaa>
	__asm volatile
 80078d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d4:	f383 8811 	msr	BASEPRI, r3
 80078d8:	f3bf 8f6f 	isb	sy
 80078dc:	f3bf 8f4f 	dsb	sy
 80078e0:	60fb      	str	r3, [r7, #12]
}
 80078e2:	bf00      	nop
 80078e4:	e7fe      	b.n	80078e4 <vTaskStartScheduler+0xa8>
}
 80078e6:	bf00      	nop
 80078e8:	3718      	adds	r7, #24
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
 80078ee:	bf00      	nop
 80078f0:	0800a950 	.word	0x0800a950
 80078f4:	08007ef1 	.word	0x08007ef1
 80078f8:	20000648 	.word	0x20000648
 80078fc:	20000524 	.word	0x20000524
 8007900:	20000184 	.word	0x20000184
 8007904:	20000644 	.word	0x20000644
 8007908:	20000630 	.word	0x20000630
 800790c:	20000628 	.word	0x20000628

08007910 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007910:	b480      	push	{r7}
 8007912:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007914:	4b04      	ldr	r3, [pc, #16]	; (8007928 <vTaskSuspendAll+0x18>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	3301      	adds	r3, #1
 800791a:	4a03      	ldr	r2, [pc, #12]	; (8007928 <vTaskSuspendAll+0x18>)
 800791c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800791e:	bf00      	nop
 8007920:	46bd      	mov	sp, r7
 8007922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007926:	4770      	bx	lr
 8007928:	2000064c 	.word	0x2000064c

0800792c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b084      	sub	sp, #16
 8007930:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007932:	2300      	movs	r3, #0
 8007934:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007936:	2300      	movs	r3, #0
 8007938:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800793a:	4b41      	ldr	r3, [pc, #260]	; (8007a40 <xTaskResumeAll+0x114>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10a      	bne.n	8007958 <xTaskResumeAll+0x2c>
	__asm volatile
 8007942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007946:	f383 8811 	msr	BASEPRI, r3
 800794a:	f3bf 8f6f 	isb	sy
 800794e:	f3bf 8f4f 	dsb	sy
 8007952:	603b      	str	r3, [r7, #0]
}
 8007954:	bf00      	nop
 8007956:	e7fe      	b.n	8007956 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007958:	f000 fef4 	bl	8008744 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800795c:	4b38      	ldr	r3, [pc, #224]	; (8007a40 <xTaskResumeAll+0x114>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	3b01      	subs	r3, #1
 8007962:	4a37      	ldr	r2, [pc, #220]	; (8007a40 <xTaskResumeAll+0x114>)
 8007964:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007966:	4b36      	ldr	r3, [pc, #216]	; (8007a40 <xTaskResumeAll+0x114>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d161      	bne.n	8007a32 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800796e:	4b35      	ldr	r3, [pc, #212]	; (8007a44 <xTaskResumeAll+0x118>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d05d      	beq.n	8007a32 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007976:	e02e      	b.n	80079d6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007978:	4b33      	ldr	r3, [pc, #204]	; (8007a48 <xTaskResumeAll+0x11c>)
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	3318      	adds	r3, #24
 8007984:	4618      	mov	r0, r3
 8007986:	f7fe ff8b 	bl	80068a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	3304      	adds	r3, #4
 800798e:	4618      	mov	r0, r3
 8007990:	f7fe ff86 	bl	80068a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007998:	2201      	movs	r2, #1
 800799a:	409a      	lsls	r2, r3
 800799c:	4b2b      	ldr	r3, [pc, #172]	; (8007a4c <xTaskResumeAll+0x120>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	4a2a      	ldr	r2, [pc, #168]	; (8007a4c <xTaskResumeAll+0x120>)
 80079a4:	6013      	str	r3, [r2, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079aa:	4613      	mov	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	4413      	add	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4a27      	ldr	r2, [pc, #156]	; (8007a50 <xTaskResumeAll+0x124>)
 80079b4:	441a      	add	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	3304      	adds	r3, #4
 80079ba:	4619      	mov	r1, r3
 80079bc:	4610      	mov	r0, r2
 80079be:	f7fe ff12 	bl	80067e6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80079c6:	4b23      	ldr	r3, [pc, #140]	; (8007a54 <xTaskResumeAll+0x128>)
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d302      	bcc.n	80079d6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80079d0:	4b21      	ldr	r3, [pc, #132]	; (8007a58 <xTaskResumeAll+0x12c>)
 80079d2:	2201      	movs	r2, #1
 80079d4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80079d6:	4b1c      	ldr	r3, [pc, #112]	; (8007a48 <xTaskResumeAll+0x11c>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d1cc      	bne.n	8007978 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d001      	beq.n	80079e8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80079e4:	f000 fb3e 	bl	8008064 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80079e8:	4b1c      	ldr	r3, [pc, #112]	; (8007a5c <xTaskResumeAll+0x130>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d010      	beq.n	8007a16 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80079f4:	f000 f858 	bl	8007aa8 <xTaskIncrementTick>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d002      	beq.n	8007a04 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80079fe:	4b16      	ldr	r3, [pc, #88]	; (8007a58 <xTaskResumeAll+0x12c>)
 8007a00:	2201      	movs	r2, #1
 8007a02:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	3b01      	subs	r3, #1
 8007a08:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d1f1      	bne.n	80079f4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007a10:	4b12      	ldr	r3, [pc, #72]	; (8007a5c <xTaskResumeAll+0x130>)
 8007a12:	2200      	movs	r2, #0
 8007a14:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007a16:	4b10      	ldr	r3, [pc, #64]	; (8007a58 <xTaskResumeAll+0x12c>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d009      	beq.n	8007a32 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007a22:	4b0f      	ldr	r3, [pc, #60]	; (8007a60 <xTaskResumeAll+0x134>)
 8007a24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a28:	601a      	str	r2, [r3, #0]
 8007a2a:	f3bf 8f4f 	dsb	sy
 8007a2e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a32:	f000 feb7 	bl	80087a4 <vPortExitCritical>

	return xAlreadyYielded;
 8007a36:	68bb      	ldr	r3, [r7, #8]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	2000064c 	.word	0x2000064c
 8007a44:	20000624 	.word	0x20000624
 8007a48:	200005e4 	.word	0x200005e4
 8007a4c:	2000062c 	.word	0x2000062c
 8007a50:	20000528 	.word	0x20000528
 8007a54:	20000524 	.word	0x20000524
 8007a58:	20000638 	.word	0x20000638
 8007a5c:	20000634 	.word	0x20000634
 8007a60:	e000ed04 	.word	0xe000ed04

08007a64 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007a64:	b480      	push	{r7}
 8007a66:	b083      	sub	sp, #12
 8007a68:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007a6a:	4b05      	ldr	r3, [pc, #20]	; (8007a80 <xTaskGetTickCount+0x1c>)
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007a70:	687b      	ldr	r3, [r7, #4]
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	370c      	adds	r7, #12
 8007a76:	46bd      	mov	sp, r7
 8007a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	20000628 	.word	0x20000628

08007a84 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b082      	sub	sp, #8
 8007a88:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007a8a:	f000 ff3d 	bl	8008908 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8007a8e:	2300      	movs	r3, #0
 8007a90:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8007a92:	4b04      	ldr	r3, [pc, #16]	; (8007aa4 <xTaskGetTickCountFromISR+0x20>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a98:	683b      	ldr	r3, [r7, #0]
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	3708      	adds	r7, #8
 8007a9e:	46bd      	mov	sp, r7
 8007aa0:	bd80      	pop	{r7, pc}
 8007aa2:	bf00      	nop
 8007aa4:	20000628 	.word	0x20000628

08007aa8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b086      	sub	sp, #24
 8007aac:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007ab2:	4b4e      	ldr	r3, [pc, #312]	; (8007bec <xTaskIncrementTick+0x144>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f040 808e 	bne.w	8007bd8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007abc:	4b4c      	ldr	r3, [pc, #304]	; (8007bf0 <xTaskIncrementTick+0x148>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	3301      	adds	r3, #1
 8007ac2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007ac4:	4a4a      	ldr	r2, [pc, #296]	; (8007bf0 <xTaskIncrementTick+0x148>)
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d120      	bne.n	8007b12 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007ad0:	4b48      	ldr	r3, [pc, #288]	; (8007bf4 <xTaskIncrementTick+0x14c>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00a      	beq.n	8007af0 <xTaskIncrementTick+0x48>
	__asm volatile
 8007ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ade:	f383 8811 	msr	BASEPRI, r3
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	f3bf 8f4f 	dsb	sy
 8007aea:	603b      	str	r3, [r7, #0]
}
 8007aec:	bf00      	nop
 8007aee:	e7fe      	b.n	8007aee <xTaskIncrementTick+0x46>
 8007af0:	4b40      	ldr	r3, [pc, #256]	; (8007bf4 <xTaskIncrementTick+0x14c>)
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	60fb      	str	r3, [r7, #12]
 8007af6:	4b40      	ldr	r3, [pc, #256]	; (8007bf8 <xTaskIncrementTick+0x150>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a3e      	ldr	r2, [pc, #248]	; (8007bf4 <xTaskIncrementTick+0x14c>)
 8007afc:	6013      	str	r3, [r2, #0]
 8007afe:	4a3e      	ldr	r2, [pc, #248]	; (8007bf8 <xTaskIncrementTick+0x150>)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	6013      	str	r3, [r2, #0]
 8007b04:	4b3d      	ldr	r3, [pc, #244]	; (8007bfc <xTaskIncrementTick+0x154>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	3301      	adds	r3, #1
 8007b0a:	4a3c      	ldr	r2, [pc, #240]	; (8007bfc <xTaskIncrementTick+0x154>)
 8007b0c:	6013      	str	r3, [r2, #0]
 8007b0e:	f000 faa9 	bl	8008064 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007b12:	4b3b      	ldr	r3, [pc, #236]	; (8007c00 <xTaskIncrementTick+0x158>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	429a      	cmp	r2, r3
 8007b1a:	d348      	bcc.n	8007bae <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b1c:	4b35      	ldr	r3, [pc, #212]	; (8007bf4 <xTaskIncrementTick+0x14c>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d104      	bne.n	8007b30 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b26:	4b36      	ldr	r3, [pc, #216]	; (8007c00 <xTaskIncrementTick+0x158>)
 8007b28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b2c:	601a      	str	r2, [r3, #0]
					break;
 8007b2e:	e03e      	b.n	8007bae <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b30:	4b30      	ldr	r3, [pc, #192]	; (8007bf4 <xTaskIncrementTick+0x14c>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	68db      	ldr	r3, [r3, #12]
 8007b38:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007b40:	693a      	ldr	r2, [r7, #16]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	429a      	cmp	r2, r3
 8007b46:	d203      	bcs.n	8007b50 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007b48:	4a2d      	ldr	r2, [pc, #180]	; (8007c00 <xTaskIncrementTick+0x158>)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007b4e:	e02e      	b.n	8007bae <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	3304      	adds	r3, #4
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7fe fea3 	bl	80068a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d004      	beq.n	8007b6c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	3318      	adds	r3, #24
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fe fe9a 	bl	80068a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b70:	2201      	movs	r2, #1
 8007b72:	409a      	lsls	r2, r3
 8007b74:	4b23      	ldr	r3, [pc, #140]	; (8007c04 <xTaskIncrementTick+0x15c>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	4a22      	ldr	r2, [pc, #136]	; (8007c04 <xTaskIncrementTick+0x15c>)
 8007b7c:	6013      	str	r3, [r2, #0]
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b82:	4613      	mov	r3, r2
 8007b84:	009b      	lsls	r3, r3, #2
 8007b86:	4413      	add	r3, r2
 8007b88:	009b      	lsls	r3, r3, #2
 8007b8a:	4a1f      	ldr	r2, [pc, #124]	; (8007c08 <xTaskIncrementTick+0x160>)
 8007b8c:	441a      	add	r2, r3
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	3304      	adds	r3, #4
 8007b92:	4619      	mov	r1, r3
 8007b94:	4610      	mov	r0, r2
 8007b96:	f7fe fe26 	bl	80067e6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b9e:	4b1b      	ldr	r3, [pc, #108]	; (8007c0c <xTaskIncrementTick+0x164>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d3b9      	bcc.n	8007b1c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007ba8:	2301      	movs	r3, #1
 8007baa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bac:	e7b6      	b.n	8007b1c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007bae:	4b17      	ldr	r3, [pc, #92]	; (8007c0c <xTaskIncrementTick+0x164>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007bb4:	4914      	ldr	r1, [pc, #80]	; (8007c08 <xTaskIncrementTick+0x160>)
 8007bb6:	4613      	mov	r3, r2
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	4413      	add	r3, r2
 8007bbc:	009b      	lsls	r3, r3, #2
 8007bbe:	440b      	add	r3, r1
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	2b01      	cmp	r3, #1
 8007bc4:	d901      	bls.n	8007bca <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007bca:	4b11      	ldr	r3, [pc, #68]	; (8007c10 <xTaskIncrementTick+0x168>)
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d007      	beq.n	8007be2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	617b      	str	r3, [r7, #20]
 8007bd6:	e004      	b.n	8007be2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007bd8:	4b0e      	ldr	r3, [pc, #56]	; (8007c14 <xTaskIncrementTick+0x16c>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	4a0d      	ldr	r2, [pc, #52]	; (8007c14 <xTaskIncrementTick+0x16c>)
 8007be0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007be2:	697b      	ldr	r3, [r7, #20]
}
 8007be4:	4618      	mov	r0, r3
 8007be6:	3718      	adds	r7, #24
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	2000064c 	.word	0x2000064c
 8007bf0:	20000628 	.word	0x20000628
 8007bf4:	200005dc 	.word	0x200005dc
 8007bf8:	200005e0 	.word	0x200005e0
 8007bfc:	2000063c 	.word	0x2000063c
 8007c00:	20000644 	.word	0x20000644
 8007c04:	2000062c 	.word	0x2000062c
 8007c08:	20000528 	.word	0x20000528
 8007c0c:	20000524 	.word	0x20000524
 8007c10:	20000638 	.word	0x20000638
 8007c14:	20000634 	.word	0x20000634

08007c18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b087      	sub	sp, #28
 8007c1c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007c1e:	4b29      	ldr	r3, [pc, #164]	; (8007cc4 <vTaskSwitchContext+0xac>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d003      	beq.n	8007c2e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007c26:	4b28      	ldr	r3, [pc, #160]	; (8007cc8 <vTaskSwitchContext+0xb0>)
 8007c28:	2201      	movs	r2, #1
 8007c2a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007c2c:	e044      	b.n	8007cb8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8007c2e:	4b26      	ldr	r3, [pc, #152]	; (8007cc8 <vTaskSwitchContext+0xb0>)
 8007c30:	2200      	movs	r2, #0
 8007c32:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c34:	4b25      	ldr	r3, [pc, #148]	; (8007ccc <vTaskSwitchContext+0xb4>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	fab3 f383 	clz	r3, r3
 8007c40:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007c42:	7afb      	ldrb	r3, [r7, #11]
 8007c44:	f1c3 031f 	rsb	r3, r3, #31
 8007c48:	617b      	str	r3, [r7, #20]
 8007c4a:	4921      	ldr	r1, [pc, #132]	; (8007cd0 <vTaskSwitchContext+0xb8>)
 8007c4c:	697a      	ldr	r2, [r7, #20]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	440b      	add	r3, r1
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d10a      	bne.n	8007c74 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c62:	f383 8811 	msr	BASEPRI, r3
 8007c66:	f3bf 8f6f 	isb	sy
 8007c6a:	f3bf 8f4f 	dsb	sy
 8007c6e:	607b      	str	r3, [r7, #4]
}
 8007c70:	bf00      	nop
 8007c72:	e7fe      	b.n	8007c72 <vTaskSwitchContext+0x5a>
 8007c74:	697a      	ldr	r2, [r7, #20]
 8007c76:	4613      	mov	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4a14      	ldr	r2, [pc, #80]	; (8007cd0 <vTaskSwitchContext+0xb8>)
 8007c80:	4413      	add	r3, r2
 8007c82:	613b      	str	r3, [r7, #16]
 8007c84:	693b      	ldr	r3, [r7, #16]
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	685a      	ldr	r2, [r3, #4]
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	605a      	str	r2, [r3, #4]
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	685a      	ldr	r2, [r3, #4]
 8007c92:	693b      	ldr	r3, [r7, #16]
 8007c94:	3308      	adds	r3, #8
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d104      	bne.n	8007ca4 <vTaskSwitchContext+0x8c>
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	685a      	ldr	r2, [r3, #4]
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	605a      	str	r2, [r3, #4]
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	4a0a      	ldr	r2, [pc, #40]	; (8007cd4 <vTaskSwitchContext+0xbc>)
 8007cac:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007cae:	4b09      	ldr	r3, [pc, #36]	; (8007cd4 <vTaskSwitchContext+0xbc>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	334c      	adds	r3, #76	; 0x4c
 8007cb4:	4a08      	ldr	r2, [pc, #32]	; (8007cd8 <vTaskSwitchContext+0xc0>)
 8007cb6:	6013      	str	r3, [r2, #0]
}
 8007cb8:	bf00      	nop
 8007cba:	371c      	adds	r7, #28
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr
 8007cc4:	2000064c 	.word	0x2000064c
 8007cc8:	20000638 	.word	0x20000638
 8007ccc:	2000062c 	.word	0x2000062c
 8007cd0:	20000528 	.word	0x20000528
 8007cd4:	20000524 	.word	0x20000524
 8007cd8:	20000184 	.word	0x20000184

08007cdc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10a      	bne.n	8007d02 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf0:	f383 8811 	msr	BASEPRI, r3
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	f3bf 8f4f 	dsb	sy
 8007cfc:	60fb      	str	r3, [r7, #12]
}
 8007cfe:	bf00      	nop
 8007d00:	e7fe      	b.n	8007d00 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d02:	4b07      	ldr	r3, [pc, #28]	; (8007d20 <vTaskPlaceOnEventList+0x44>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	3318      	adds	r3, #24
 8007d08:	4619      	mov	r1, r3
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f7fe fd8f 	bl	800682e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d10:	2101      	movs	r1, #1
 8007d12:	6838      	ldr	r0, [r7, #0]
 8007d14:	f000 fb82 	bl	800841c <prvAddCurrentTaskToDelayedList>
}
 8007d18:	bf00      	nop
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}
 8007d20:	20000524 	.word	0x20000524

08007d24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b086      	sub	sp, #24
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	68db      	ldr	r3, [r3, #12]
 8007d32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10a      	bne.n	8007d50 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d3e:	f383 8811 	msr	BASEPRI, r3
 8007d42:	f3bf 8f6f 	isb	sy
 8007d46:	f3bf 8f4f 	dsb	sy
 8007d4a:	60fb      	str	r3, [r7, #12]
}
 8007d4c:	bf00      	nop
 8007d4e:	e7fe      	b.n	8007d4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007d50:	693b      	ldr	r3, [r7, #16]
 8007d52:	3318      	adds	r3, #24
 8007d54:	4618      	mov	r0, r3
 8007d56:	f7fe fda3 	bl	80068a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007d5a:	4b1d      	ldr	r3, [pc, #116]	; (8007dd0 <xTaskRemoveFromEventList+0xac>)
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d11c      	bne.n	8007d9c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	3304      	adds	r3, #4
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7fe fd9a 	bl	80068a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d70:	2201      	movs	r2, #1
 8007d72:	409a      	lsls	r2, r3
 8007d74:	4b17      	ldr	r3, [pc, #92]	; (8007dd4 <xTaskRemoveFromEventList+0xb0>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4313      	orrs	r3, r2
 8007d7a:	4a16      	ldr	r2, [pc, #88]	; (8007dd4 <xTaskRemoveFromEventList+0xb0>)
 8007d7c:	6013      	str	r3, [r2, #0]
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d82:	4613      	mov	r3, r2
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	4413      	add	r3, r2
 8007d88:	009b      	lsls	r3, r3, #2
 8007d8a:	4a13      	ldr	r2, [pc, #76]	; (8007dd8 <xTaskRemoveFromEventList+0xb4>)
 8007d8c:	441a      	add	r2, r3
 8007d8e:	693b      	ldr	r3, [r7, #16]
 8007d90:	3304      	adds	r3, #4
 8007d92:	4619      	mov	r1, r3
 8007d94:	4610      	mov	r0, r2
 8007d96:	f7fe fd26 	bl	80067e6 <vListInsertEnd>
 8007d9a:	e005      	b.n	8007da8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	3318      	adds	r3, #24
 8007da0:	4619      	mov	r1, r3
 8007da2:	480e      	ldr	r0, [pc, #56]	; (8007ddc <xTaskRemoveFromEventList+0xb8>)
 8007da4:	f7fe fd1f 	bl	80067e6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dac:	4b0c      	ldr	r3, [pc, #48]	; (8007de0 <xTaskRemoveFromEventList+0xbc>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d905      	bls.n	8007dc2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007db6:	2301      	movs	r3, #1
 8007db8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007dba:	4b0a      	ldr	r3, [pc, #40]	; (8007de4 <xTaskRemoveFromEventList+0xc0>)
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	601a      	str	r2, [r3, #0]
 8007dc0:	e001      	b.n	8007dc6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007dc6:	697b      	ldr	r3, [r7, #20]
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3718      	adds	r7, #24
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	2000064c 	.word	0x2000064c
 8007dd4:	2000062c 	.word	0x2000062c
 8007dd8:	20000528 	.word	0x20000528
 8007ddc:	200005e4 	.word	0x200005e4
 8007de0:	20000524 	.word	0x20000524
 8007de4:	20000638 	.word	0x20000638

08007de8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007df0:	4b06      	ldr	r3, [pc, #24]	; (8007e0c <vTaskInternalSetTimeOutState+0x24>)
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007df8:	4b05      	ldr	r3, [pc, #20]	; (8007e10 <vTaskInternalSetTimeOutState+0x28>)
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	605a      	str	r2, [r3, #4]
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr
 8007e0c:	2000063c 	.word	0x2000063c
 8007e10:	20000628 	.word	0x20000628

08007e14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b088      	sub	sp, #32
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d10a      	bne.n	8007e3a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e28:	f383 8811 	msr	BASEPRI, r3
 8007e2c:	f3bf 8f6f 	isb	sy
 8007e30:	f3bf 8f4f 	dsb	sy
 8007e34:	613b      	str	r3, [r7, #16]
}
 8007e36:	bf00      	nop
 8007e38:	e7fe      	b.n	8007e38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d10a      	bne.n	8007e56 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e44:	f383 8811 	msr	BASEPRI, r3
 8007e48:	f3bf 8f6f 	isb	sy
 8007e4c:	f3bf 8f4f 	dsb	sy
 8007e50:	60fb      	str	r3, [r7, #12]
}
 8007e52:	bf00      	nop
 8007e54:	e7fe      	b.n	8007e54 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007e56:	f000 fc75 	bl	8008744 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007e5a:	4b1d      	ldr	r3, [pc, #116]	; (8007ed0 <xTaskCheckForTimeOut+0xbc>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	69ba      	ldr	r2, [r7, #24]
 8007e66:	1ad3      	subs	r3, r2, r3
 8007e68:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e72:	d102      	bne.n	8007e7a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007e74:	2300      	movs	r3, #0
 8007e76:	61fb      	str	r3, [r7, #28]
 8007e78:	e023      	b.n	8007ec2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	4b15      	ldr	r3, [pc, #84]	; (8007ed4 <xTaskCheckForTimeOut+0xc0>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	429a      	cmp	r2, r3
 8007e84:	d007      	beq.n	8007e96 <xTaskCheckForTimeOut+0x82>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	69ba      	ldr	r2, [r7, #24]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d302      	bcc.n	8007e96 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007e90:	2301      	movs	r3, #1
 8007e92:	61fb      	str	r3, [r7, #28]
 8007e94:	e015      	b.n	8007ec2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	697a      	ldr	r2, [r7, #20]
 8007e9c:	429a      	cmp	r2, r3
 8007e9e:	d20b      	bcs.n	8007eb8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	681a      	ldr	r2, [r3, #0]
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	1ad2      	subs	r2, r2, r3
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f7ff ff9b 	bl	8007de8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	61fb      	str	r3, [r7, #28]
 8007eb6:	e004      	b.n	8007ec2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007ec2:	f000 fc6f 	bl	80087a4 <vPortExitCritical>

	return xReturn;
 8007ec6:	69fb      	ldr	r3, [r7, #28]
}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	3720      	adds	r7, #32
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	bd80      	pop	{r7, pc}
 8007ed0:	20000628 	.word	0x20000628
 8007ed4:	2000063c 	.word	0x2000063c

08007ed8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007ed8:	b480      	push	{r7}
 8007eda:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007edc:	4b03      	ldr	r3, [pc, #12]	; (8007eec <vTaskMissedYield+0x14>)
 8007ede:	2201      	movs	r2, #1
 8007ee0:	601a      	str	r2, [r3, #0]
}
 8007ee2:	bf00      	nop
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	20000638 	.word	0x20000638

08007ef0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b082      	sub	sp, #8
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007ef8:	f000 f852 	bl	8007fa0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007efc:	4b06      	ldr	r3, [pc, #24]	; (8007f18 <prvIdleTask+0x28>)
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d9f9      	bls.n	8007ef8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007f04:	4b05      	ldr	r3, [pc, #20]	; (8007f1c <prvIdleTask+0x2c>)
 8007f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f0a:	601a      	str	r2, [r3, #0]
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007f14:	e7f0      	b.n	8007ef8 <prvIdleTask+0x8>
 8007f16:	bf00      	nop
 8007f18:	20000528 	.word	0x20000528
 8007f1c:	e000ed04 	.word	0xe000ed04

08007f20 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b082      	sub	sp, #8
 8007f24:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f26:	2300      	movs	r3, #0
 8007f28:	607b      	str	r3, [r7, #4]
 8007f2a:	e00c      	b.n	8007f46 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	4613      	mov	r3, r2
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	4413      	add	r3, r2
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	4a12      	ldr	r2, [pc, #72]	; (8007f80 <prvInitialiseTaskLists+0x60>)
 8007f38:	4413      	add	r3, r2
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7fe fc26 	bl	800678c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3301      	adds	r3, #1
 8007f44:	607b      	str	r3, [r7, #4]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2b06      	cmp	r3, #6
 8007f4a:	d9ef      	bls.n	8007f2c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007f4c:	480d      	ldr	r0, [pc, #52]	; (8007f84 <prvInitialiseTaskLists+0x64>)
 8007f4e:	f7fe fc1d 	bl	800678c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007f52:	480d      	ldr	r0, [pc, #52]	; (8007f88 <prvInitialiseTaskLists+0x68>)
 8007f54:	f7fe fc1a 	bl	800678c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007f58:	480c      	ldr	r0, [pc, #48]	; (8007f8c <prvInitialiseTaskLists+0x6c>)
 8007f5a:	f7fe fc17 	bl	800678c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007f5e:	480c      	ldr	r0, [pc, #48]	; (8007f90 <prvInitialiseTaskLists+0x70>)
 8007f60:	f7fe fc14 	bl	800678c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007f64:	480b      	ldr	r0, [pc, #44]	; (8007f94 <prvInitialiseTaskLists+0x74>)
 8007f66:	f7fe fc11 	bl	800678c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007f6a:	4b0b      	ldr	r3, [pc, #44]	; (8007f98 <prvInitialiseTaskLists+0x78>)
 8007f6c:	4a05      	ldr	r2, [pc, #20]	; (8007f84 <prvInitialiseTaskLists+0x64>)
 8007f6e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007f70:	4b0a      	ldr	r3, [pc, #40]	; (8007f9c <prvInitialiseTaskLists+0x7c>)
 8007f72:	4a05      	ldr	r2, [pc, #20]	; (8007f88 <prvInitialiseTaskLists+0x68>)
 8007f74:	601a      	str	r2, [r3, #0]
}
 8007f76:	bf00      	nop
 8007f78:	3708      	adds	r7, #8
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}
 8007f7e:	bf00      	nop
 8007f80:	20000528 	.word	0x20000528
 8007f84:	200005b4 	.word	0x200005b4
 8007f88:	200005c8 	.word	0x200005c8
 8007f8c:	200005e4 	.word	0x200005e4
 8007f90:	200005f8 	.word	0x200005f8
 8007f94:	20000610 	.word	0x20000610
 8007f98:	200005dc 	.word	0x200005dc
 8007f9c:	200005e0 	.word	0x200005e0

08007fa0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007fa0:	b580      	push	{r7, lr}
 8007fa2:	b082      	sub	sp, #8
 8007fa4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007fa6:	e019      	b.n	8007fdc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007fa8:	f000 fbcc 	bl	8008744 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007fac:	4b10      	ldr	r3, [pc, #64]	; (8007ff0 <prvCheckTasksWaitingTermination+0x50>)
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	3304      	adds	r3, #4
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f7fe fc71 	bl	80068a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007fbe:	4b0d      	ldr	r3, [pc, #52]	; (8007ff4 <prvCheckTasksWaitingTermination+0x54>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	4a0b      	ldr	r2, [pc, #44]	; (8007ff4 <prvCheckTasksWaitingTermination+0x54>)
 8007fc6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007fc8:	4b0b      	ldr	r3, [pc, #44]	; (8007ff8 <prvCheckTasksWaitingTermination+0x58>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	3b01      	subs	r3, #1
 8007fce:	4a0a      	ldr	r2, [pc, #40]	; (8007ff8 <prvCheckTasksWaitingTermination+0x58>)
 8007fd0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007fd2:	f000 fbe7 	bl	80087a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	f000 f810 	bl	8007ffc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007fdc:	4b06      	ldr	r3, [pc, #24]	; (8007ff8 <prvCheckTasksWaitingTermination+0x58>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d1e1      	bne.n	8007fa8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007fe4:	bf00      	nop
 8007fe6:	bf00      	nop
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	200005f8 	.word	0x200005f8
 8007ff4:	20000624 	.word	0x20000624
 8007ff8:	2000060c 	.word	0x2000060c

08007ffc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	334c      	adds	r3, #76	; 0x4c
 8008008:	4618      	mov	r0, r3
 800800a:	f001 fdc1 	bl	8009b90 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008014:	2b00      	cmp	r3, #0
 8008016:	d108      	bne.n	800802a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800801c:	4618      	mov	r0, r3
 800801e:	f000 fd7f 	bl	8008b20 <vPortFree>
				vPortFree( pxTCB );
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 fd7c 	bl	8008b20 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008028:	e018      	b.n	800805c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008030:	2b01      	cmp	r3, #1
 8008032:	d103      	bne.n	800803c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008034:	6878      	ldr	r0, [r7, #4]
 8008036:	f000 fd73 	bl	8008b20 <vPortFree>
	}
 800803a:	e00f      	b.n	800805c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8008042:	2b02      	cmp	r3, #2
 8008044:	d00a      	beq.n	800805c <prvDeleteTCB+0x60>
	__asm volatile
 8008046:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804a:	f383 8811 	msr	BASEPRI, r3
 800804e:	f3bf 8f6f 	isb	sy
 8008052:	f3bf 8f4f 	dsb	sy
 8008056:	60fb      	str	r3, [r7, #12]
}
 8008058:	bf00      	nop
 800805a:	e7fe      	b.n	800805a <prvDeleteTCB+0x5e>
	}
 800805c:	bf00      	nop
 800805e:	3710      	adds	r7, #16
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800806a:	4b0c      	ldr	r3, [pc, #48]	; (800809c <prvResetNextTaskUnblockTime+0x38>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d104      	bne.n	800807e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008074:	4b0a      	ldr	r3, [pc, #40]	; (80080a0 <prvResetNextTaskUnblockTime+0x3c>)
 8008076:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800807a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800807c:	e008      	b.n	8008090 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800807e:	4b07      	ldr	r3, [pc, #28]	; (800809c <prvResetNextTaskUnblockTime+0x38>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	68db      	ldr	r3, [r3, #12]
 8008086:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	685b      	ldr	r3, [r3, #4]
 800808c:	4a04      	ldr	r2, [pc, #16]	; (80080a0 <prvResetNextTaskUnblockTime+0x3c>)
 800808e:	6013      	str	r3, [r2, #0]
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr
 800809c:	200005dc 	.word	0x200005dc
 80080a0:	20000644 	.word	0x20000644

080080a4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80080a4:	b480      	push	{r7}
 80080a6:	b083      	sub	sp, #12
 80080a8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80080aa:	4b0b      	ldr	r3, [pc, #44]	; (80080d8 <xTaskGetSchedulerState+0x34>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d102      	bne.n	80080b8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80080b2:	2301      	movs	r3, #1
 80080b4:	607b      	str	r3, [r7, #4]
 80080b6:	e008      	b.n	80080ca <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80080b8:	4b08      	ldr	r3, [pc, #32]	; (80080dc <xTaskGetSchedulerState+0x38>)
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d102      	bne.n	80080c6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80080c0:	2302      	movs	r3, #2
 80080c2:	607b      	str	r3, [r7, #4]
 80080c4:	e001      	b.n	80080ca <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80080c6:	2300      	movs	r3, #0
 80080c8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80080ca:	687b      	ldr	r3, [r7, #4]
	}
 80080cc:	4618      	mov	r0, r3
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr
 80080d8:	20000630 	.word	0x20000630
 80080dc:	2000064c 	.word	0x2000064c

080080e0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80080ec:	2300      	movs	r3, #0
 80080ee:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d05e      	beq.n	80081b4 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80080f6:	68bb      	ldr	r3, [r7, #8]
 80080f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080fa:	4b31      	ldr	r3, [pc, #196]	; (80081c0 <xTaskPriorityInherit+0xe0>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008100:	429a      	cmp	r2, r3
 8008102:	d24e      	bcs.n	80081a2 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	699b      	ldr	r3, [r3, #24]
 8008108:	2b00      	cmp	r3, #0
 800810a:	db06      	blt.n	800811a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800810c:	4b2c      	ldr	r3, [pc, #176]	; (80081c0 <xTaskPriorityInherit+0xe0>)
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008112:	f1c3 0207 	rsb	r2, r3, #7
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	6959      	ldr	r1, [r3, #20]
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008122:	4613      	mov	r3, r2
 8008124:	009b      	lsls	r3, r3, #2
 8008126:	4413      	add	r3, r2
 8008128:	009b      	lsls	r3, r3, #2
 800812a:	4a26      	ldr	r2, [pc, #152]	; (80081c4 <xTaskPriorityInherit+0xe4>)
 800812c:	4413      	add	r3, r2
 800812e:	4299      	cmp	r1, r3
 8008130:	d12f      	bne.n	8008192 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	3304      	adds	r3, #4
 8008136:	4618      	mov	r0, r3
 8008138:	f7fe fbb2 	bl	80068a0 <uxListRemove>
 800813c:	4603      	mov	r3, r0
 800813e:	2b00      	cmp	r3, #0
 8008140:	d10a      	bne.n	8008158 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008146:	2201      	movs	r2, #1
 8008148:	fa02 f303 	lsl.w	r3, r2, r3
 800814c:	43da      	mvns	r2, r3
 800814e:	4b1e      	ldr	r3, [pc, #120]	; (80081c8 <xTaskPriorityInherit+0xe8>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4013      	ands	r3, r2
 8008154:	4a1c      	ldr	r2, [pc, #112]	; (80081c8 <xTaskPriorityInherit+0xe8>)
 8008156:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008158:	4b19      	ldr	r3, [pc, #100]	; (80081c0 <xTaskPriorityInherit+0xe0>)
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008166:	2201      	movs	r2, #1
 8008168:	409a      	lsls	r2, r3
 800816a:	4b17      	ldr	r3, [pc, #92]	; (80081c8 <xTaskPriorityInherit+0xe8>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4313      	orrs	r3, r2
 8008170:	4a15      	ldr	r2, [pc, #84]	; (80081c8 <xTaskPriorityInherit+0xe8>)
 8008172:	6013      	str	r3, [r2, #0]
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008178:	4613      	mov	r3, r2
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	4413      	add	r3, r2
 800817e:	009b      	lsls	r3, r3, #2
 8008180:	4a10      	ldr	r2, [pc, #64]	; (80081c4 <xTaskPriorityInherit+0xe4>)
 8008182:	441a      	add	r2, r3
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	3304      	adds	r3, #4
 8008188:	4619      	mov	r1, r3
 800818a:	4610      	mov	r0, r2
 800818c:	f7fe fb2b 	bl	80067e6 <vListInsertEnd>
 8008190:	e004      	b.n	800819c <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008192:	4b0b      	ldr	r3, [pc, #44]	; (80081c0 <xTaskPriorityInherit+0xe0>)
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800819c:	2301      	movs	r3, #1
 800819e:	60fb      	str	r3, [r7, #12]
 80081a0:	e008      	b.n	80081b4 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80081a6:	4b06      	ldr	r3, [pc, #24]	; (80081c0 <xTaskPriorityInherit+0xe0>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ac:	429a      	cmp	r2, r3
 80081ae:	d201      	bcs.n	80081b4 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80081b0:	2301      	movs	r3, #1
 80081b2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80081b4:	68fb      	ldr	r3, [r7, #12]
	}
 80081b6:	4618      	mov	r0, r3
 80081b8:	3710      	adds	r7, #16
 80081ba:	46bd      	mov	sp, r7
 80081bc:	bd80      	pop	{r7, pc}
 80081be:	bf00      	nop
 80081c0:	20000524 	.word	0x20000524
 80081c4:	20000528 	.word	0x20000528
 80081c8:	2000062c 	.word	0x2000062c

080081cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b086      	sub	sp, #24
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80081d8:	2300      	movs	r3, #0
 80081da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d06e      	beq.n	80082c0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80081e2:	4b3a      	ldr	r3, [pc, #232]	; (80082cc <xTaskPriorityDisinherit+0x100>)
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	693a      	ldr	r2, [r7, #16]
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d00a      	beq.n	8008202 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80081ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f0:	f383 8811 	msr	BASEPRI, r3
 80081f4:	f3bf 8f6f 	isb	sy
 80081f8:	f3bf 8f4f 	dsb	sy
 80081fc:	60fb      	str	r3, [r7, #12]
}
 80081fe:	bf00      	nop
 8008200:	e7fe      	b.n	8008200 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008206:	2b00      	cmp	r3, #0
 8008208:	d10a      	bne.n	8008220 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800820a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	60bb      	str	r3, [r7, #8]
}
 800821c:	bf00      	nop
 800821e:	e7fe      	b.n	800821e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008224:	1e5a      	subs	r2, r3, #1
 8008226:	693b      	ldr	r3, [r7, #16]
 8008228:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800822e:	693b      	ldr	r3, [r7, #16]
 8008230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008232:	429a      	cmp	r2, r3
 8008234:	d044      	beq.n	80082c0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800823a:	2b00      	cmp	r3, #0
 800823c:	d140      	bne.n	80082c0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800823e:	693b      	ldr	r3, [r7, #16]
 8008240:	3304      	adds	r3, #4
 8008242:	4618      	mov	r0, r3
 8008244:	f7fe fb2c 	bl	80068a0 <uxListRemove>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d115      	bne.n	800827a <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008252:	491f      	ldr	r1, [pc, #124]	; (80082d0 <xTaskPriorityDisinherit+0x104>)
 8008254:	4613      	mov	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	4413      	add	r3, r2
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	440b      	add	r3, r1
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d10a      	bne.n	800827a <xTaskPriorityDisinherit+0xae>
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008268:	2201      	movs	r2, #1
 800826a:	fa02 f303 	lsl.w	r3, r2, r3
 800826e:	43da      	mvns	r2, r3
 8008270:	4b18      	ldr	r3, [pc, #96]	; (80082d4 <xTaskPriorityDisinherit+0x108>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4013      	ands	r3, r2
 8008276:	4a17      	ldr	r2, [pc, #92]	; (80082d4 <xTaskPriorityDisinherit+0x108>)
 8008278:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008282:	693b      	ldr	r3, [r7, #16]
 8008284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008286:	f1c3 0207 	rsb	r2, r3, #7
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008292:	2201      	movs	r2, #1
 8008294:	409a      	lsls	r2, r3
 8008296:	4b0f      	ldr	r3, [pc, #60]	; (80082d4 <xTaskPriorityDisinherit+0x108>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4313      	orrs	r3, r2
 800829c:	4a0d      	ldr	r2, [pc, #52]	; (80082d4 <xTaskPriorityDisinherit+0x108>)
 800829e:	6013      	str	r3, [r2, #0]
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082a4:	4613      	mov	r3, r2
 80082a6:	009b      	lsls	r3, r3, #2
 80082a8:	4413      	add	r3, r2
 80082aa:	009b      	lsls	r3, r3, #2
 80082ac:	4a08      	ldr	r2, [pc, #32]	; (80082d0 <xTaskPriorityDisinherit+0x104>)
 80082ae:	441a      	add	r2, r3
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	3304      	adds	r3, #4
 80082b4:	4619      	mov	r1, r3
 80082b6:	4610      	mov	r0, r2
 80082b8:	f7fe fa95 	bl	80067e6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80082bc:	2301      	movs	r3, #1
 80082be:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80082c0:	697b      	ldr	r3, [r7, #20]
	}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3718      	adds	r7, #24
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
 80082ca:	bf00      	nop
 80082cc:	20000524 	.word	0x20000524
 80082d0:	20000528 	.word	0x20000528
 80082d4:	2000062c 	.word	0x2000062c

080082d8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b088      	sub	sp, #32
 80082dc:	af00      	add	r7, sp, #0
 80082de:	6078      	str	r0, [r7, #4]
 80082e0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80082e6:	2301      	movs	r3, #1
 80082e8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d077      	beq.n	80083e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d10a      	bne.n	800830e <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 80082f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082fc:	f383 8811 	msr	BASEPRI, r3
 8008300:	f3bf 8f6f 	isb	sy
 8008304:	f3bf 8f4f 	dsb	sy
 8008308:	60fb      	str	r3, [r7, #12]
}
 800830a:	bf00      	nop
 800830c:	e7fe      	b.n	800830c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800830e:	69bb      	ldr	r3, [r7, #24]
 8008310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008312:	683a      	ldr	r2, [r7, #0]
 8008314:	429a      	cmp	r2, r3
 8008316:	d902      	bls.n	800831e <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	61fb      	str	r3, [r7, #28]
 800831c:	e002      	b.n	8008324 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800831e:	69bb      	ldr	r3, [r7, #24]
 8008320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008322:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008324:	69bb      	ldr	r3, [r7, #24]
 8008326:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008328:	69fa      	ldr	r2, [r7, #28]
 800832a:	429a      	cmp	r2, r3
 800832c:	d058      	beq.n	80083e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800832e:	69bb      	ldr	r3, [r7, #24]
 8008330:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008332:	697a      	ldr	r2, [r7, #20]
 8008334:	429a      	cmp	r2, r3
 8008336:	d153      	bne.n	80083e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008338:	4b2b      	ldr	r3, [pc, #172]	; (80083e8 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	429a      	cmp	r2, r3
 8008340:	d10a      	bne.n	8008358 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8008342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008346:	f383 8811 	msr	BASEPRI, r3
 800834a:	f3bf 8f6f 	isb	sy
 800834e:	f3bf 8f4f 	dsb	sy
 8008352:	60bb      	str	r3, [r7, #8]
}
 8008354:	bf00      	nop
 8008356:	e7fe      	b.n	8008356 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800835c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800835e:	69bb      	ldr	r3, [r7, #24]
 8008360:	69fa      	ldr	r2, [r7, #28]
 8008362:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008364:	69bb      	ldr	r3, [r7, #24]
 8008366:	699b      	ldr	r3, [r3, #24]
 8008368:	2b00      	cmp	r3, #0
 800836a:	db04      	blt.n	8008376 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	f1c3 0207 	rsb	r2, r3, #7
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008376:	69bb      	ldr	r3, [r7, #24]
 8008378:	6959      	ldr	r1, [r3, #20]
 800837a:	693a      	ldr	r2, [r7, #16]
 800837c:	4613      	mov	r3, r2
 800837e:	009b      	lsls	r3, r3, #2
 8008380:	4413      	add	r3, r2
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4a19      	ldr	r2, [pc, #100]	; (80083ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8008386:	4413      	add	r3, r2
 8008388:	4299      	cmp	r1, r3
 800838a:	d129      	bne.n	80083e0 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800838c:	69bb      	ldr	r3, [r7, #24]
 800838e:	3304      	adds	r3, #4
 8008390:	4618      	mov	r0, r3
 8008392:	f7fe fa85 	bl	80068a0 <uxListRemove>
 8008396:	4603      	mov	r3, r0
 8008398:	2b00      	cmp	r3, #0
 800839a:	d10a      	bne.n	80083b2 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083a0:	2201      	movs	r2, #1
 80083a2:	fa02 f303 	lsl.w	r3, r2, r3
 80083a6:	43da      	mvns	r2, r3
 80083a8:	4b11      	ldr	r3, [pc, #68]	; (80083f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4013      	ands	r3, r2
 80083ae:	4a10      	ldr	r2, [pc, #64]	; (80083f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80083b0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80083b2:	69bb      	ldr	r3, [r7, #24]
 80083b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083b6:	2201      	movs	r2, #1
 80083b8:	409a      	lsls	r2, r3
 80083ba:	4b0d      	ldr	r3, [pc, #52]	; (80083f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	4313      	orrs	r3, r2
 80083c0:	4a0b      	ldr	r2, [pc, #44]	; (80083f0 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80083c2:	6013      	str	r3, [r2, #0]
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083c8:	4613      	mov	r3, r2
 80083ca:	009b      	lsls	r3, r3, #2
 80083cc:	4413      	add	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4a06      	ldr	r2, [pc, #24]	; (80083ec <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80083d2:	441a      	add	r2, r3
 80083d4:	69bb      	ldr	r3, [r7, #24]
 80083d6:	3304      	adds	r3, #4
 80083d8:	4619      	mov	r1, r3
 80083da:	4610      	mov	r0, r2
 80083dc:	f7fe fa03 	bl	80067e6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80083e0:	bf00      	nop
 80083e2:	3720      	adds	r7, #32
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}
 80083e8:	20000524 	.word	0x20000524
 80083ec:	20000528 	.word	0x20000528
 80083f0:	2000062c 	.word	0x2000062c

080083f4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80083f4:	b480      	push	{r7}
 80083f6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80083f8:	4b07      	ldr	r3, [pc, #28]	; (8008418 <pvTaskIncrementMutexHeldCount+0x24>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d004      	beq.n	800840a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008400:	4b05      	ldr	r3, [pc, #20]	; (8008418 <pvTaskIncrementMutexHeldCount+0x24>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008406:	3201      	adds	r2, #1
 8008408:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800840a:	4b03      	ldr	r3, [pc, #12]	; (8008418 <pvTaskIncrementMutexHeldCount+0x24>)
 800840c:	681b      	ldr	r3, [r3, #0]
	}
 800840e:	4618      	mov	r0, r3
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr
 8008418:	20000524 	.word	0x20000524

0800841c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
 8008424:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008426:	4b29      	ldr	r3, [pc, #164]	; (80084cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800842c:	4b28      	ldr	r3, [pc, #160]	; (80084d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	3304      	adds	r3, #4
 8008432:	4618      	mov	r0, r3
 8008434:	f7fe fa34 	bl	80068a0 <uxListRemove>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d10b      	bne.n	8008456 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800843e:	4b24      	ldr	r3, [pc, #144]	; (80084d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008444:	2201      	movs	r2, #1
 8008446:	fa02 f303 	lsl.w	r3, r2, r3
 800844a:	43da      	mvns	r2, r3
 800844c:	4b21      	ldr	r3, [pc, #132]	; (80084d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4013      	ands	r3, r2
 8008452:	4a20      	ldr	r2, [pc, #128]	; (80084d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008454:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800845c:	d10a      	bne.n	8008474 <prvAddCurrentTaskToDelayedList+0x58>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d007      	beq.n	8008474 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008464:	4b1a      	ldr	r3, [pc, #104]	; (80084d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	3304      	adds	r3, #4
 800846a:	4619      	mov	r1, r3
 800846c:	481a      	ldr	r0, [pc, #104]	; (80084d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800846e:	f7fe f9ba 	bl	80067e6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008472:	e026      	b.n	80084c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008474:	68fa      	ldr	r2, [r7, #12]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4413      	add	r3, r2
 800847a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800847c:	4b14      	ldr	r3, [pc, #80]	; (80084d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	68ba      	ldr	r2, [r7, #8]
 8008482:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008484:	68ba      	ldr	r2, [r7, #8]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	429a      	cmp	r2, r3
 800848a:	d209      	bcs.n	80084a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800848c:	4b13      	ldr	r3, [pc, #76]	; (80084dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800848e:	681a      	ldr	r2, [r3, #0]
 8008490:	4b0f      	ldr	r3, [pc, #60]	; (80084d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	3304      	adds	r3, #4
 8008496:	4619      	mov	r1, r3
 8008498:	4610      	mov	r0, r2
 800849a:	f7fe f9c8 	bl	800682e <vListInsert>
}
 800849e:	e010      	b.n	80084c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084a0:	4b0f      	ldr	r3, [pc, #60]	; (80084e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	4b0a      	ldr	r3, [pc, #40]	; (80084d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	3304      	adds	r3, #4
 80084aa:	4619      	mov	r1, r3
 80084ac:	4610      	mov	r0, r2
 80084ae:	f7fe f9be 	bl	800682e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80084b2:	4b0c      	ldr	r3, [pc, #48]	; (80084e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68ba      	ldr	r2, [r7, #8]
 80084b8:	429a      	cmp	r2, r3
 80084ba:	d202      	bcs.n	80084c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80084bc:	4a09      	ldr	r2, [pc, #36]	; (80084e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	6013      	str	r3, [r2, #0]
}
 80084c2:	bf00      	nop
 80084c4:	3710      	adds	r7, #16
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
 80084ca:	bf00      	nop
 80084cc:	20000628 	.word	0x20000628
 80084d0:	20000524 	.word	0x20000524
 80084d4:	2000062c 	.word	0x2000062c
 80084d8:	20000610 	.word	0x20000610
 80084dc:	200005e0 	.word	0x200005e0
 80084e0:	200005dc 	.word	0x200005dc
 80084e4:	20000644 	.word	0x20000644

080084e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80084e8:	b480      	push	{r7}
 80084ea:	b085      	sub	sp, #20
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	60b9      	str	r1, [r7, #8]
 80084f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	3b04      	subs	r3, #4
 80084f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008500:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	3b04      	subs	r3, #4
 8008506:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008508:	68bb      	ldr	r3, [r7, #8]
 800850a:	f023 0201 	bic.w	r2, r3, #1
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	3b04      	subs	r3, #4
 8008516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008518:	4a0c      	ldr	r2, [pc, #48]	; (800854c <pxPortInitialiseStack+0x64>)
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	3b14      	subs	r3, #20
 8008522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	3b04      	subs	r3, #4
 800852e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f06f 0202 	mvn.w	r2, #2
 8008536:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	3b20      	subs	r3, #32
 800853c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800853e:	68fb      	ldr	r3, [r7, #12]
}
 8008540:	4618      	mov	r0, r3
 8008542:	3714      	adds	r7, #20
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr
 800854c:	08008551 	.word	0x08008551

08008550 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008550:	b480      	push	{r7}
 8008552:	b085      	sub	sp, #20
 8008554:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008556:	2300      	movs	r3, #0
 8008558:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800855a:	4b12      	ldr	r3, [pc, #72]	; (80085a4 <prvTaskExitError+0x54>)
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008562:	d00a      	beq.n	800857a <prvTaskExitError+0x2a>
	__asm volatile
 8008564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008568:	f383 8811 	msr	BASEPRI, r3
 800856c:	f3bf 8f6f 	isb	sy
 8008570:	f3bf 8f4f 	dsb	sy
 8008574:	60fb      	str	r3, [r7, #12]
}
 8008576:	bf00      	nop
 8008578:	e7fe      	b.n	8008578 <prvTaskExitError+0x28>
	__asm volatile
 800857a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800857e:	f383 8811 	msr	BASEPRI, r3
 8008582:	f3bf 8f6f 	isb	sy
 8008586:	f3bf 8f4f 	dsb	sy
 800858a:	60bb      	str	r3, [r7, #8]
}
 800858c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800858e:	bf00      	nop
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d0fc      	beq.n	8008590 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008596:	bf00      	nop
 8008598:	bf00      	nop
 800859a:	3714      	adds	r7, #20
 800859c:	46bd      	mov	sp, r7
 800859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a2:	4770      	bx	lr
 80085a4:	2000011c 	.word	0x2000011c
	...

080085b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80085b0:	4b07      	ldr	r3, [pc, #28]	; (80085d0 <pxCurrentTCBConst2>)
 80085b2:	6819      	ldr	r1, [r3, #0]
 80085b4:	6808      	ldr	r0, [r1, #0]
 80085b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ba:	f380 8809 	msr	PSP, r0
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f04f 0000 	mov.w	r0, #0
 80085c6:	f380 8811 	msr	BASEPRI, r0
 80085ca:	4770      	bx	lr
 80085cc:	f3af 8000 	nop.w

080085d0 <pxCurrentTCBConst2>:
 80085d0:	20000524 	.word	0x20000524
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80085d4:	bf00      	nop
 80085d6:	bf00      	nop

080085d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80085d8:	4808      	ldr	r0, [pc, #32]	; (80085fc <prvPortStartFirstTask+0x24>)
 80085da:	6800      	ldr	r0, [r0, #0]
 80085dc:	6800      	ldr	r0, [r0, #0]
 80085de:	f380 8808 	msr	MSP, r0
 80085e2:	f04f 0000 	mov.w	r0, #0
 80085e6:	f380 8814 	msr	CONTROL, r0
 80085ea:	b662      	cpsie	i
 80085ec:	b661      	cpsie	f
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	df00      	svc	0
 80085f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80085fa:	bf00      	nop
 80085fc:	e000ed08 	.word	0xe000ed08

08008600 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b086      	sub	sp, #24
 8008604:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008606:	4b46      	ldr	r3, [pc, #280]	; (8008720 <xPortStartScheduler+0x120>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a46      	ldr	r2, [pc, #280]	; (8008724 <xPortStartScheduler+0x124>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d10a      	bne.n	8008626 <xPortStartScheduler+0x26>
	__asm volatile
 8008610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008614:	f383 8811 	msr	BASEPRI, r3
 8008618:	f3bf 8f6f 	isb	sy
 800861c:	f3bf 8f4f 	dsb	sy
 8008620:	613b      	str	r3, [r7, #16]
}
 8008622:	bf00      	nop
 8008624:	e7fe      	b.n	8008624 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008626:	4b3e      	ldr	r3, [pc, #248]	; (8008720 <xPortStartScheduler+0x120>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a3f      	ldr	r2, [pc, #252]	; (8008728 <xPortStartScheduler+0x128>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d10a      	bne.n	8008646 <xPortStartScheduler+0x46>
	__asm volatile
 8008630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008634:	f383 8811 	msr	BASEPRI, r3
 8008638:	f3bf 8f6f 	isb	sy
 800863c:	f3bf 8f4f 	dsb	sy
 8008640:	60fb      	str	r3, [r7, #12]
}
 8008642:	bf00      	nop
 8008644:	e7fe      	b.n	8008644 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008646:	4b39      	ldr	r3, [pc, #228]	; (800872c <xPortStartScheduler+0x12c>)
 8008648:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	b2db      	uxtb	r3, r3
 8008650:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	22ff      	movs	r2, #255	; 0xff
 8008656:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	b2db      	uxtb	r3, r3
 800865e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008660:	78fb      	ldrb	r3, [r7, #3]
 8008662:	b2db      	uxtb	r3, r3
 8008664:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008668:	b2da      	uxtb	r2, r3
 800866a:	4b31      	ldr	r3, [pc, #196]	; (8008730 <xPortStartScheduler+0x130>)
 800866c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800866e:	4b31      	ldr	r3, [pc, #196]	; (8008734 <xPortStartScheduler+0x134>)
 8008670:	2207      	movs	r2, #7
 8008672:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008674:	e009      	b.n	800868a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008676:	4b2f      	ldr	r3, [pc, #188]	; (8008734 <xPortStartScheduler+0x134>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3b01      	subs	r3, #1
 800867c:	4a2d      	ldr	r2, [pc, #180]	; (8008734 <xPortStartScheduler+0x134>)
 800867e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008680:	78fb      	ldrb	r3, [r7, #3]
 8008682:	b2db      	uxtb	r3, r3
 8008684:	005b      	lsls	r3, r3, #1
 8008686:	b2db      	uxtb	r3, r3
 8008688:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800868a:	78fb      	ldrb	r3, [r7, #3]
 800868c:	b2db      	uxtb	r3, r3
 800868e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008692:	2b80      	cmp	r3, #128	; 0x80
 8008694:	d0ef      	beq.n	8008676 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008696:	4b27      	ldr	r3, [pc, #156]	; (8008734 <xPortStartScheduler+0x134>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	f1c3 0307 	rsb	r3, r3, #7
 800869e:	2b04      	cmp	r3, #4
 80086a0:	d00a      	beq.n	80086b8 <xPortStartScheduler+0xb8>
	__asm volatile
 80086a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086a6:	f383 8811 	msr	BASEPRI, r3
 80086aa:	f3bf 8f6f 	isb	sy
 80086ae:	f3bf 8f4f 	dsb	sy
 80086b2:	60bb      	str	r3, [r7, #8]
}
 80086b4:	bf00      	nop
 80086b6:	e7fe      	b.n	80086b6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80086b8:	4b1e      	ldr	r3, [pc, #120]	; (8008734 <xPortStartScheduler+0x134>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	021b      	lsls	r3, r3, #8
 80086be:	4a1d      	ldr	r2, [pc, #116]	; (8008734 <xPortStartScheduler+0x134>)
 80086c0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80086c2:	4b1c      	ldr	r3, [pc, #112]	; (8008734 <xPortStartScheduler+0x134>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80086ca:	4a1a      	ldr	r2, [pc, #104]	; (8008734 <xPortStartScheduler+0x134>)
 80086cc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	b2da      	uxtb	r2, r3
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80086d6:	4b18      	ldr	r3, [pc, #96]	; (8008738 <xPortStartScheduler+0x138>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a17      	ldr	r2, [pc, #92]	; (8008738 <xPortStartScheduler+0x138>)
 80086dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80086e0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80086e2:	4b15      	ldr	r3, [pc, #84]	; (8008738 <xPortStartScheduler+0x138>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a14      	ldr	r2, [pc, #80]	; (8008738 <xPortStartScheduler+0x138>)
 80086e8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80086ec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80086ee:	f000 f8dd 	bl	80088ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80086f2:	4b12      	ldr	r3, [pc, #72]	; (800873c <xPortStartScheduler+0x13c>)
 80086f4:	2200      	movs	r2, #0
 80086f6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80086f8:	f000 f8fc 	bl	80088f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80086fc:	4b10      	ldr	r3, [pc, #64]	; (8008740 <xPortStartScheduler+0x140>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a0f      	ldr	r2, [pc, #60]	; (8008740 <xPortStartScheduler+0x140>)
 8008702:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008706:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008708:	f7ff ff66 	bl	80085d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800870c:	f7ff fa84 	bl	8007c18 <vTaskSwitchContext>
	prvTaskExitError();
 8008710:	f7ff ff1e 	bl	8008550 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008714:	2300      	movs	r3, #0
}
 8008716:	4618      	mov	r0, r3
 8008718:	3718      	adds	r7, #24
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}
 800871e:	bf00      	nop
 8008720:	e000ed00 	.word	0xe000ed00
 8008724:	410fc271 	.word	0x410fc271
 8008728:	410fc270 	.word	0x410fc270
 800872c:	e000e400 	.word	0xe000e400
 8008730:	20000650 	.word	0x20000650
 8008734:	20000654 	.word	0x20000654
 8008738:	e000ed20 	.word	0xe000ed20
 800873c:	2000011c 	.word	0x2000011c
 8008740:	e000ef34 	.word	0xe000ef34

08008744 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	607b      	str	r3, [r7, #4]
}
 800875c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800875e:	4b0f      	ldr	r3, [pc, #60]	; (800879c <vPortEnterCritical+0x58>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3301      	adds	r3, #1
 8008764:	4a0d      	ldr	r2, [pc, #52]	; (800879c <vPortEnterCritical+0x58>)
 8008766:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008768:	4b0c      	ldr	r3, [pc, #48]	; (800879c <vPortEnterCritical+0x58>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2b01      	cmp	r3, #1
 800876e:	d10f      	bne.n	8008790 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008770:	4b0b      	ldr	r3, [pc, #44]	; (80087a0 <vPortEnterCritical+0x5c>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00a      	beq.n	8008790 <vPortEnterCritical+0x4c>
	__asm volatile
 800877a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877e:	f383 8811 	msr	BASEPRI, r3
 8008782:	f3bf 8f6f 	isb	sy
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	603b      	str	r3, [r7, #0]
}
 800878c:	bf00      	nop
 800878e:	e7fe      	b.n	800878e <vPortEnterCritical+0x4a>
	}
}
 8008790:	bf00      	nop
 8008792:	370c      	adds	r7, #12
 8008794:	46bd      	mov	sp, r7
 8008796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879a:	4770      	bx	lr
 800879c:	2000011c 	.word	0x2000011c
 80087a0:	e000ed04 	.word	0xe000ed04

080087a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80087aa:	4b12      	ldr	r3, [pc, #72]	; (80087f4 <vPortExitCritical+0x50>)
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d10a      	bne.n	80087c8 <vPortExitCritical+0x24>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087b6:	f383 8811 	msr	BASEPRI, r3
 80087ba:	f3bf 8f6f 	isb	sy
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	607b      	str	r3, [r7, #4]
}
 80087c4:	bf00      	nop
 80087c6:	e7fe      	b.n	80087c6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80087c8:	4b0a      	ldr	r3, [pc, #40]	; (80087f4 <vPortExitCritical+0x50>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3b01      	subs	r3, #1
 80087ce:	4a09      	ldr	r2, [pc, #36]	; (80087f4 <vPortExitCritical+0x50>)
 80087d0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80087d2:	4b08      	ldr	r3, [pc, #32]	; (80087f4 <vPortExitCritical+0x50>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d105      	bne.n	80087e6 <vPortExitCritical+0x42>
 80087da:	2300      	movs	r3, #0
 80087dc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	f383 8811 	msr	BASEPRI, r3
}
 80087e4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80087e6:	bf00      	nop
 80087e8:	370c      	adds	r7, #12
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop
 80087f4:	2000011c 	.word	0x2000011c
	...

08008800 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008800:	f3ef 8009 	mrs	r0, PSP
 8008804:	f3bf 8f6f 	isb	sy
 8008808:	4b15      	ldr	r3, [pc, #84]	; (8008860 <pxCurrentTCBConst>)
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	f01e 0f10 	tst.w	lr, #16
 8008810:	bf08      	it	eq
 8008812:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008816:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800881a:	6010      	str	r0, [r2, #0]
 800881c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008820:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008824:	f380 8811 	msr	BASEPRI, r0
 8008828:	f3bf 8f4f 	dsb	sy
 800882c:	f3bf 8f6f 	isb	sy
 8008830:	f7ff f9f2 	bl	8007c18 <vTaskSwitchContext>
 8008834:	f04f 0000 	mov.w	r0, #0
 8008838:	f380 8811 	msr	BASEPRI, r0
 800883c:	bc09      	pop	{r0, r3}
 800883e:	6819      	ldr	r1, [r3, #0]
 8008840:	6808      	ldr	r0, [r1, #0]
 8008842:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008846:	f01e 0f10 	tst.w	lr, #16
 800884a:	bf08      	it	eq
 800884c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008850:	f380 8809 	msr	PSP, r0
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	4770      	bx	lr
 800885a:	bf00      	nop
 800885c:	f3af 8000 	nop.w

08008860 <pxCurrentTCBConst>:
 8008860:	20000524 	.word	0x20000524
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008864:	bf00      	nop
 8008866:	bf00      	nop

08008868 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b082      	sub	sp, #8
 800886c:	af00      	add	r7, sp, #0
	__asm volatile
 800886e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008872:	f383 8811 	msr	BASEPRI, r3
 8008876:	f3bf 8f6f 	isb	sy
 800887a:	f3bf 8f4f 	dsb	sy
 800887e:	607b      	str	r3, [r7, #4]
}
 8008880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008882:	f7ff f911 	bl	8007aa8 <xTaskIncrementTick>
 8008886:	4603      	mov	r3, r0
 8008888:	2b00      	cmp	r3, #0
 800888a:	d003      	beq.n	8008894 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800888c:	4b06      	ldr	r3, [pc, #24]	; (80088a8 <SysTick_Handler+0x40>)
 800888e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008892:	601a      	str	r2, [r3, #0]
 8008894:	2300      	movs	r3, #0
 8008896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	f383 8811 	msr	BASEPRI, r3
}
 800889e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80088a0:	bf00      	nop
 80088a2:	3708      	adds	r7, #8
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	e000ed04 	.word	0xe000ed04

080088ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80088ac:	b480      	push	{r7}
 80088ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80088b0:	4b0b      	ldr	r3, [pc, #44]	; (80088e0 <vPortSetupTimerInterrupt+0x34>)
 80088b2:	2200      	movs	r2, #0
 80088b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80088b6:	4b0b      	ldr	r3, [pc, #44]	; (80088e4 <vPortSetupTimerInterrupt+0x38>)
 80088b8:	2200      	movs	r2, #0
 80088ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80088bc:	4b0a      	ldr	r3, [pc, #40]	; (80088e8 <vPortSetupTimerInterrupt+0x3c>)
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	4a0a      	ldr	r2, [pc, #40]	; (80088ec <vPortSetupTimerInterrupt+0x40>)
 80088c2:	fba2 2303 	umull	r2, r3, r2, r3
 80088c6:	099b      	lsrs	r3, r3, #6
 80088c8:	4a09      	ldr	r2, [pc, #36]	; (80088f0 <vPortSetupTimerInterrupt+0x44>)
 80088ca:	3b01      	subs	r3, #1
 80088cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80088ce:	4b04      	ldr	r3, [pc, #16]	; (80088e0 <vPortSetupTimerInterrupt+0x34>)
 80088d0:	2207      	movs	r2, #7
 80088d2:	601a      	str	r2, [r3, #0]
}
 80088d4:	bf00      	nop
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	e000e010 	.word	0xe000e010
 80088e4:	e000e018 	.word	0xe000e018
 80088e8:	20000000 	.word	0x20000000
 80088ec:	10624dd3 	.word	0x10624dd3
 80088f0:	e000e014 	.word	0xe000e014

080088f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80088f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008904 <vPortEnableVFP+0x10>
 80088f8:	6801      	ldr	r1, [r0, #0]
 80088fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80088fe:	6001      	str	r1, [r0, #0]
 8008900:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008902:	bf00      	nop
 8008904:	e000ed88 	.word	0xe000ed88

08008908 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800890e:	f3ef 8305 	mrs	r3, IPSR
 8008912:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2b0f      	cmp	r3, #15
 8008918:	d914      	bls.n	8008944 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800891a:	4a17      	ldr	r2, [pc, #92]	; (8008978 <vPortValidateInterruptPriority+0x70>)
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	4413      	add	r3, r2
 8008920:	781b      	ldrb	r3, [r3, #0]
 8008922:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008924:	4b15      	ldr	r3, [pc, #84]	; (800897c <vPortValidateInterruptPriority+0x74>)
 8008926:	781b      	ldrb	r3, [r3, #0]
 8008928:	7afa      	ldrb	r2, [r7, #11]
 800892a:	429a      	cmp	r2, r3
 800892c:	d20a      	bcs.n	8008944 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800892e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008932:	f383 8811 	msr	BASEPRI, r3
 8008936:	f3bf 8f6f 	isb	sy
 800893a:	f3bf 8f4f 	dsb	sy
 800893e:	607b      	str	r3, [r7, #4]
}
 8008940:	bf00      	nop
 8008942:	e7fe      	b.n	8008942 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008944:	4b0e      	ldr	r3, [pc, #56]	; (8008980 <vPortValidateInterruptPriority+0x78>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800894c:	4b0d      	ldr	r3, [pc, #52]	; (8008984 <vPortValidateInterruptPriority+0x7c>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	429a      	cmp	r2, r3
 8008952:	d90a      	bls.n	800896a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008958:	f383 8811 	msr	BASEPRI, r3
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	f3bf 8f4f 	dsb	sy
 8008964:	603b      	str	r3, [r7, #0]
}
 8008966:	bf00      	nop
 8008968:	e7fe      	b.n	8008968 <vPortValidateInterruptPriority+0x60>
	}
 800896a:	bf00      	nop
 800896c:	3714      	adds	r7, #20
 800896e:	46bd      	mov	sp, r7
 8008970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008974:	4770      	bx	lr
 8008976:	bf00      	nop
 8008978:	e000e3f0 	.word	0xe000e3f0
 800897c:	20000650 	.word	0x20000650
 8008980:	e000ed0c 	.word	0xe000ed0c
 8008984:	20000654 	.word	0x20000654

08008988 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008988:	b580      	push	{r7, lr}
 800898a:	b08a      	sub	sp, #40	; 0x28
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008990:	2300      	movs	r3, #0
 8008992:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008994:	f7fe ffbc 	bl	8007910 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008998:	4b5b      	ldr	r3, [pc, #364]	; (8008b08 <pvPortMalloc+0x180>)
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d101      	bne.n	80089a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80089a0:	f000 f920 	bl	8008be4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80089a4:	4b59      	ldr	r3, [pc, #356]	; (8008b0c <pvPortMalloc+0x184>)
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	4013      	ands	r3, r2
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	f040 8093 	bne.w	8008ad8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d01d      	beq.n	80089f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80089b8:	2208      	movs	r2, #8
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4413      	add	r3, r2
 80089be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f003 0307 	and.w	r3, r3, #7
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d014      	beq.n	80089f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f023 0307 	bic.w	r3, r3, #7
 80089d0:	3308      	adds	r3, #8
 80089d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f003 0307 	and.w	r3, r3, #7
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00a      	beq.n	80089f4 <pvPortMalloc+0x6c>
	__asm volatile
 80089de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	617b      	str	r3, [r7, #20]
}
 80089f0:	bf00      	nop
 80089f2:	e7fe      	b.n	80089f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d06e      	beq.n	8008ad8 <pvPortMalloc+0x150>
 80089fa:	4b45      	ldr	r3, [pc, #276]	; (8008b10 <pvPortMalloc+0x188>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	687a      	ldr	r2, [r7, #4]
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d869      	bhi.n	8008ad8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008a04:	4b43      	ldr	r3, [pc, #268]	; (8008b14 <pvPortMalloc+0x18c>)
 8008a06:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008a08:	4b42      	ldr	r3, [pc, #264]	; (8008b14 <pvPortMalloc+0x18c>)
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a0e:	e004      	b.n	8008a1a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a12:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a1c:	685b      	ldr	r3, [r3, #4]
 8008a1e:	687a      	ldr	r2, [r7, #4]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d903      	bls.n	8008a2c <pvPortMalloc+0xa4>
 8008a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d1f1      	bne.n	8008a10 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008a2c:	4b36      	ldr	r3, [pc, #216]	; (8008b08 <pvPortMalloc+0x180>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d050      	beq.n	8008ad8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008a36:	6a3b      	ldr	r3, [r7, #32]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	2208      	movs	r2, #8
 8008a3c:	4413      	add	r3, r2
 8008a3e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4a:	685a      	ldr	r2, [r3, #4]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	1ad2      	subs	r2, r2, r3
 8008a50:	2308      	movs	r3, #8
 8008a52:	005b      	lsls	r3, r3, #1
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d91f      	bls.n	8008a98 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	f003 0307 	and.w	r3, r3, #7
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d00a      	beq.n	8008a80 <pvPortMalloc+0xf8>
	__asm volatile
 8008a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a6e:	f383 8811 	msr	BASEPRI, r3
 8008a72:	f3bf 8f6f 	isb	sy
 8008a76:	f3bf 8f4f 	dsb	sy
 8008a7a:	613b      	str	r3, [r7, #16]
}
 8008a7c:	bf00      	nop
 8008a7e:	e7fe      	b.n	8008a7e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a82:	685a      	ldr	r2, [r3, #4]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	1ad2      	subs	r2, r2, r3
 8008a88:	69bb      	ldr	r3, [r7, #24]
 8008a8a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008a92:	69b8      	ldr	r0, [r7, #24]
 8008a94:	f000 f908 	bl	8008ca8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a98:	4b1d      	ldr	r3, [pc, #116]	; (8008b10 <pvPortMalloc+0x188>)
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	1ad3      	subs	r3, r2, r3
 8008aa2:	4a1b      	ldr	r2, [pc, #108]	; (8008b10 <pvPortMalloc+0x188>)
 8008aa4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008aa6:	4b1a      	ldr	r3, [pc, #104]	; (8008b10 <pvPortMalloc+0x188>)
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	4b1b      	ldr	r3, [pc, #108]	; (8008b18 <pvPortMalloc+0x190>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d203      	bcs.n	8008aba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008ab2:	4b17      	ldr	r3, [pc, #92]	; (8008b10 <pvPortMalloc+0x188>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a18      	ldr	r2, [pc, #96]	; (8008b18 <pvPortMalloc+0x190>)
 8008ab8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008abc:	685a      	ldr	r2, [r3, #4]
 8008abe:	4b13      	ldr	r3, [pc, #76]	; (8008b0c <pvPortMalloc+0x184>)
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	431a      	orrs	r2, r3
 8008ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aca:	2200      	movs	r2, #0
 8008acc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008ace:	4b13      	ldr	r3, [pc, #76]	; (8008b1c <pvPortMalloc+0x194>)
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	4a11      	ldr	r2, [pc, #68]	; (8008b1c <pvPortMalloc+0x194>)
 8008ad6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008ad8:	f7fe ff28 	bl	800792c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	f003 0307 	and.w	r3, r3, #7
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00a      	beq.n	8008afc <pvPortMalloc+0x174>
	__asm volatile
 8008ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	60fb      	str	r3, [r7, #12]
}
 8008af8:	bf00      	nop
 8008afa:	e7fe      	b.n	8008afa <pvPortMalloc+0x172>
	return pvReturn;
 8008afc:	69fb      	ldr	r3, [r7, #28]
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	3728      	adds	r7, #40	; 0x28
 8008b02:	46bd      	mov	sp, r7
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	20004260 	.word	0x20004260
 8008b0c:	20004274 	.word	0x20004274
 8008b10:	20004264 	.word	0x20004264
 8008b14:	20004258 	.word	0x20004258
 8008b18:	20004268 	.word	0x20004268
 8008b1c:	2000426c 	.word	0x2000426c

08008b20 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b086      	sub	sp, #24
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d04d      	beq.n	8008bce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008b32:	2308      	movs	r3, #8
 8008b34:	425b      	negs	r3, r3
 8008b36:	697a      	ldr	r2, [r7, #20]
 8008b38:	4413      	add	r3, r2
 8008b3a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008b40:	693b      	ldr	r3, [r7, #16]
 8008b42:	685a      	ldr	r2, [r3, #4]
 8008b44:	4b24      	ldr	r3, [pc, #144]	; (8008bd8 <vPortFree+0xb8>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4013      	ands	r3, r2
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d10a      	bne.n	8008b64 <vPortFree+0x44>
	__asm volatile
 8008b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b52:	f383 8811 	msr	BASEPRI, r3
 8008b56:	f3bf 8f6f 	isb	sy
 8008b5a:	f3bf 8f4f 	dsb	sy
 8008b5e:	60fb      	str	r3, [r7, #12]
}
 8008b60:	bf00      	nop
 8008b62:	e7fe      	b.n	8008b62 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b64:	693b      	ldr	r3, [r7, #16]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d00a      	beq.n	8008b82 <vPortFree+0x62>
	__asm volatile
 8008b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b70:	f383 8811 	msr	BASEPRI, r3
 8008b74:	f3bf 8f6f 	isb	sy
 8008b78:	f3bf 8f4f 	dsb	sy
 8008b7c:	60bb      	str	r3, [r7, #8]
}
 8008b7e:	bf00      	nop
 8008b80:	e7fe      	b.n	8008b80 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008b82:	693b      	ldr	r3, [r7, #16]
 8008b84:	685a      	ldr	r2, [r3, #4]
 8008b86:	4b14      	ldr	r3, [pc, #80]	; (8008bd8 <vPortFree+0xb8>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d01e      	beq.n	8008bce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d11a      	bne.n	8008bce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	685a      	ldr	r2, [r3, #4]
 8008b9c:	4b0e      	ldr	r3, [pc, #56]	; (8008bd8 <vPortFree+0xb8>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	43db      	mvns	r3, r3
 8008ba2:	401a      	ands	r2, r3
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008ba8:	f7fe feb2 	bl	8007910 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	685a      	ldr	r2, [r3, #4]
 8008bb0:	4b0a      	ldr	r3, [pc, #40]	; (8008bdc <vPortFree+0xbc>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4413      	add	r3, r2
 8008bb6:	4a09      	ldr	r2, [pc, #36]	; (8008bdc <vPortFree+0xbc>)
 8008bb8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008bba:	6938      	ldr	r0, [r7, #16]
 8008bbc:	f000 f874 	bl	8008ca8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008bc0:	4b07      	ldr	r3, [pc, #28]	; (8008be0 <vPortFree+0xc0>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	4a06      	ldr	r2, [pc, #24]	; (8008be0 <vPortFree+0xc0>)
 8008bc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008bca:	f7fe feaf 	bl	800792c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008bce:	bf00      	nop
 8008bd0:	3718      	adds	r7, #24
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20004274 	.word	0x20004274
 8008bdc:	20004264 	.word	0x20004264
 8008be0:	20004270 	.word	0x20004270

08008be4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008be4:	b480      	push	{r7}
 8008be6:	b085      	sub	sp, #20
 8008be8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008bea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8008bee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008bf0:	4b27      	ldr	r3, [pc, #156]	; (8008c90 <prvHeapInit+0xac>)
 8008bf2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	f003 0307 	and.w	r3, r3, #7
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d00c      	beq.n	8008c18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	3307      	adds	r3, #7
 8008c02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f023 0307 	bic.w	r3, r3, #7
 8008c0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	1ad3      	subs	r3, r2, r3
 8008c12:	4a1f      	ldr	r2, [pc, #124]	; (8008c90 <prvHeapInit+0xac>)
 8008c14:	4413      	add	r3, r2
 8008c16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008c1c:	4a1d      	ldr	r2, [pc, #116]	; (8008c94 <prvHeapInit+0xb0>)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008c22:	4b1c      	ldr	r3, [pc, #112]	; (8008c94 <prvHeapInit+0xb0>)
 8008c24:	2200      	movs	r2, #0
 8008c26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68ba      	ldr	r2, [r7, #8]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008c30:	2208      	movs	r2, #8
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	1a9b      	subs	r3, r3, r2
 8008c36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f023 0307 	bic.w	r3, r3, #7
 8008c3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	4a15      	ldr	r2, [pc, #84]	; (8008c98 <prvHeapInit+0xb4>)
 8008c44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008c46:	4b14      	ldr	r3, [pc, #80]	; (8008c98 <prvHeapInit+0xb4>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008c4e:	4b12      	ldr	r3, [pc, #72]	; (8008c98 <prvHeapInit+0xb4>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	2200      	movs	r2, #0
 8008c54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	1ad2      	subs	r2, r2, r3
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008c64:	4b0c      	ldr	r3, [pc, #48]	; (8008c98 <prvHeapInit+0xb4>)
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	683b      	ldr	r3, [r7, #0]
 8008c6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	4a0a      	ldr	r2, [pc, #40]	; (8008c9c <prvHeapInit+0xb8>)
 8008c72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	4a09      	ldr	r2, [pc, #36]	; (8008ca0 <prvHeapInit+0xbc>)
 8008c7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008c7c:	4b09      	ldr	r3, [pc, #36]	; (8008ca4 <prvHeapInit+0xc0>)
 8008c7e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008c82:	601a      	str	r2, [r3, #0]
}
 8008c84:	bf00      	nop
 8008c86:	3714      	adds	r7, #20
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr
 8008c90:	20000658 	.word	0x20000658
 8008c94:	20004258 	.word	0x20004258
 8008c98:	20004260 	.word	0x20004260
 8008c9c:	20004268 	.word	0x20004268
 8008ca0:	20004264 	.word	0x20004264
 8008ca4:	20004274 	.word	0x20004274

08008ca8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008cb0:	4b28      	ldr	r3, [pc, #160]	; (8008d54 <prvInsertBlockIntoFreeList+0xac>)
 8008cb2:	60fb      	str	r3, [r7, #12]
 8008cb4:	e002      	b.n	8008cbc <prvInsertBlockIntoFreeList+0x14>
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	60fb      	str	r3, [r7, #12]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d8f7      	bhi.n	8008cb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	687a      	ldr	r2, [r7, #4]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d108      	bne.n	8008cea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	685a      	ldr	r2, [r3, #4]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	441a      	add	r2, r3
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	68ba      	ldr	r2, [r7, #8]
 8008cf4:	441a      	add	r2, r3
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	429a      	cmp	r2, r3
 8008cfc:	d118      	bne.n	8008d30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	4b15      	ldr	r3, [pc, #84]	; (8008d58 <prvInsertBlockIntoFreeList+0xb0>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d00d      	beq.n	8008d26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	685a      	ldr	r2, [r3, #4]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	441a      	add	r2, r3
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	681a      	ldr	r2, [r3, #0]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	601a      	str	r2, [r3, #0]
 8008d24:	e008      	b.n	8008d38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008d26:	4b0c      	ldr	r3, [pc, #48]	; (8008d58 <prvInsertBlockIntoFreeList+0xb0>)
 8008d28:	681a      	ldr	r2, [r3, #0]
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	601a      	str	r2, [r3, #0]
 8008d2e:	e003      	b.n	8008d38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681a      	ldr	r2, [r3, #0]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008d38:	68fa      	ldr	r2, [r7, #12]
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d002      	beq.n	8008d46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d46:	bf00      	nop
 8008d48:	3714      	adds	r7, #20
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr
 8008d52:	bf00      	nop
 8008d54:	20004258 	.word	0x20004258
 8008d58:	20004260 	.word	0x20004260

08008d5c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008d5c:	b580      	push	{r7, lr}
 8008d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008d60:	2200      	movs	r2, #0
 8008d62:	4912      	ldr	r1, [pc, #72]	; (8008dac <MX_USB_DEVICE_Init+0x50>)
 8008d64:	4812      	ldr	r0, [pc, #72]	; (8008db0 <MX_USB_DEVICE_Init+0x54>)
 8008d66:	f7fc f9b5 	bl	80050d4 <USBD_Init>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d001      	beq.n	8008d74 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008d70:	f7f7 fdfe 	bl	8000970 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008d74:	490f      	ldr	r1, [pc, #60]	; (8008db4 <MX_USB_DEVICE_Init+0x58>)
 8008d76:	480e      	ldr	r0, [pc, #56]	; (8008db0 <MX_USB_DEVICE_Init+0x54>)
 8008d78:	f7fc f9dc 	bl	8005134 <USBD_RegisterClass>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d001      	beq.n	8008d86 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008d82:	f7f7 fdf5 	bl	8000970 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008d86:	490c      	ldr	r1, [pc, #48]	; (8008db8 <MX_USB_DEVICE_Init+0x5c>)
 8008d88:	4809      	ldr	r0, [pc, #36]	; (8008db0 <MX_USB_DEVICE_Init+0x54>)
 8008d8a:	f7fc f8fd 	bl	8004f88 <USBD_CDC_RegisterInterface>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d001      	beq.n	8008d98 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008d94:	f7f7 fdec 	bl	8000970 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008d98:	4805      	ldr	r0, [pc, #20]	; (8008db0 <MX_USB_DEVICE_Init+0x54>)
 8008d9a:	f7fc f9f2 	bl	8005182 <USBD_Start>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d001      	beq.n	8008da8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008da4:	f7f7 fde4 	bl	8000970 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008da8:	bf00      	nop
 8008daa:	bd80      	pop	{r7, pc}
 8008dac:	20000134 	.word	0x20000134
 8008db0:	20004278 	.word	0x20004278
 8008db4:	20000018 	.word	0x20000018
 8008db8:	20000120 	.word	0x20000120

08008dbc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	4905      	ldr	r1, [pc, #20]	; (8008dd8 <CDC_Init_FS+0x1c>)
 8008dc4:	4805      	ldr	r0, [pc, #20]	; (8008ddc <CDC_Init_FS+0x20>)
 8008dc6:	f7fc f8f4 	bl	8004fb2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008dca:	4905      	ldr	r1, [pc, #20]	; (8008de0 <CDC_Init_FS+0x24>)
 8008dcc:	4803      	ldr	r0, [pc, #12]	; (8008ddc <CDC_Init_FS+0x20>)
 8008dce:	f7fc f90e 	bl	8004fee <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008dd2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	bd80      	pop	{r7, pc}
 8008dd8:	20004d48 	.word	0x20004d48
 8008ddc:	20004278 	.word	0x20004278
 8008de0:	20004548 	.word	0x20004548

08008de4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008de4:	b480      	push	{r7}
 8008de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008de8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	4603      	mov	r3, r0
 8008dfc:	6039      	str	r1, [r7, #0]
 8008dfe:	71fb      	strb	r3, [r7, #7]
 8008e00:	4613      	mov	r3, r2
 8008e02:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008e04:	79fb      	ldrb	r3, [r7, #7]
 8008e06:	2b23      	cmp	r3, #35	; 0x23
 8008e08:	d84a      	bhi.n	8008ea0 <CDC_Control_FS+0xac>
 8008e0a:	a201      	add	r2, pc, #4	; (adr r2, 8008e10 <CDC_Control_FS+0x1c>)
 8008e0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e10:	08008ea1 	.word	0x08008ea1
 8008e14:	08008ea1 	.word	0x08008ea1
 8008e18:	08008ea1 	.word	0x08008ea1
 8008e1c:	08008ea1 	.word	0x08008ea1
 8008e20:	08008ea1 	.word	0x08008ea1
 8008e24:	08008ea1 	.word	0x08008ea1
 8008e28:	08008ea1 	.word	0x08008ea1
 8008e2c:	08008ea1 	.word	0x08008ea1
 8008e30:	08008ea1 	.word	0x08008ea1
 8008e34:	08008ea1 	.word	0x08008ea1
 8008e38:	08008ea1 	.word	0x08008ea1
 8008e3c:	08008ea1 	.word	0x08008ea1
 8008e40:	08008ea1 	.word	0x08008ea1
 8008e44:	08008ea1 	.word	0x08008ea1
 8008e48:	08008ea1 	.word	0x08008ea1
 8008e4c:	08008ea1 	.word	0x08008ea1
 8008e50:	08008ea1 	.word	0x08008ea1
 8008e54:	08008ea1 	.word	0x08008ea1
 8008e58:	08008ea1 	.word	0x08008ea1
 8008e5c:	08008ea1 	.word	0x08008ea1
 8008e60:	08008ea1 	.word	0x08008ea1
 8008e64:	08008ea1 	.word	0x08008ea1
 8008e68:	08008ea1 	.word	0x08008ea1
 8008e6c:	08008ea1 	.word	0x08008ea1
 8008e70:	08008ea1 	.word	0x08008ea1
 8008e74:	08008ea1 	.word	0x08008ea1
 8008e78:	08008ea1 	.word	0x08008ea1
 8008e7c:	08008ea1 	.word	0x08008ea1
 8008e80:	08008ea1 	.word	0x08008ea1
 8008e84:	08008ea1 	.word	0x08008ea1
 8008e88:	08008ea1 	.word	0x08008ea1
 8008e8c:	08008ea1 	.word	0x08008ea1
 8008e90:	08008ea1 	.word	0x08008ea1
 8008e94:	08008ea1 	.word	0x08008ea1
 8008e98:	08008ea1 	.word	0x08008ea1
 8008e9c:	08008ea1 	.word	0x08008ea1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008ea0:	bf00      	nop
  }

  return (USBD_OK);
 8008ea2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b082      	sub	sp, #8
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008eba:	6879      	ldr	r1, [r7, #4]
 8008ebc:	4805      	ldr	r0, [pc, #20]	; (8008ed4 <CDC_Receive_FS+0x24>)
 8008ebe:	f7fc f896 	bl	8004fee <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008ec2:	4804      	ldr	r0, [pc, #16]	; (8008ed4 <CDC_Receive_FS+0x24>)
 8008ec4:	f7fc f8dc 	bl	8005080 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008ec8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3708      	adds	r7, #8
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}
 8008ed2:	bf00      	nop
 8008ed4:	20004278 	.word	0x20004278

08008ed8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008ee8:	4b0d      	ldr	r3, [pc, #52]	; (8008f20 <CDC_Transmit_FS+0x48>)
 8008eea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008eee:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d001      	beq.n	8008efe <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e00b      	b.n	8008f16 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008efe:	887b      	ldrh	r3, [r7, #2]
 8008f00:	461a      	mov	r2, r3
 8008f02:	6879      	ldr	r1, [r7, #4]
 8008f04:	4806      	ldr	r0, [pc, #24]	; (8008f20 <CDC_Transmit_FS+0x48>)
 8008f06:	f7fc f854 	bl	8004fb2 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008f0a:	4805      	ldr	r0, [pc, #20]	; (8008f20 <CDC_Transmit_FS+0x48>)
 8008f0c:	f7fc f888 	bl	8005020 <USBD_CDC_TransmitPacket>
 8008f10:	4603      	mov	r3, r0
 8008f12:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop
 8008f20:	20004278 	.word	0x20004278

08008f24 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008f24:	b480      	push	{r7}
 8008f26:	b087      	sub	sp, #28
 8008f28:	af00      	add	r7, sp, #0
 8008f2a:	60f8      	str	r0, [r7, #12]
 8008f2c:	60b9      	str	r1, [r7, #8]
 8008f2e:	4613      	mov	r3, r2
 8008f30:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008f36:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	371c      	adds	r7, #28
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
	...

08008f48 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	4603      	mov	r3, r0
 8008f50:	6039      	str	r1, [r7, #0]
 8008f52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	2212      	movs	r2, #18
 8008f58:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008f5a:	4b03      	ldr	r3, [pc, #12]	; (8008f68 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	370c      	adds	r7, #12
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr
 8008f68:	20000150 	.word	0x20000150

08008f6c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b083      	sub	sp, #12
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	4603      	mov	r3, r0
 8008f74:	6039      	str	r1, [r7, #0]
 8008f76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	2204      	movs	r2, #4
 8008f7c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008f7e:	4b03      	ldr	r3, [pc, #12]	; (8008f8c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	370c      	adds	r7, #12
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr
 8008f8c:	20000164 	.word	0x20000164

08008f90 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b082      	sub	sp, #8
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	4603      	mov	r3, r0
 8008f98:	6039      	str	r1, [r7, #0]
 8008f9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008f9c:	79fb      	ldrb	r3, [r7, #7]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d105      	bne.n	8008fae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008fa2:	683a      	ldr	r2, [r7, #0]
 8008fa4:	4907      	ldr	r1, [pc, #28]	; (8008fc4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008fa6:	4808      	ldr	r0, [pc, #32]	; (8008fc8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008fa8:	f7fd f91d 	bl	80061e6 <USBD_GetString>
 8008fac:	e004      	b.n	8008fb8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008fae:	683a      	ldr	r2, [r7, #0]
 8008fb0:	4904      	ldr	r1, [pc, #16]	; (8008fc4 <USBD_FS_ProductStrDescriptor+0x34>)
 8008fb2:	4805      	ldr	r0, [pc, #20]	; (8008fc8 <USBD_FS_ProductStrDescriptor+0x38>)
 8008fb4:	f7fd f917 	bl	80061e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fb8:	4b02      	ldr	r3, [pc, #8]	; (8008fc4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3708      	adds	r7, #8
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}
 8008fc2:	bf00      	nop
 8008fc4:	20005548 	.word	0x20005548
 8008fc8:	0800a958 	.word	0x0800a958

08008fcc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	4603      	mov	r3, r0
 8008fd4:	6039      	str	r1, [r7, #0]
 8008fd6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008fd8:	683a      	ldr	r2, [r7, #0]
 8008fda:	4904      	ldr	r1, [pc, #16]	; (8008fec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008fdc:	4804      	ldr	r0, [pc, #16]	; (8008ff0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008fde:	f7fd f902 	bl	80061e6 <USBD_GetString>
  return USBD_StrDesc;
 8008fe2:	4b02      	ldr	r3, [pc, #8]	; (8008fec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	3708      	adds	r7, #8
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	20005548 	.word	0x20005548
 8008ff0:	0800a96c 	.word	0x0800a96c

08008ff4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	b082      	sub	sp, #8
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	6039      	str	r1, [r7, #0]
 8008ffe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	221a      	movs	r2, #26
 8009004:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009006:	f000 f843 	bl	8009090 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800900a:	4b02      	ldr	r3, [pc, #8]	; (8009014 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800900c:	4618      	mov	r0, r3
 800900e:	3708      	adds	r7, #8
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}
 8009014:	20000168 	.word	0x20000168

08009018 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b082      	sub	sp, #8
 800901c:	af00      	add	r7, sp, #0
 800901e:	4603      	mov	r3, r0
 8009020:	6039      	str	r1, [r7, #0]
 8009022:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009024:	79fb      	ldrb	r3, [r7, #7]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d105      	bne.n	8009036 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800902a:	683a      	ldr	r2, [r7, #0]
 800902c:	4907      	ldr	r1, [pc, #28]	; (800904c <USBD_FS_ConfigStrDescriptor+0x34>)
 800902e:	4808      	ldr	r0, [pc, #32]	; (8009050 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009030:	f7fd f8d9 	bl	80061e6 <USBD_GetString>
 8009034:	e004      	b.n	8009040 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009036:	683a      	ldr	r2, [r7, #0]
 8009038:	4904      	ldr	r1, [pc, #16]	; (800904c <USBD_FS_ConfigStrDescriptor+0x34>)
 800903a:	4805      	ldr	r0, [pc, #20]	; (8009050 <USBD_FS_ConfigStrDescriptor+0x38>)
 800903c:	f7fd f8d3 	bl	80061e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009040:	4b02      	ldr	r3, [pc, #8]	; (800904c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8009042:	4618      	mov	r0, r3
 8009044:	3708      	adds	r7, #8
 8009046:	46bd      	mov	sp, r7
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	20005548 	.word	0x20005548
 8009050:	0800a978 	.word	0x0800a978

08009054 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b082      	sub	sp, #8
 8009058:	af00      	add	r7, sp, #0
 800905a:	4603      	mov	r3, r0
 800905c:	6039      	str	r1, [r7, #0]
 800905e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009060:	79fb      	ldrb	r3, [r7, #7]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d105      	bne.n	8009072 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	4907      	ldr	r1, [pc, #28]	; (8009088 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800906a:	4808      	ldr	r0, [pc, #32]	; (800908c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800906c:	f7fd f8bb 	bl	80061e6 <USBD_GetString>
 8009070:	e004      	b.n	800907c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009072:	683a      	ldr	r2, [r7, #0]
 8009074:	4904      	ldr	r1, [pc, #16]	; (8009088 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009076:	4805      	ldr	r0, [pc, #20]	; (800908c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009078:	f7fd f8b5 	bl	80061e6 <USBD_GetString>
  }
  return USBD_StrDesc;
 800907c:	4b02      	ldr	r3, [pc, #8]	; (8009088 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800907e:	4618      	mov	r0, r3
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}
 8009086:	bf00      	nop
 8009088:	20005548 	.word	0x20005548
 800908c:	0800a984 	.word	0x0800a984

08009090 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009096:	4b0f      	ldr	r3, [pc, #60]	; (80090d4 <Get_SerialNum+0x44>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800909c:	4b0e      	ldr	r3, [pc, #56]	; (80090d8 <Get_SerialNum+0x48>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80090a2:	4b0e      	ldr	r3, [pc, #56]	; (80090dc <Get_SerialNum+0x4c>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80090a8:	68fa      	ldr	r2, [r7, #12]
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	4413      	add	r3, r2
 80090ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d009      	beq.n	80090ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80090b6:	2208      	movs	r2, #8
 80090b8:	4909      	ldr	r1, [pc, #36]	; (80090e0 <Get_SerialNum+0x50>)
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f000 f814 	bl	80090e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80090c0:	2204      	movs	r2, #4
 80090c2:	4908      	ldr	r1, [pc, #32]	; (80090e4 <Get_SerialNum+0x54>)
 80090c4:	68b8      	ldr	r0, [r7, #8]
 80090c6:	f000 f80f 	bl	80090e8 <IntToUnicode>
  }
}
 80090ca:	bf00      	nop
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop
 80090d4:	1fff7a10 	.word	0x1fff7a10
 80090d8:	1fff7a14 	.word	0x1fff7a14
 80090dc:	1fff7a18 	.word	0x1fff7a18
 80090e0:	2000016a 	.word	0x2000016a
 80090e4:	2000017a 	.word	0x2000017a

080090e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b087      	sub	sp, #28
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	60f8      	str	r0, [r7, #12]
 80090f0:	60b9      	str	r1, [r7, #8]
 80090f2:	4613      	mov	r3, r2
 80090f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80090f6:	2300      	movs	r3, #0
 80090f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80090fa:	2300      	movs	r3, #0
 80090fc:	75fb      	strb	r3, [r7, #23]
 80090fe:	e027      	b.n	8009150 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	0f1b      	lsrs	r3, r3, #28
 8009104:	2b09      	cmp	r3, #9
 8009106:	d80b      	bhi.n	8009120 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	0f1b      	lsrs	r3, r3, #28
 800910c:	b2da      	uxtb	r2, r3
 800910e:	7dfb      	ldrb	r3, [r7, #23]
 8009110:	005b      	lsls	r3, r3, #1
 8009112:	4619      	mov	r1, r3
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	440b      	add	r3, r1
 8009118:	3230      	adds	r2, #48	; 0x30
 800911a:	b2d2      	uxtb	r2, r2
 800911c:	701a      	strb	r2, [r3, #0]
 800911e:	e00a      	b.n	8009136 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	0f1b      	lsrs	r3, r3, #28
 8009124:	b2da      	uxtb	r2, r3
 8009126:	7dfb      	ldrb	r3, [r7, #23]
 8009128:	005b      	lsls	r3, r3, #1
 800912a:	4619      	mov	r1, r3
 800912c:	68bb      	ldr	r3, [r7, #8]
 800912e:	440b      	add	r3, r1
 8009130:	3237      	adds	r2, #55	; 0x37
 8009132:	b2d2      	uxtb	r2, r2
 8009134:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	011b      	lsls	r3, r3, #4
 800913a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800913c:	7dfb      	ldrb	r3, [r7, #23]
 800913e:	005b      	lsls	r3, r3, #1
 8009140:	3301      	adds	r3, #1
 8009142:	68ba      	ldr	r2, [r7, #8]
 8009144:	4413      	add	r3, r2
 8009146:	2200      	movs	r2, #0
 8009148:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800914a:	7dfb      	ldrb	r3, [r7, #23]
 800914c:	3301      	adds	r3, #1
 800914e:	75fb      	strb	r3, [r7, #23]
 8009150:	7dfa      	ldrb	r2, [r7, #23]
 8009152:	79fb      	ldrb	r3, [r7, #7]
 8009154:	429a      	cmp	r2, r3
 8009156:	d3d3      	bcc.n	8009100 <IntToUnicode+0x18>
  }
}
 8009158:	bf00      	nop
 800915a:	bf00      	nop
 800915c:	371c      	adds	r7, #28
 800915e:	46bd      	mov	sp, r7
 8009160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009164:	4770      	bx	lr
	...

08009168 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b08a      	sub	sp, #40	; 0x28
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009170:	f107 0314 	add.w	r3, r7, #20
 8009174:	2200      	movs	r2, #0
 8009176:	601a      	str	r2, [r3, #0]
 8009178:	605a      	str	r2, [r3, #4]
 800917a:	609a      	str	r2, [r3, #8]
 800917c:	60da      	str	r2, [r3, #12]
 800917e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009188:	d13a      	bne.n	8009200 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800918a:	2300      	movs	r3, #0
 800918c:	613b      	str	r3, [r7, #16]
 800918e:	4b1e      	ldr	r3, [pc, #120]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 8009190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009192:	4a1d      	ldr	r2, [pc, #116]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 8009194:	f043 0301 	orr.w	r3, r3, #1
 8009198:	6313      	str	r3, [r2, #48]	; 0x30
 800919a:	4b1b      	ldr	r3, [pc, #108]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 800919c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800919e:	f003 0301 	and.w	r3, r3, #1
 80091a2:	613b      	str	r3, [r7, #16]
 80091a4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80091a6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80091aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091ac:	2302      	movs	r3, #2
 80091ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091b0:	2300      	movs	r3, #0
 80091b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80091b4:	2303      	movs	r3, #3
 80091b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80091b8:	230a      	movs	r3, #10
 80091ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091bc:	f107 0314 	add.w	r3, r7, #20
 80091c0:	4619      	mov	r1, r3
 80091c2:	4812      	ldr	r0, [pc, #72]	; (800920c <HAL_PCD_MspInit+0xa4>)
 80091c4:	f7f7 fe9c 	bl	8000f00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80091c8:	4b0f      	ldr	r3, [pc, #60]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 80091ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091cc:	4a0e      	ldr	r2, [pc, #56]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 80091ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091d2:	6353      	str	r3, [r2, #52]	; 0x34
 80091d4:	2300      	movs	r3, #0
 80091d6:	60fb      	str	r3, [r7, #12]
 80091d8:	4b0b      	ldr	r3, [pc, #44]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 80091da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091dc:	4a0a      	ldr	r2, [pc, #40]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 80091de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80091e2:	6453      	str	r3, [r2, #68]	; 0x44
 80091e4:	4b08      	ldr	r3, [pc, #32]	; (8009208 <HAL_PCD_MspInit+0xa0>)
 80091e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80091ec:	60fb      	str	r3, [r7, #12]
 80091ee:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80091f0:	2200      	movs	r2, #0
 80091f2:	2105      	movs	r1, #5
 80091f4:	2043      	movs	r0, #67	; 0x43
 80091f6:	f7f7 fe59 	bl	8000eac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80091fa:	2043      	movs	r0, #67	; 0x43
 80091fc:	f7f7 fe72 	bl	8000ee4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009200:	bf00      	nop
 8009202:	3728      	adds	r7, #40	; 0x28
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	40023800 	.word	0x40023800
 800920c:	40020000 	.word	0x40020000

08009210 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009210:	b580      	push	{r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009224:	4619      	mov	r1, r3
 8009226:	4610      	mov	r0, r2
 8009228:	f7fb fff6 	bl	8005218 <USBD_LL_SetupStage>
}
 800922c:	bf00      	nop
 800922e:	3708      	adds	r7, #8
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}

08009234 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009234:	b580      	push	{r7, lr}
 8009236:	b082      	sub	sp, #8
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
 800923c:	460b      	mov	r3, r1
 800923e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009246:	78fa      	ldrb	r2, [r7, #3]
 8009248:	6879      	ldr	r1, [r7, #4]
 800924a:	4613      	mov	r3, r2
 800924c:	00db      	lsls	r3, r3, #3
 800924e:	1a9b      	subs	r3, r3, r2
 8009250:	009b      	lsls	r3, r3, #2
 8009252:	440b      	add	r3, r1
 8009254:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009258:	681a      	ldr	r2, [r3, #0]
 800925a:	78fb      	ldrb	r3, [r7, #3]
 800925c:	4619      	mov	r1, r3
 800925e:	f7fc f830 	bl	80052c2 <USBD_LL_DataOutStage>
}
 8009262:	bf00      	nop
 8009264:	3708      	adds	r7, #8
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}

0800926a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800926a:	b580      	push	{r7, lr}
 800926c:	b082      	sub	sp, #8
 800926e:	af00      	add	r7, sp, #0
 8009270:	6078      	str	r0, [r7, #4]
 8009272:	460b      	mov	r3, r1
 8009274:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800927c:	78fa      	ldrb	r2, [r7, #3]
 800927e:	6879      	ldr	r1, [r7, #4]
 8009280:	4613      	mov	r3, r2
 8009282:	00db      	lsls	r3, r3, #3
 8009284:	1a9b      	subs	r3, r3, r2
 8009286:	009b      	lsls	r3, r3, #2
 8009288:	440b      	add	r3, r1
 800928a:	3348      	adds	r3, #72	; 0x48
 800928c:	681a      	ldr	r2, [r3, #0]
 800928e:	78fb      	ldrb	r3, [r7, #3]
 8009290:	4619      	mov	r1, r3
 8009292:	f7fc f879 	bl	8005388 <USBD_LL_DataInStage>
}
 8009296:	bf00      	nop
 8009298:	3708      	adds	r7, #8
 800929a:	46bd      	mov	sp, r7
 800929c:	bd80      	pop	{r7, pc}

0800929e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800929e:	b580      	push	{r7, lr}
 80092a0:	b082      	sub	sp, #8
 80092a2:	af00      	add	r7, sp, #0
 80092a4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80092ac:	4618      	mov	r0, r3
 80092ae:	f7fc f98d 	bl	80055cc <USBD_LL_SOF>
}
 80092b2:	bf00      	nop
 80092b4:	3708      	adds	r7, #8
 80092b6:	46bd      	mov	sp, r7
 80092b8:	bd80      	pop	{r7, pc}

080092ba <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092ba:	b580      	push	{r7, lr}
 80092bc:	b084      	sub	sp, #16
 80092be:	af00      	add	r7, sp, #0
 80092c0:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80092c2:	2301      	movs	r3, #1
 80092c4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	2b02      	cmp	r3, #2
 80092cc:	d001      	beq.n	80092d2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80092ce:	f7f7 fb4f 	bl	8000970 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80092d8:	7bfa      	ldrb	r2, [r7, #15]
 80092da:	4611      	mov	r1, r2
 80092dc:	4618      	mov	r0, r3
 80092de:	f7fc f937 	bl	8005550 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80092e8:	4618      	mov	r0, r3
 80092ea:	f7fc f8e3 	bl	80054b4 <USBD_LL_Reset>
}
 80092ee:	bf00      	nop
 80092f0:	3710      	adds	r7, #16
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}
	...

080092f8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009306:	4618      	mov	r0, r3
 8009308:	f7fc f932 	bl	8005570 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	6812      	ldr	r2, [r2, #0]
 800931a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800931e:	f043 0301 	orr.w	r3, r3, #1
 8009322:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	6a1b      	ldr	r3, [r3, #32]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d005      	beq.n	8009338 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800932c:	4b04      	ldr	r3, [pc, #16]	; (8009340 <HAL_PCD_SuspendCallback+0x48>)
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	4a03      	ldr	r2, [pc, #12]	; (8009340 <HAL_PCD_SuspendCallback+0x48>)
 8009332:	f043 0306 	orr.w	r3, r3, #6
 8009336:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009338:	bf00      	nop
 800933a:	3708      	adds	r7, #8
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}
 8009340:	e000ed00 	.word	0xe000ed00

08009344 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b082      	sub	sp, #8
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009352:	4618      	mov	r0, r3
 8009354:	f7fc f922 	bl	800559c <USBD_LL_Resume>
}
 8009358:	bf00      	nop
 800935a:	3708      	adds	r7, #8
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	460b      	mov	r3, r1
 800936a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009372:	78fa      	ldrb	r2, [r7, #3]
 8009374:	4611      	mov	r1, r2
 8009376:	4618      	mov	r0, r3
 8009378:	f7fc f970 	bl	800565c <USBD_LL_IsoOUTIncomplete>
}
 800937c:	bf00      	nop
 800937e:	3708      	adds	r7, #8
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b082      	sub	sp, #8
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	460b      	mov	r3, r1
 800938e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009396:	78fa      	ldrb	r2, [r7, #3]
 8009398:	4611      	mov	r1, r2
 800939a:	4618      	mov	r0, r3
 800939c:	f7fc f938 	bl	8005610 <USBD_LL_IsoINIncomplete>
}
 80093a0:	bf00      	nop
 80093a2:	3708      	adds	r7, #8
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80093b6:	4618      	mov	r0, r3
 80093b8:	f7fc f976 	bl	80056a8 <USBD_LL_DevConnected>
}
 80093bc:	bf00      	nop
 80093be:	3708      	adds	r7, #8
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b082      	sub	sp, #8
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7fc f973 	bl	80056be <USBD_LL_DevDisconnected>
}
 80093d8:	bf00      	nop
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}

080093e0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b082      	sub	sp, #8
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	781b      	ldrb	r3, [r3, #0]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d13c      	bne.n	800946a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80093f0:	4a20      	ldr	r2, [pc, #128]	; (8009474 <USBD_LL_Init+0x94>)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	4a1e      	ldr	r2, [pc, #120]	; (8009474 <USBD_LL_Init+0x94>)
 80093fc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009400:	4b1c      	ldr	r3, [pc, #112]	; (8009474 <USBD_LL_Init+0x94>)
 8009402:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009406:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009408:	4b1a      	ldr	r3, [pc, #104]	; (8009474 <USBD_LL_Init+0x94>)
 800940a:	2204      	movs	r2, #4
 800940c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800940e:	4b19      	ldr	r3, [pc, #100]	; (8009474 <USBD_LL_Init+0x94>)
 8009410:	2202      	movs	r2, #2
 8009412:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009414:	4b17      	ldr	r3, [pc, #92]	; (8009474 <USBD_LL_Init+0x94>)
 8009416:	2200      	movs	r2, #0
 8009418:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800941a:	4b16      	ldr	r3, [pc, #88]	; (8009474 <USBD_LL_Init+0x94>)
 800941c:	2202      	movs	r2, #2
 800941e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009420:	4b14      	ldr	r3, [pc, #80]	; (8009474 <USBD_LL_Init+0x94>)
 8009422:	2200      	movs	r2, #0
 8009424:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009426:	4b13      	ldr	r3, [pc, #76]	; (8009474 <USBD_LL_Init+0x94>)
 8009428:	2200      	movs	r2, #0
 800942a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800942c:	4b11      	ldr	r3, [pc, #68]	; (8009474 <USBD_LL_Init+0x94>)
 800942e:	2200      	movs	r2, #0
 8009430:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009432:	4b10      	ldr	r3, [pc, #64]	; (8009474 <USBD_LL_Init+0x94>)
 8009434:	2200      	movs	r2, #0
 8009436:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009438:	4b0e      	ldr	r3, [pc, #56]	; (8009474 <USBD_LL_Init+0x94>)
 800943a:	2200      	movs	r2, #0
 800943c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800943e:	480d      	ldr	r0, [pc, #52]	; (8009474 <USBD_LL_Init+0x94>)
 8009440:	f7f7 ff2e 	bl	80012a0 <HAL_PCD_Init>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d001      	beq.n	800944e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800944a:	f7f7 fa91 	bl	8000970 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800944e:	2180      	movs	r1, #128	; 0x80
 8009450:	4808      	ldr	r0, [pc, #32]	; (8009474 <USBD_LL_Init+0x94>)
 8009452:	f7f9 f88c 	bl	800256e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009456:	2240      	movs	r2, #64	; 0x40
 8009458:	2100      	movs	r1, #0
 800945a:	4806      	ldr	r0, [pc, #24]	; (8009474 <USBD_LL_Init+0x94>)
 800945c:	f7f9 f840 	bl	80024e0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009460:	2280      	movs	r2, #128	; 0x80
 8009462:	2101      	movs	r1, #1
 8009464:	4803      	ldr	r0, [pc, #12]	; (8009474 <USBD_LL_Init+0x94>)
 8009466:	f7f9 f83b 	bl	80024e0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800946a:	2300      	movs	r3, #0
}
 800946c:	4618      	mov	r0, r3
 800946e:	3708      	adds	r7, #8
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}
 8009474:	20005748 	.word	0x20005748

08009478 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009480:	2300      	movs	r3, #0
 8009482:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009484:	2300      	movs	r3, #0
 8009486:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800948e:	4618      	mov	r0, r3
 8009490:	f7f8 f823 	bl	80014da <HAL_PCD_Start>
 8009494:	4603      	mov	r3, r0
 8009496:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009498:	7bfb      	ldrb	r3, [r7, #15]
 800949a:	4618      	mov	r0, r3
 800949c:	f000 f942 	bl	8009724 <USBD_Get_USB_Status>
 80094a0:	4603      	mov	r3, r0
 80094a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3710      	adds	r7, #16
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b084      	sub	sp, #16
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	6078      	str	r0, [r7, #4]
 80094b6:	4608      	mov	r0, r1
 80094b8:	4611      	mov	r1, r2
 80094ba:	461a      	mov	r2, r3
 80094bc:	4603      	mov	r3, r0
 80094be:	70fb      	strb	r3, [r7, #3]
 80094c0:	460b      	mov	r3, r1
 80094c2:	70bb      	strb	r3, [r7, #2]
 80094c4:	4613      	mov	r3, r2
 80094c6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094c8:	2300      	movs	r3, #0
 80094ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094cc:	2300      	movs	r3, #0
 80094ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80094d6:	78bb      	ldrb	r3, [r7, #2]
 80094d8:	883a      	ldrh	r2, [r7, #0]
 80094da:	78f9      	ldrb	r1, [r7, #3]
 80094dc:	f7f8 fc07 	bl	8001cee <HAL_PCD_EP_Open>
 80094e0:	4603      	mov	r3, r0
 80094e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094e4:	7bfb      	ldrb	r3, [r7, #15]
 80094e6:	4618      	mov	r0, r3
 80094e8:	f000 f91c 	bl	8009724 <USBD_Get_USB_Status>
 80094ec:	4603      	mov	r3, r0
 80094ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80094f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	3710      	adds	r7, #16
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bd80      	pop	{r7, pc}

080094fa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80094fa:	b580      	push	{r7, lr}
 80094fc:	b084      	sub	sp, #16
 80094fe:	af00      	add	r7, sp, #0
 8009500:	6078      	str	r0, [r7, #4]
 8009502:	460b      	mov	r3, r1
 8009504:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009506:	2300      	movs	r3, #0
 8009508:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800950a:	2300      	movs	r3, #0
 800950c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009514:	78fa      	ldrb	r2, [r7, #3]
 8009516:	4611      	mov	r1, r2
 8009518:	4618      	mov	r0, r3
 800951a:	f7f8 fc50 	bl	8001dbe <HAL_PCD_EP_Close>
 800951e:	4603      	mov	r3, r0
 8009520:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009522:	7bfb      	ldrb	r3, [r7, #15]
 8009524:	4618      	mov	r0, r3
 8009526:	f000 f8fd 	bl	8009724 <USBD_Get_USB_Status>
 800952a:	4603      	mov	r3, r0
 800952c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800952e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b084      	sub	sp, #16
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
 8009540:	460b      	mov	r3, r1
 8009542:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009544:	2300      	movs	r3, #0
 8009546:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009548:	2300      	movs	r3, #0
 800954a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009552:	78fa      	ldrb	r2, [r7, #3]
 8009554:	4611      	mov	r1, r2
 8009556:	4618      	mov	r0, r3
 8009558:	f7f8 fd28 	bl	8001fac <HAL_PCD_EP_SetStall>
 800955c:	4603      	mov	r3, r0
 800955e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009560:	7bfb      	ldrb	r3, [r7, #15]
 8009562:	4618      	mov	r0, r3
 8009564:	f000 f8de 	bl	8009724 <USBD_Get_USB_Status>
 8009568:	4603      	mov	r3, r0
 800956a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800956c:	7bbb      	ldrb	r3, [r7, #14]
}
 800956e:	4618      	mov	r0, r3
 8009570:	3710      	adds	r7, #16
 8009572:	46bd      	mov	sp, r7
 8009574:	bd80      	pop	{r7, pc}

08009576 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009576:	b580      	push	{r7, lr}
 8009578:	b084      	sub	sp, #16
 800957a:	af00      	add	r7, sp, #0
 800957c:	6078      	str	r0, [r7, #4]
 800957e:	460b      	mov	r3, r1
 8009580:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009582:	2300      	movs	r3, #0
 8009584:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009586:	2300      	movs	r3, #0
 8009588:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009590:	78fa      	ldrb	r2, [r7, #3]
 8009592:	4611      	mov	r1, r2
 8009594:	4618      	mov	r0, r3
 8009596:	f7f8 fd6d 	bl	8002074 <HAL_PCD_EP_ClrStall>
 800959a:	4603      	mov	r3, r0
 800959c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800959e:	7bfb      	ldrb	r3, [r7, #15]
 80095a0:	4618      	mov	r0, r3
 80095a2:	f000 f8bf 	bl	8009724 <USBD_Get_USB_Status>
 80095a6:	4603      	mov	r3, r0
 80095a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3710      	adds	r7, #16
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b085      	sub	sp, #20
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
 80095bc:	460b      	mov	r3, r1
 80095be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80095c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80095c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	da0b      	bge.n	80095e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80095d0:	78fb      	ldrb	r3, [r7, #3]
 80095d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80095d6:	68f9      	ldr	r1, [r7, #12]
 80095d8:	4613      	mov	r3, r2
 80095da:	00db      	lsls	r3, r3, #3
 80095dc:	1a9b      	subs	r3, r3, r2
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	440b      	add	r3, r1
 80095e2:	333e      	adds	r3, #62	; 0x3e
 80095e4:	781b      	ldrb	r3, [r3, #0]
 80095e6:	e00b      	b.n	8009600 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80095e8:	78fb      	ldrb	r3, [r7, #3]
 80095ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80095ee:	68f9      	ldr	r1, [r7, #12]
 80095f0:	4613      	mov	r3, r2
 80095f2:	00db      	lsls	r3, r3, #3
 80095f4:	1a9b      	subs	r3, r3, r2
 80095f6:	009b      	lsls	r3, r3, #2
 80095f8:	440b      	add	r3, r1
 80095fa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80095fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009600:	4618      	mov	r0, r3
 8009602:	3714      	adds	r7, #20
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr

0800960c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b084      	sub	sp, #16
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
 8009614:	460b      	mov	r3, r1
 8009616:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009618:	2300      	movs	r3, #0
 800961a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800961c:	2300      	movs	r3, #0
 800961e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009626:	78fa      	ldrb	r2, [r7, #3]
 8009628:	4611      	mov	r1, r2
 800962a:	4618      	mov	r0, r3
 800962c:	f7f8 fb3a 	bl	8001ca4 <HAL_PCD_SetAddress>
 8009630:	4603      	mov	r3, r0
 8009632:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009634:	7bfb      	ldrb	r3, [r7, #15]
 8009636:	4618      	mov	r0, r3
 8009638:	f000 f874 	bl	8009724 <USBD_Get_USB_Status>
 800963c:	4603      	mov	r3, r0
 800963e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009640:	7bbb      	ldrb	r3, [r7, #14]
}
 8009642:	4618      	mov	r0, r3
 8009644:	3710      	adds	r7, #16
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}

0800964a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800964a:	b580      	push	{r7, lr}
 800964c:	b086      	sub	sp, #24
 800964e:	af00      	add	r7, sp, #0
 8009650:	60f8      	str	r0, [r7, #12]
 8009652:	607a      	str	r2, [r7, #4]
 8009654:	603b      	str	r3, [r7, #0]
 8009656:	460b      	mov	r3, r1
 8009658:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800965a:	2300      	movs	r3, #0
 800965c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800965e:	2300      	movs	r3, #0
 8009660:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009668:	7af9      	ldrb	r1, [r7, #11]
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	687a      	ldr	r2, [r7, #4]
 800966e:	f7f8 fc53 	bl	8001f18 <HAL_PCD_EP_Transmit>
 8009672:	4603      	mov	r3, r0
 8009674:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009676:	7dfb      	ldrb	r3, [r7, #23]
 8009678:	4618      	mov	r0, r3
 800967a:	f000 f853 	bl	8009724 <USBD_Get_USB_Status>
 800967e:	4603      	mov	r3, r0
 8009680:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009682:	7dbb      	ldrb	r3, [r7, #22]
}
 8009684:	4618      	mov	r0, r3
 8009686:	3718      	adds	r7, #24
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b086      	sub	sp, #24
 8009690:	af00      	add	r7, sp, #0
 8009692:	60f8      	str	r0, [r7, #12]
 8009694:	607a      	str	r2, [r7, #4]
 8009696:	603b      	str	r3, [r7, #0]
 8009698:	460b      	mov	r3, r1
 800969a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800969c:	2300      	movs	r3, #0
 800969e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096a0:	2300      	movs	r3, #0
 80096a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80096aa:	7af9      	ldrb	r1, [r7, #11]
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	f7f8 fbcf 	bl	8001e52 <HAL_PCD_EP_Receive>
 80096b4:	4603      	mov	r3, r0
 80096b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096b8:	7dfb      	ldrb	r3, [r7, #23]
 80096ba:	4618      	mov	r0, r3
 80096bc:	f000 f832 	bl	8009724 <USBD_Get_USB_Status>
 80096c0:	4603      	mov	r3, r0
 80096c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80096c4:	7dbb      	ldrb	r3, [r7, #22]
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3718      	adds	r7, #24
 80096ca:	46bd      	mov	sp, r7
 80096cc:	bd80      	pop	{r7, pc}

080096ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80096ce:	b580      	push	{r7, lr}
 80096d0:	b082      	sub	sp, #8
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
 80096d6:	460b      	mov	r3, r1
 80096d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80096e0:	78fa      	ldrb	r2, [r7, #3]
 80096e2:	4611      	mov	r1, r2
 80096e4:	4618      	mov	r0, r3
 80096e6:	f7f8 fbff 	bl	8001ee8 <HAL_PCD_EP_GetRxCount>
 80096ea:	4603      	mov	r3, r0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3708      	adds	r7, #8
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}

080096f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b083      	sub	sp, #12
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80096fc:	4b03      	ldr	r3, [pc, #12]	; (800970c <USBD_static_malloc+0x18>)
}
 80096fe:	4618      	mov	r0, r3
 8009700:	370c      	adds	r7, #12
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	20005b50 	.word	0x20005b50

08009710 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009710:	b480      	push	{r7}
 8009712:	b083      	sub	sp, #12
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]

}
 8009718:	bf00      	nop
 800971a:	370c      	adds	r7, #12
 800971c:	46bd      	mov	sp, r7
 800971e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009722:	4770      	bx	lr

08009724 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009724:	b480      	push	{r7}
 8009726:	b085      	sub	sp, #20
 8009728:	af00      	add	r7, sp, #0
 800972a:	4603      	mov	r3, r0
 800972c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800972e:	2300      	movs	r3, #0
 8009730:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009732:	79fb      	ldrb	r3, [r7, #7]
 8009734:	2b03      	cmp	r3, #3
 8009736:	d817      	bhi.n	8009768 <USBD_Get_USB_Status+0x44>
 8009738:	a201      	add	r2, pc, #4	; (adr r2, 8009740 <USBD_Get_USB_Status+0x1c>)
 800973a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800973e:	bf00      	nop
 8009740:	08009751 	.word	0x08009751
 8009744:	08009757 	.word	0x08009757
 8009748:	0800975d 	.word	0x0800975d
 800974c:	08009763 	.word	0x08009763
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009750:	2300      	movs	r3, #0
 8009752:	73fb      	strb	r3, [r7, #15]
    break;
 8009754:	e00b      	b.n	800976e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009756:	2303      	movs	r3, #3
 8009758:	73fb      	strb	r3, [r7, #15]
    break;
 800975a:	e008      	b.n	800976e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800975c:	2301      	movs	r3, #1
 800975e:	73fb      	strb	r3, [r7, #15]
    break;
 8009760:	e005      	b.n	800976e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009762:	2303      	movs	r3, #3
 8009764:	73fb      	strb	r3, [r7, #15]
    break;
 8009766:	e002      	b.n	800976e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009768:	2303      	movs	r3, #3
 800976a:	73fb      	strb	r3, [r7, #15]
    break;
 800976c:	bf00      	nop
  }
  return usb_status;
 800976e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3714      	adds	r7, #20
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <__errno>:
 800977c:	4b01      	ldr	r3, [pc, #4]	; (8009784 <__errno+0x8>)
 800977e:	6818      	ldr	r0, [r3, #0]
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	20000184 	.word	0x20000184

08009788 <std>:
 8009788:	2300      	movs	r3, #0
 800978a:	b510      	push	{r4, lr}
 800978c:	4604      	mov	r4, r0
 800978e:	e9c0 3300 	strd	r3, r3, [r0]
 8009792:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009796:	6083      	str	r3, [r0, #8]
 8009798:	8181      	strh	r1, [r0, #12]
 800979a:	6643      	str	r3, [r0, #100]	; 0x64
 800979c:	81c2      	strh	r2, [r0, #14]
 800979e:	6183      	str	r3, [r0, #24]
 80097a0:	4619      	mov	r1, r3
 80097a2:	2208      	movs	r2, #8
 80097a4:	305c      	adds	r0, #92	; 0x5c
 80097a6:	f000 f91a 	bl	80099de <memset>
 80097aa:	4b05      	ldr	r3, [pc, #20]	; (80097c0 <std+0x38>)
 80097ac:	6263      	str	r3, [r4, #36]	; 0x24
 80097ae:	4b05      	ldr	r3, [pc, #20]	; (80097c4 <std+0x3c>)
 80097b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80097b2:	4b05      	ldr	r3, [pc, #20]	; (80097c8 <std+0x40>)
 80097b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80097b6:	4b05      	ldr	r3, [pc, #20]	; (80097cc <std+0x44>)
 80097b8:	6224      	str	r4, [r4, #32]
 80097ba:	6323      	str	r3, [r4, #48]	; 0x30
 80097bc:	bd10      	pop	{r4, pc}
 80097be:	bf00      	nop
 80097c0:	08009c69 	.word	0x08009c69
 80097c4:	08009c8b 	.word	0x08009c8b
 80097c8:	08009cc3 	.word	0x08009cc3
 80097cc:	08009ce7 	.word	0x08009ce7

080097d0 <_cleanup_r>:
 80097d0:	4901      	ldr	r1, [pc, #4]	; (80097d8 <_cleanup_r+0x8>)
 80097d2:	f000 b8af 	b.w	8009934 <_fwalk_reent>
 80097d6:	bf00      	nop
 80097d8:	08009e41 	.word	0x08009e41

080097dc <__sfmoreglue>:
 80097dc:	b570      	push	{r4, r5, r6, lr}
 80097de:	2268      	movs	r2, #104	; 0x68
 80097e0:	1e4d      	subs	r5, r1, #1
 80097e2:	4355      	muls	r5, r2
 80097e4:	460e      	mov	r6, r1
 80097e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80097ea:	f000 f921 	bl	8009a30 <_malloc_r>
 80097ee:	4604      	mov	r4, r0
 80097f0:	b140      	cbz	r0, 8009804 <__sfmoreglue+0x28>
 80097f2:	2100      	movs	r1, #0
 80097f4:	e9c0 1600 	strd	r1, r6, [r0]
 80097f8:	300c      	adds	r0, #12
 80097fa:	60a0      	str	r0, [r4, #8]
 80097fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009800:	f000 f8ed 	bl	80099de <memset>
 8009804:	4620      	mov	r0, r4
 8009806:	bd70      	pop	{r4, r5, r6, pc}

08009808 <__sfp_lock_acquire>:
 8009808:	4801      	ldr	r0, [pc, #4]	; (8009810 <__sfp_lock_acquire+0x8>)
 800980a:	f000 b8d8 	b.w	80099be <__retarget_lock_acquire_recursive>
 800980e:	bf00      	nop
 8009810:	20005d71 	.word	0x20005d71

08009814 <__sfp_lock_release>:
 8009814:	4801      	ldr	r0, [pc, #4]	; (800981c <__sfp_lock_release+0x8>)
 8009816:	f000 b8d3 	b.w	80099c0 <__retarget_lock_release_recursive>
 800981a:	bf00      	nop
 800981c:	20005d71 	.word	0x20005d71

08009820 <__sinit_lock_acquire>:
 8009820:	4801      	ldr	r0, [pc, #4]	; (8009828 <__sinit_lock_acquire+0x8>)
 8009822:	f000 b8cc 	b.w	80099be <__retarget_lock_acquire_recursive>
 8009826:	bf00      	nop
 8009828:	20005d72 	.word	0x20005d72

0800982c <__sinit_lock_release>:
 800982c:	4801      	ldr	r0, [pc, #4]	; (8009834 <__sinit_lock_release+0x8>)
 800982e:	f000 b8c7 	b.w	80099c0 <__retarget_lock_release_recursive>
 8009832:	bf00      	nop
 8009834:	20005d72 	.word	0x20005d72

08009838 <__sinit>:
 8009838:	b510      	push	{r4, lr}
 800983a:	4604      	mov	r4, r0
 800983c:	f7ff fff0 	bl	8009820 <__sinit_lock_acquire>
 8009840:	69a3      	ldr	r3, [r4, #24]
 8009842:	b11b      	cbz	r3, 800984c <__sinit+0x14>
 8009844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009848:	f7ff bff0 	b.w	800982c <__sinit_lock_release>
 800984c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009850:	6523      	str	r3, [r4, #80]	; 0x50
 8009852:	4b13      	ldr	r3, [pc, #76]	; (80098a0 <__sinit+0x68>)
 8009854:	4a13      	ldr	r2, [pc, #76]	; (80098a4 <__sinit+0x6c>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	62a2      	str	r2, [r4, #40]	; 0x28
 800985a:	42a3      	cmp	r3, r4
 800985c:	bf04      	itt	eq
 800985e:	2301      	moveq	r3, #1
 8009860:	61a3      	streq	r3, [r4, #24]
 8009862:	4620      	mov	r0, r4
 8009864:	f000 f820 	bl	80098a8 <__sfp>
 8009868:	6060      	str	r0, [r4, #4]
 800986a:	4620      	mov	r0, r4
 800986c:	f000 f81c 	bl	80098a8 <__sfp>
 8009870:	60a0      	str	r0, [r4, #8]
 8009872:	4620      	mov	r0, r4
 8009874:	f000 f818 	bl	80098a8 <__sfp>
 8009878:	2200      	movs	r2, #0
 800987a:	60e0      	str	r0, [r4, #12]
 800987c:	2104      	movs	r1, #4
 800987e:	6860      	ldr	r0, [r4, #4]
 8009880:	f7ff ff82 	bl	8009788 <std>
 8009884:	68a0      	ldr	r0, [r4, #8]
 8009886:	2201      	movs	r2, #1
 8009888:	2109      	movs	r1, #9
 800988a:	f7ff ff7d 	bl	8009788 <std>
 800988e:	68e0      	ldr	r0, [r4, #12]
 8009890:	2202      	movs	r2, #2
 8009892:	2112      	movs	r1, #18
 8009894:	f7ff ff78 	bl	8009788 <std>
 8009898:	2301      	movs	r3, #1
 800989a:	61a3      	str	r3, [r4, #24]
 800989c:	e7d2      	b.n	8009844 <__sinit+0xc>
 800989e:	bf00      	nop
 80098a0:	0800aa0c 	.word	0x0800aa0c
 80098a4:	080097d1 	.word	0x080097d1

080098a8 <__sfp>:
 80098a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098aa:	4607      	mov	r7, r0
 80098ac:	f7ff ffac 	bl	8009808 <__sfp_lock_acquire>
 80098b0:	4b1e      	ldr	r3, [pc, #120]	; (800992c <__sfp+0x84>)
 80098b2:	681e      	ldr	r6, [r3, #0]
 80098b4:	69b3      	ldr	r3, [r6, #24]
 80098b6:	b913      	cbnz	r3, 80098be <__sfp+0x16>
 80098b8:	4630      	mov	r0, r6
 80098ba:	f7ff ffbd 	bl	8009838 <__sinit>
 80098be:	3648      	adds	r6, #72	; 0x48
 80098c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80098c4:	3b01      	subs	r3, #1
 80098c6:	d503      	bpl.n	80098d0 <__sfp+0x28>
 80098c8:	6833      	ldr	r3, [r6, #0]
 80098ca:	b30b      	cbz	r3, 8009910 <__sfp+0x68>
 80098cc:	6836      	ldr	r6, [r6, #0]
 80098ce:	e7f7      	b.n	80098c0 <__sfp+0x18>
 80098d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80098d4:	b9d5      	cbnz	r5, 800990c <__sfp+0x64>
 80098d6:	4b16      	ldr	r3, [pc, #88]	; (8009930 <__sfp+0x88>)
 80098d8:	60e3      	str	r3, [r4, #12]
 80098da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80098de:	6665      	str	r5, [r4, #100]	; 0x64
 80098e0:	f000 f86c 	bl	80099bc <__retarget_lock_init_recursive>
 80098e4:	f7ff ff96 	bl	8009814 <__sfp_lock_release>
 80098e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80098ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80098f0:	6025      	str	r5, [r4, #0]
 80098f2:	61a5      	str	r5, [r4, #24]
 80098f4:	2208      	movs	r2, #8
 80098f6:	4629      	mov	r1, r5
 80098f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80098fc:	f000 f86f 	bl	80099de <memset>
 8009900:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009904:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009908:	4620      	mov	r0, r4
 800990a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800990c:	3468      	adds	r4, #104	; 0x68
 800990e:	e7d9      	b.n	80098c4 <__sfp+0x1c>
 8009910:	2104      	movs	r1, #4
 8009912:	4638      	mov	r0, r7
 8009914:	f7ff ff62 	bl	80097dc <__sfmoreglue>
 8009918:	4604      	mov	r4, r0
 800991a:	6030      	str	r0, [r6, #0]
 800991c:	2800      	cmp	r0, #0
 800991e:	d1d5      	bne.n	80098cc <__sfp+0x24>
 8009920:	f7ff ff78 	bl	8009814 <__sfp_lock_release>
 8009924:	230c      	movs	r3, #12
 8009926:	603b      	str	r3, [r7, #0]
 8009928:	e7ee      	b.n	8009908 <__sfp+0x60>
 800992a:	bf00      	nop
 800992c:	0800aa0c 	.word	0x0800aa0c
 8009930:	ffff0001 	.word	0xffff0001

08009934 <_fwalk_reent>:
 8009934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009938:	4606      	mov	r6, r0
 800993a:	4688      	mov	r8, r1
 800993c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009940:	2700      	movs	r7, #0
 8009942:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009946:	f1b9 0901 	subs.w	r9, r9, #1
 800994a:	d505      	bpl.n	8009958 <_fwalk_reent+0x24>
 800994c:	6824      	ldr	r4, [r4, #0]
 800994e:	2c00      	cmp	r4, #0
 8009950:	d1f7      	bne.n	8009942 <_fwalk_reent+0xe>
 8009952:	4638      	mov	r0, r7
 8009954:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009958:	89ab      	ldrh	r3, [r5, #12]
 800995a:	2b01      	cmp	r3, #1
 800995c:	d907      	bls.n	800996e <_fwalk_reent+0x3a>
 800995e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009962:	3301      	adds	r3, #1
 8009964:	d003      	beq.n	800996e <_fwalk_reent+0x3a>
 8009966:	4629      	mov	r1, r5
 8009968:	4630      	mov	r0, r6
 800996a:	47c0      	blx	r8
 800996c:	4307      	orrs	r7, r0
 800996e:	3568      	adds	r5, #104	; 0x68
 8009970:	e7e9      	b.n	8009946 <_fwalk_reent+0x12>
	...

08009974 <__libc_init_array>:
 8009974:	b570      	push	{r4, r5, r6, lr}
 8009976:	4d0d      	ldr	r5, [pc, #52]	; (80099ac <__libc_init_array+0x38>)
 8009978:	4c0d      	ldr	r4, [pc, #52]	; (80099b0 <__libc_init_array+0x3c>)
 800997a:	1b64      	subs	r4, r4, r5
 800997c:	10a4      	asrs	r4, r4, #2
 800997e:	2600      	movs	r6, #0
 8009980:	42a6      	cmp	r6, r4
 8009982:	d109      	bne.n	8009998 <__libc_init_array+0x24>
 8009984:	4d0b      	ldr	r5, [pc, #44]	; (80099b4 <__libc_init_array+0x40>)
 8009986:	4c0c      	ldr	r4, [pc, #48]	; (80099b8 <__libc_init_array+0x44>)
 8009988:	f000 ff90 	bl	800a8ac <_init>
 800998c:	1b64      	subs	r4, r4, r5
 800998e:	10a4      	asrs	r4, r4, #2
 8009990:	2600      	movs	r6, #0
 8009992:	42a6      	cmp	r6, r4
 8009994:	d105      	bne.n	80099a2 <__libc_init_array+0x2e>
 8009996:	bd70      	pop	{r4, r5, r6, pc}
 8009998:	f855 3b04 	ldr.w	r3, [r5], #4
 800999c:	4798      	blx	r3
 800999e:	3601      	adds	r6, #1
 80099a0:	e7ee      	b.n	8009980 <__libc_init_array+0xc>
 80099a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80099a6:	4798      	blx	r3
 80099a8:	3601      	adds	r6, #1
 80099aa:	e7f2      	b.n	8009992 <__libc_init_array+0x1e>
 80099ac:	0800aa4c 	.word	0x0800aa4c
 80099b0:	0800aa4c 	.word	0x0800aa4c
 80099b4:	0800aa4c 	.word	0x0800aa4c
 80099b8:	0800aa50 	.word	0x0800aa50

080099bc <__retarget_lock_init_recursive>:
 80099bc:	4770      	bx	lr

080099be <__retarget_lock_acquire_recursive>:
 80099be:	4770      	bx	lr

080099c0 <__retarget_lock_release_recursive>:
 80099c0:	4770      	bx	lr

080099c2 <memcpy>:
 80099c2:	440a      	add	r2, r1
 80099c4:	4291      	cmp	r1, r2
 80099c6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80099ca:	d100      	bne.n	80099ce <memcpy+0xc>
 80099cc:	4770      	bx	lr
 80099ce:	b510      	push	{r4, lr}
 80099d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099d8:	4291      	cmp	r1, r2
 80099da:	d1f9      	bne.n	80099d0 <memcpy+0xe>
 80099dc:	bd10      	pop	{r4, pc}

080099de <memset>:
 80099de:	4402      	add	r2, r0
 80099e0:	4603      	mov	r3, r0
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d100      	bne.n	80099e8 <memset+0xa>
 80099e6:	4770      	bx	lr
 80099e8:	f803 1b01 	strb.w	r1, [r3], #1
 80099ec:	e7f9      	b.n	80099e2 <memset+0x4>
	...

080099f0 <sbrk_aligned>:
 80099f0:	b570      	push	{r4, r5, r6, lr}
 80099f2:	4e0e      	ldr	r6, [pc, #56]	; (8009a2c <sbrk_aligned+0x3c>)
 80099f4:	460c      	mov	r4, r1
 80099f6:	6831      	ldr	r1, [r6, #0]
 80099f8:	4605      	mov	r5, r0
 80099fa:	b911      	cbnz	r1, 8009a02 <sbrk_aligned+0x12>
 80099fc:	f000 f924 	bl	8009c48 <_sbrk_r>
 8009a00:	6030      	str	r0, [r6, #0]
 8009a02:	4621      	mov	r1, r4
 8009a04:	4628      	mov	r0, r5
 8009a06:	f000 f91f 	bl	8009c48 <_sbrk_r>
 8009a0a:	1c43      	adds	r3, r0, #1
 8009a0c:	d00a      	beq.n	8009a24 <sbrk_aligned+0x34>
 8009a0e:	1cc4      	adds	r4, r0, #3
 8009a10:	f024 0403 	bic.w	r4, r4, #3
 8009a14:	42a0      	cmp	r0, r4
 8009a16:	d007      	beq.n	8009a28 <sbrk_aligned+0x38>
 8009a18:	1a21      	subs	r1, r4, r0
 8009a1a:	4628      	mov	r0, r5
 8009a1c:	f000 f914 	bl	8009c48 <_sbrk_r>
 8009a20:	3001      	adds	r0, #1
 8009a22:	d101      	bne.n	8009a28 <sbrk_aligned+0x38>
 8009a24:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009a28:	4620      	mov	r0, r4
 8009a2a:	bd70      	pop	{r4, r5, r6, pc}
 8009a2c:	20005d78 	.word	0x20005d78

08009a30 <_malloc_r>:
 8009a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a34:	1ccd      	adds	r5, r1, #3
 8009a36:	f025 0503 	bic.w	r5, r5, #3
 8009a3a:	3508      	adds	r5, #8
 8009a3c:	2d0c      	cmp	r5, #12
 8009a3e:	bf38      	it	cc
 8009a40:	250c      	movcc	r5, #12
 8009a42:	2d00      	cmp	r5, #0
 8009a44:	4607      	mov	r7, r0
 8009a46:	db01      	blt.n	8009a4c <_malloc_r+0x1c>
 8009a48:	42a9      	cmp	r1, r5
 8009a4a:	d905      	bls.n	8009a58 <_malloc_r+0x28>
 8009a4c:	230c      	movs	r3, #12
 8009a4e:	603b      	str	r3, [r7, #0]
 8009a50:	2600      	movs	r6, #0
 8009a52:	4630      	mov	r0, r6
 8009a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a58:	4e2e      	ldr	r6, [pc, #184]	; (8009b14 <_malloc_r+0xe4>)
 8009a5a:	f000 fa3f 	bl	8009edc <__malloc_lock>
 8009a5e:	6833      	ldr	r3, [r6, #0]
 8009a60:	461c      	mov	r4, r3
 8009a62:	bb34      	cbnz	r4, 8009ab2 <_malloc_r+0x82>
 8009a64:	4629      	mov	r1, r5
 8009a66:	4638      	mov	r0, r7
 8009a68:	f7ff ffc2 	bl	80099f0 <sbrk_aligned>
 8009a6c:	1c43      	adds	r3, r0, #1
 8009a6e:	4604      	mov	r4, r0
 8009a70:	d14d      	bne.n	8009b0e <_malloc_r+0xde>
 8009a72:	6834      	ldr	r4, [r6, #0]
 8009a74:	4626      	mov	r6, r4
 8009a76:	2e00      	cmp	r6, #0
 8009a78:	d140      	bne.n	8009afc <_malloc_r+0xcc>
 8009a7a:	6823      	ldr	r3, [r4, #0]
 8009a7c:	4631      	mov	r1, r6
 8009a7e:	4638      	mov	r0, r7
 8009a80:	eb04 0803 	add.w	r8, r4, r3
 8009a84:	f000 f8e0 	bl	8009c48 <_sbrk_r>
 8009a88:	4580      	cmp	r8, r0
 8009a8a:	d13a      	bne.n	8009b02 <_malloc_r+0xd2>
 8009a8c:	6821      	ldr	r1, [r4, #0]
 8009a8e:	3503      	adds	r5, #3
 8009a90:	1a6d      	subs	r5, r5, r1
 8009a92:	f025 0503 	bic.w	r5, r5, #3
 8009a96:	3508      	adds	r5, #8
 8009a98:	2d0c      	cmp	r5, #12
 8009a9a:	bf38      	it	cc
 8009a9c:	250c      	movcc	r5, #12
 8009a9e:	4629      	mov	r1, r5
 8009aa0:	4638      	mov	r0, r7
 8009aa2:	f7ff ffa5 	bl	80099f0 <sbrk_aligned>
 8009aa6:	3001      	adds	r0, #1
 8009aa8:	d02b      	beq.n	8009b02 <_malloc_r+0xd2>
 8009aaa:	6823      	ldr	r3, [r4, #0]
 8009aac:	442b      	add	r3, r5
 8009aae:	6023      	str	r3, [r4, #0]
 8009ab0:	e00e      	b.n	8009ad0 <_malloc_r+0xa0>
 8009ab2:	6822      	ldr	r2, [r4, #0]
 8009ab4:	1b52      	subs	r2, r2, r5
 8009ab6:	d41e      	bmi.n	8009af6 <_malloc_r+0xc6>
 8009ab8:	2a0b      	cmp	r2, #11
 8009aba:	d916      	bls.n	8009aea <_malloc_r+0xba>
 8009abc:	1961      	adds	r1, r4, r5
 8009abe:	42a3      	cmp	r3, r4
 8009ac0:	6025      	str	r5, [r4, #0]
 8009ac2:	bf18      	it	ne
 8009ac4:	6059      	strne	r1, [r3, #4]
 8009ac6:	6863      	ldr	r3, [r4, #4]
 8009ac8:	bf08      	it	eq
 8009aca:	6031      	streq	r1, [r6, #0]
 8009acc:	5162      	str	r2, [r4, r5]
 8009ace:	604b      	str	r3, [r1, #4]
 8009ad0:	4638      	mov	r0, r7
 8009ad2:	f104 060b 	add.w	r6, r4, #11
 8009ad6:	f000 fa07 	bl	8009ee8 <__malloc_unlock>
 8009ada:	f026 0607 	bic.w	r6, r6, #7
 8009ade:	1d23      	adds	r3, r4, #4
 8009ae0:	1af2      	subs	r2, r6, r3
 8009ae2:	d0b6      	beq.n	8009a52 <_malloc_r+0x22>
 8009ae4:	1b9b      	subs	r3, r3, r6
 8009ae6:	50a3      	str	r3, [r4, r2]
 8009ae8:	e7b3      	b.n	8009a52 <_malloc_r+0x22>
 8009aea:	6862      	ldr	r2, [r4, #4]
 8009aec:	42a3      	cmp	r3, r4
 8009aee:	bf0c      	ite	eq
 8009af0:	6032      	streq	r2, [r6, #0]
 8009af2:	605a      	strne	r2, [r3, #4]
 8009af4:	e7ec      	b.n	8009ad0 <_malloc_r+0xa0>
 8009af6:	4623      	mov	r3, r4
 8009af8:	6864      	ldr	r4, [r4, #4]
 8009afa:	e7b2      	b.n	8009a62 <_malloc_r+0x32>
 8009afc:	4634      	mov	r4, r6
 8009afe:	6876      	ldr	r6, [r6, #4]
 8009b00:	e7b9      	b.n	8009a76 <_malloc_r+0x46>
 8009b02:	230c      	movs	r3, #12
 8009b04:	603b      	str	r3, [r7, #0]
 8009b06:	4638      	mov	r0, r7
 8009b08:	f000 f9ee 	bl	8009ee8 <__malloc_unlock>
 8009b0c:	e7a1      	b.n	8009a52 <_malloc_r+0x22>
 8009b0e:	6025      	str	r5, [r4, #0]
 8009b10:	e7de      	b.n	8009ad0 <_malloc_r+0xa0>
 8009b12:	bf00      	nop
 8009b14:	20005d74 	.word	0x20005d74

08009b18 <iprintf>:
 8009b18:	b40f      	push	{r0, r1, r2, r3}
 8009b1a:	4b0a      	ldr	r3, [pc, #40]	; (8009b44 <iprintf+0x2c>)
 8009b1c:	b513      	push	{r0, r1, r4, lr}
 8009b1e:	681c      	ldr	r4, [r3, #0]
 8009b20:	b124      	cbz	r4, 8009b2c <iprintf+0x14>
 8009b22:	69a3      	ldr	r3, [r4, #24]
 8009b24:	b913      	cbnz	r3, 8009b2c <iprintf+0x14>
 8009b26:	4620      	mov	r0, r4
 8009b28:	f7ff fe86 	bl	8009838 <__sinit>
 8009b2c:	ab05      	add	r3, sp, #20
 8009b2e:	9a04      	ldr	r2, [sp, #16]
 8009b30:	68a1      	ldr	r1, [r4, #8]
 8009b32:	9301      	str	r3, [sp, #4]
 8009b34:	4620      	mov	r0, r4
 8009b36:	f000 fa53 	bl	8009fe0 <_vfiprintf_r>
 8009b3a:	b002      	add	sp, #8
 8009b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b40:	b004      	add	sp, #16
 8009b42:	4770      	bx	lr
 8009b44:	20000184 	.word	0x20000184

08009b48 <putchar>:
 8009b48:	4b09      	ldr	r3, [pc, #36]	; (8009b70 <putchar+0x28>)
 8009b4a:	b513      	push	{r0, r1, r4, lr}
 8009b4c:	681c      	ldr	r4, [r3, #0]
 8009b4e:	4601      	mov	r1, r0
 8009b50:	b134      	cbz	r4, 8009b60 <putchar+0x18>
 8009b52:	69a3      	ldr	r3, [r4, #24]
 8009b54:	b923      	cbnz	r3, 8009b60 <putchar+0x18>
 8009b56:	9001      	str	r0, [sp, #4]
 8009b58:	4620      	mov	r0, r4
 8009b5a:	f7ff fe6d 	bl	8009838 <__sinit>
 8009b5e:	9901      	ldr	r1, [sp, #4]
 8009b60:	68a2      	ldr	r2, [r4, #8]
 8009b62:	4620      	mov	r0, r4
 8009b64:	b002      	add	sp, #8
 8009b66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b6a:	f000 bcfd 	b.w	800a568 <_putc_r>
 8009b6e:	bf00      	nop
 8009b70:	20000184 	.word	0x20000184

08009b74 <cleanup_glue>:
 8009b74:	b538      	push	{r3, r4, r5, lr}
 8009b76:	460c      	mov	r4, r1
 8009b78:	6809      	ldr	r1, [r1, #0]
 8009b7a:	4605      	mov	r5, r0
 8009b7c:	b109      	cbz	r1, 8009b82 <cleanup_glue+0xe>
 8009b7e:	f7ff fff9 	bl	8009b74 <cleanup_glue>
 8009b82:	4621      	mov	r1, r4
 8009b84:	4628      	mov	r0, r5
 8009b86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b8a:	f000 b9b3 	b.w	8009ef4 <_free_r>
	...

08009b90 <_reclaim_reent>:
 8009b90:	4b2c      	ldr	r3, [pc, #176]	; (8009c44 <_reclaim_reent+0xb4>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4283      	cmp	r3, r0
 8009b96:	b570      	push	{r4, r5, r6, lr}
 8009b98:	4604      	mov	r4, r0
 8009b9a:	d051      	beq.n	8009c40 <_reclaim_reent+0xb0>
 8009b9c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8009b9e:	b143      	cbz	r3, 8009bb2 <_reclaim_reent+0x22>
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d14a      	bne.n	8009c3c <_reclaim_reent+0xac>
 8009ba6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ba8:	6819      	ldr	r1, [r3, #0]
 8009baa:	b111      	cbz	r1, 8009bb2 <_reclaim_reent+0x22>
 8009bac:	4620      	mov	r0, r4
 8009bae:	f000 f9a1 	bl	8009ef4 <_free_r>
 8009bb2:	6961      	ldr	r1, [r4, #20]
 8009bb4:	b111      	cbz	r1, 8009bbc <_reclaim_reent+0x2c>
 8009bb6:	4620      	mov	r0, r4
 8009bb8:	f000 f99c 	bl	8009ef4 <_free_r>
 8009bbc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009bbe:	b111      	cbz	r1, 8009bc6 <_reclaim_reent+0x36>
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	f000 f997 	bl	8009ef4 <_free_r>
 8009bc6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8009bc8:	b111      	cbz	r1, 8009bd0 <_reclaim_reent+0x40>
 8009bca:	4620      	mov	r0, r4
 8009bcc:	f000 f992 	bl	8009ef4 <_free_r>
 8009bd0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8009bd2:	b111      	cbz	r1, 8009bda <_reclaim_reent+0x4a>
 8009bd4:	4620      	mov	r0, r4
 8009bd6:	f000 f98d 	bl	8009ef4 <_free_r>
 8009bda:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8009bdc:	b111      	cbz	r1, 8009be4 <_reclaim_reent+0x54>
 8009bde:	4620      	mov	r0, r4
 8009be0:	f000 f988 	bl	8009ef4 <_free_r>
 8009be4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8009be6:	b111      	cbz	r1, 8009bee <_reclaim_reent+0x5e>
 8009be8:	4620      	mov	r0, r4
 8009bea:	f000 f983 	bl	8009ef4 <_free_r>
 8009bee:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8009bf0:	b111      	cbz	r1, 8009bf8 <_reclaim_reent+0x68>
 8009bf2:	4620      	mov	r0, r4
 8009bf4:	f000 f97e 	bl	8009ef4 <_free_r>
 8009bf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bfa:	b111      	cbz	r1, 8009c02 <_reclaim_reent+0x72>
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	f000 f979 	bl	8009ef4 <_free_r>
 8009c02:	69a3      	ldr	r3, [r4, #24]
 8009c04:	b1e3      	cbz	r3, 8009c40 <_reclaim_reent+0xb0>
 8009c06:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009c08:	4620      	mov	r0, r4
 8009c0a:	4798      	blx	r3
 8009c0c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8009c0e:	b1b9      	cbz	r1, 8009c40 <_reclaim_reent+0xb0>
 8009c10:	4620      	mov	r0, r4
 8009c12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009c16:	f7ff bfad 	b.w	8009b74 <cleanup_glue>
 8009c1a:	5949      	ldr	r1, [r1, r5]
 8009c1c:	b941      	cbnz	r1, 8009c30 <_reclaim_reent+0xa0>
 8009c1e:	3504      	adds	r5, #4
 8009c20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c22:	2d80      	cmp	r5, #128	; 0x80
 8009c24:	68d9      	ldr	r1, [r3, #12]
 8009c26:	d1f8      	bne.n	8009c1a <_reclaim_reent+0x8a>
 8009c28:	4620      	mov	r0, r4
 8009c2a:	f000 f963 	bl	8009ef4 <_free_r>
 8009c2e:	e7ba      	b.n	8009ba6 <_reclaim_reent+0x16>
 8009c30:	680e      	ldr	r6, [r1, #0]
 8009c32:	4620      	mov	r0, r4
 8009c34:	f000 f95e 	bl	8009ef4 <_free_r>
 8009c38:	4631      	mov	r1, r6
 8009c3a:	e7ef      	b.n	8009c1c <_reclaim_reent+0x8c>
 8009c3c:	2500      	movs	r5, #0
 8009c3e:	e7ef      	b.n	8009c20 <_reclaim_reent+0x90>
 8009c40:	bd70      	pop	{r4, r5, r6, pc}
 8009c42:	bf00      	nop
 8009c44:	20000184 	.word	0x20000184

08009c48 <_sbrk_r>:
 8009c48:	b538      	push	{r3, r4, r5, lr}
 8009c4a:	4d06      	ldr	r5, [pc, #24]	; (8009c64 <_sbrk_r+0x1c>)
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	4604      	mov	r4, r0
 8009c50:	4608      	mov	r0, r1
 8009c52:	602b      	str	r3, [r5, #0]
 8009c54:	f7f6 ff9a 	bl	8000b8c <_sbrk>
 8009c58:	1c43      	adds	r3, r0, #1
 8009c5a:	d102      	bne.n	8009c62 <_sbrk_r+0x1a>
 8009c5c:	682b      	ldr	r3, [r5, #0]
 8009c5e:	b103      	cbz	r3, 8009c62 <_sbrk_r+0x1a>
 8009c60:	6023      	str	r3, [r4, #0]
 8009c62:	bd38      	pop	{r3, r4, r5, pc}
 8009c64:	20005d7c 	.word	0x20005d7c

08009c68 <__sread>:
 8009c68:	b510      	push	{r4, lr}
 8009c6a:	460c      	mov	r4, r1
 8009c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c70:	f000 fcc2 	bl	800a5f8 <_read_r>
 8009c74:	2800      	cmp	r0, #0
 8009c76:	bfab      	itete	ge
 8009c78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009c7a:	89a3      	ldrhlt	r3, [r4, #12]
 8009c7c:	181b      	addge	r3, r3, r0
 8009c7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c82:	bfac      	ite	ge
 8009c84:	6563      	strge	r3, [r4, #84]	; 0x54
 8009c86:	81a3      	strhlt	r3, [r4, #12]
 8009c88:	bd10      	pop	{r4, pc}

08009c8a <__swrite>:
 8009c8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c8e:	461f      	mov	r7, r3
 8009c90:	898b      	ldrh	r3, [r1, #12]
 8009c92:	05db      	lsls	r3, r3, #23
 8009c94:	4605      	mov	r5, r0
 8009c96:	460c      	mov	r4, r1
 8009c98:	4616      	mov	r6, r2
 8009c9a:	d505      	bpl.n	8009ca8 <__swrite+0x1e>
 8009c9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	f000 f908 	bl	8009eb8 <_lseek_r>
 8009ca8:	89a3      	ldrh	r3, [r4, #12]
 8009caa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cb2:	81a3      	strh	r3, [r4, #12]
 8009cb4:	4632      	mov	r2, r6
 8009cb6:	463b      	mov	r3, r7
 8009cb8:	4628      	mov	r0, r5
 8009cba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009cbe:	f000 b817 	b.w	8009cf0 <_write_r>

08009cc2 <__sseek>:
 8009cc2:	b510      	push	{r4, lr}
 8009cc4:	460c      	mov	r4, r1
 8009cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cca:	f000 f8f5 	bl	8009eb8 <_lseek_r>
 8009cce:	1c43      	adds	r3, r0, #1
 8009cd0:	89a3      	ldrh	r3, [r4, #12]
 8009cd2:	bf15      	itete	ne
 8009cd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8009cd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009cda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009cde:	81a3      	strheq	r3, [r4, #12]
 8009ce0:	bf18      	it	ne
 8009ce2:	81a3      	strhne	r3, [r4, #12]
 8009ce4:	bd10      	pop	{r4, pc}

08009ce6 <__sclose>:
 8009ce6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cea:	f000 b813 	b.w	8009d14 <_close_r>
	...

08009cf0 <_write_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	4d07      	ldr	r5, [pc, #28]	; (8009d10 <_write_r+0x20>)
 8009cf4:	4604      	mov	r4, r0
 8009cf6:	4608      	mov	r0, r1
 8009cf8:	4611      	mov	r1, r2
 8009cfa:	2200      	movs	r2, #0
 8009cfc:	602a      	str	r2, [r5, #0]
 8009cfe:	461a      	mov	r2, r3
 8009d00:	f7f6 fc5a 	bl	80005b8 <_write>
 8009d04:	1c43      	adds	r3, r0, #1
 8009d06:	d102      	bne.n	8009d0e <_write_r+0x1e>
 8009d08:	682b      	ldr	r3, [r5, #0]
 8009d0a:	b103      	cbz	r3, 8009d0e <_write_r+0x1e>
 8009d0c:	6023      	str	r3, [r4, #0]
 8009d0e:	bd38      	pop	{r3, r4, r5, pc}
 8009d10:	20005d7c 	.word	0x20005d7c

08009d14 <_close_r>:
 8009d14:	b538      	push	{r3, r4, r5, lr}
 8009d16:	4d06      	ldr	r5, [pc, #24]	; (8009d30 <_close_r+0x1c>)
 8009d18:	2300      	movs	r3, #0
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	4608      	mov	r0, r1
 8009d1e:	602b      	str	r3, [r5, #0]
 8009d20:	f7f6 feff 	bl	8000b22 <_close>
 8009d24:	1c43      	adds	r3, r0, #1
 8009d26:	d102      	bne.n	8009d2e <_close_r+0x1a>
 8009d28:	682b      	ldr	r3, [r5, #0]
 8009d2a:	b103      	cbz	r3, 8009d2e <_close_r+0x1a>
 8009d2c:	6023      	str	r3, [r4, #0]
 8009d2e:	bd38      	pop	{r3, r4, r5, pc}
 8009d30:	20005d7c 	.word	0x20005d7c

08009d34 <__sflush_r>:
 8009d34:	898a      	ldrh	r2, [r1, #12]
 8009d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d3a:	4605      	mov	r5, r0
 8009d3c:	0710      	lsls	r0, r2, #28
 8009d3e:	460c      	mov	r4, r1
 8009d40:	d458      	bmi.n	8009df4 <__sflush_r+0xc0>
 8009d42:	684b      	ldr	r3, [r1, #4]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	dc05      	bgt.n	8009d54 <__sflush_r+0x20>
 8009d48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	dc02      	bgt.n	8009d54 <__sflush_r+0x20>
 8009d4e:	2000      	movs	r0, #0
 8009d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d56:	2e00      	cmp	r6, #0
 8009d58:	d0f9      	beq.n	8009d4e <__sflush_r+0x1a>
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d60:	682f      	ldr	r7, [r5, #0]
 8009d62:	602b      	str	r3, [r5, #0]
 8009d64:	d032      	beq.n	8009dcc <__sflush_r+0x98>
 8009d66:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d68:	89a3      	ldrh	r3, [r4, #12]
 8009d6a:	075a      	lsls	r2, r3, #29
 8009d6c:	d505      	bpl.n	8009d7a <__sflush_r+0x46>
 8009d6e:	6863      	ldr	r3, [r4, #4]
 8009d70:	1ac0      	subs	r0, r0, r3
 8009d72:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d74:	b10b      	cbz	r3, 8009d7a <__sflush_r+0x46>
 8009d76:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d78:	1ac0      	subs	r0, r0, r3
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	4602      	mov	r2, r0
 8009d7e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d80:	6a21      	ldr	r1, [r4, #32]
 8009d82:	4628      	mov	r0, r5
 8009d84:	47b0      	blx	r6
 8009d86:	1c43      	adds	r3, r0, #1
 8009d88:	89a3      	ldrh	r3, [r4, #12]
 8009d8a:	d106      	bne.n	8009d9a <__sflush_r+0x66>
 8009d8c:	6829      	ldr	r1, [r5, #0]
 8009d8e:	291d      	cmp	r1, #29
 8009d90:	d82c      	bhi.n	8009dec <__sflush_r+0xb8>
 8009d92:	4a2a      	ldr	r2, [pc, #168]	; (8009e3c <__sflush_r+0x108>)
 8009d94:	40ca      	lsrs	r2, r1
 8009d96:	07d6      	lsls	r6, r2, #31
 8009d98:	d528      	bpl.n	8009dec <__sflush_r+0xb8>
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	6062      	str	r2, [r4, #4]
 8009d9e:	04d9      	lsls	r1, r3, #19
 8009da0:	6922      	ldr	r2, [r4, #16]
 8009da2:	6022      	str	r2, [r4, #0]
 8009da4:	d504      	bpl.n	8009db0 <__sflush_r+0x7c>
 8009da6:	1c42      	adds	r2, r0, #1
 8009da8:	d101      	bne.n	8009dae <__sflush_r+0x7a>
 8009daa:	682b      	ldr	r3, [r5, #0]
 8009dac:	b903      	cbnz	r3, 8009db0 <__sflush_r+0x7c>
 8009dae:	6560      	str	r0, [r4, #84]	; 0x54
 8009db0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009db2:	602f      	str	r7, [r5, #0]
 8009db4:	2900      	cmp	r1, #0
 8009db6:	d0ca      	beq.n	8009d4e <__sflush_r+0x1a>
 8009db8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009dbc:	4299      	cmp	r1, r3
 8009dbe:	d002      	beq.n	8009dc6 <__sflush_r+0x92>
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	f000 f897 	bl	8009ef4 <_free_r>
 8009dc6:	2000      	movs	r0, #0
 8009dc8:	6360      	str	r0, [r4, #52]	; 0x34
 8009dca:	e7c1      	b.n	8009d50 <__sflush_r+0x1c>
 8009dcc:	6a21      	ldr	r1, [r4, #32]
 8009dce:	2301      	movs	r3, #1
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	47b0      	blx	r6
 8009dd4:	1c41      	adds	r1, r0, #1
 8009dd6:	d1c7      	bne.n	8009d68 <__sflush_r+0x34>
 8009dd8:	682b      	ldr	r3, [r5, #0]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d0c4      	beq.n	8009d68 <__sflush_r+0x34>
 8009dde:	2b1d      	cmp	r3, #29
 8009de0:	d001      	beq.n	8009de6 <__sflush_r+0xb2>
 8009de2:	2b16      	cmp	r3, #22
 8009de4:	d101      	bne.n	8009dea <__sflush_r+0xb6>
 8009de6:	602f      	str	r7, [r5, #0]
 8009de8:	e7b1      	b.n	8009d4e <__sflush_r+0x1a>
 8009dea:	89a3      	ldrh	r3, [r4, #12]
 8009dec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009df0:	81a3      	strh	r3, [r4, #12]
 8009df2:	e7ad      	b.n	8009d50 <__sflush_r+0x1c>
 8009df4:	690f      	ldr	r7, [r1, #16]
 8009df6:	2f00      	cmp	r7, #0
 8009df8:	d0a9      	beq.n	8009d4e <__sflush_r+0x1a>
 8009dfa:	0793      	lsls	r3, r2, #30
 8009dfc:	680e      	ldr	r6, [r1, #0]
 8009dfe:	bf08      	it	eq
 8009e00:	694b      	ldreq	r3, [r1, #20]
 8009e02:	600f      	str	r7, [r1, #0]
 8009e04:	bf18      	it	ne
 8009e06:	2300      	movne	r3, #0
 8009e08:	eba6 0807 	sub.w	r8, r6, r7
 8009e0c:	608b      	str	r3, [r1, #8]
 8009e0e:	f1b8 0f00 	cmp.w	r8, #0
 8009e12:	dd9c      	ble.n	8009d4e <__sflush_r+0x1a>
 8009e14:	6a21      	ldr	r1, [r4, #32]
 8009e16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009e18:	4643      	mov	r3, r8
 8009e1a:	463a      	mov	r2, r7
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	47b0      	blx	r6
 8009e20:	2800      	cmp	r0, #0
 8009e22:	dc06      	bgt.n	8009e32 <__sflush_r+0xfe>
 8009e24:	89a3      	ldrh	r3, [r4, #12]
 8009e26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e2a:	81a3      	strh	r3, [r4, #12]
 8009e2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e30:	e78e      	b.n	8009d50 <__sflush_r+0x1c>
 8009e32:	4407      	add	r7, r0
 8009e34:	eba8 0800 	sub.w	r8, r8, r0
 8009e38:	e7e9      	b.n	8009e0e <__sflush_r+0xda>
 8009e3a:	bf00      	nop
 8009e3c:	20400001 	.word	0x20400001

08009e40 <_fflush_r>:
 8009e40:	b538      	push	{r3, r4, r5, lr}
 8009e42:	690b      	ldr	r3, [r1, #16]
 8009e44:	4605      	mov	r5, r0
 8009e46:	460c      	mov	r4, r1
 8009e48:	b913      	cbnz	r3, 8009e50 <_fflush_r+0x10>
 8009e4a:	2500      	movs	r5, #0
 8009e4c:	4628      	mov	r0, r5
 8009e4e:	bd38      	pop	{r3, r4, r5, pc}
 8009e50:	b118      	cbz	r0, 8009e5a <_fflush_r+0x1a>
 8009e52:	6983      	ldr	r3, [r0, #24]
 8009e54:	b90b      	cbnz	r3, 8009e5a <_fflush_r+0x1a>
 8009e56:	f7ff fcef 	bl	8009838 <__sinit>
 8009e5a:	4b14      	ldr	r3, [pc, #80]	; (8009eac <_fflush_r+0x6c>)
 8009e5c:	429c      	cmp	r4, r3
 8009e5e:	d11b      	bne.n	8009e98 <_fflush_r+0x58>
 8009e60:	686c      	ldr	r4, [r5, #4]
 8009e62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d0ef      	beq.n	8009e4a <_fflush_r+0xa>
 8009e6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e6c:	07d0      	lsls	r0, r2, #31
 8009e6e:	d404      	bmi.n	8009e7a <_fflush_r+0x3a>
 8009e70:	0599      	lsls	r1, r3, #22
 8009e72:	d402      	bmi.n	8009e7a <_fflush_r+0x3a>
 8009e74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e76:	f7ff fda2 	bl	80099be <__retarget_lock_acquire_recursive>
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	4621      	mov	r1, r4
 8009e7e:	f7ff ff59 	bl	8009d34 <__sflush_r>
 8009e82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e84:	07da      	lsls	r2, r3, #31
 8009e86:	4605      	mov	r5, r0
 8009e88:	d4e0      	bmi.n	8009e4c <_fflush_r+0xc>
 8009e8a:	89a3      	ldrh	r3, [r4, #12]
 8009e8c:	059b      	lsls	r3, r3, #22
 8009e8e:	d4dd      	bmi.n	8009e4c <_fflush_r+0xc>
 8009e90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e92:	f7ff fd95 	bl	80099c0 <__retarget_lock_release_recursive>
 8009e96:	e7d9      	b.n	8009e4c <_fflush_r+0xc>
 8009e98:	4b05      	ldr	r3, [pc, #20]	; (8009eb0 <_fflush_r+0x70>)
 8009e9a:	429c      	cmp	r4, r3
 8009e9c:	d101      	bne.n	8009ea2 <_fflush_r+0x62>
 8009e9e:	68ac      	ldr	r4, [r5, #8]
 8009ea0:	e7df      	b.n	8009e62 <_fflush_r+0x22>
 8009ea2:	4b04      	ldr	r3, [pc, #16]	; (8009eb4 <_fflush_r+0x74>)
 8009ea4:	429c      	cmp	r4, r3
 8009ea6:	bf08      	it	eq
 8009ea8:	68ec      	ldreq	r4, [r5, #12]
 8009eaa:	e7da      	b.n	8009e62 <_fflush_r+0x22>
 8009eac:	0800a9cc 	.word	0x0800a9cc
 8009eb0:	0800a9ec 	.word	0x0800a9ec
 8009eb4:	0800a9ac 	.word	0x0800a9ac

08009eb8 <_lseek_r>:
 8009eb8:	b538      	push	{r3, r4, r5, lr}
 8009eba:	4d07      	ldr	r5, [pc, #28]	; (8009ed8 <_lseek_r+0x20>)
 8009ebc:	4604      	mov	r4, r0
 8009ebe:	4608      	mov	r0, r1
 8009ec0:	4611      	mov	r1, r2
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	602a      	str	r2, [r5, #0]
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	f7f6 fe52 	bl	8000b70 <_lseek>
 8009ecc:	1c43      	adds	r3, r0, #1
 8009ece:	d102      	bne.n	8009ed6 <_lseek_r+0x1e>
 8009ed0:	682b      	ldr	r3, [r5, #0]
 8009ed2:	b103      	cbz	r3, 8009ed6 <_lseek_r+0x1e>
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	bd38      	pop	{r3, r4, r5, pc}
 8009ed8:	20005d7c 	.word	0x20005d7c

08009edc <__malloc_lock>:
 8009edc:	4801      	ldr	r0, [pc, #4]	; (8009ee4 <__malloc_lock+0x8>)
 8009ede:	f7ff bd6e 	b.w	80099be <__retarget_lock_acquire_recursive>
 8009ee2:	bf00      	nop
 8009ee4:	20005d70 	.word	0x20005d70

08009ee8 <__malloc_unlock>:
 8009ee8:	4801      	ldr	r0, [pc, #4]	; (8009ef0 <__malloc_unlock+0x8>)
 8009eea:	f7ff bd69 	b.w	80099c0 <__retarget_lock_release_recursive>
 8009eee:	bf00      	nop
 8009ef0:	20005d70 	.word	0x20005d70

08009ef4 <_free_r>:
 8009ef4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ef6:	2900      	cmp	r1, #0
 8009ef8:	d044      	beq.n	8009f84 <_free_r+0x90>
 8009efa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009efe:	9001      	str	r0, [sp, #4]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	f1a1 0404 	sub.w	r4, r1, #4
 8009f06:	bfb8      	it	lt
 8009f08:	18e4      	addlt	r4, r4, r3
 8009f0a:	f7ff ffe7 	bl	8009edc <__malloc_lock>
 8009f0e:	4a1e      	ldr	r2, [pc, #120]	; (8009f88 <_free_r+0x94>)
 8009f10:	9801      	ldr	r0, [sp, #4]
 8009f12:	6813      	ldr	r3, [r2, #0]
 8009f14:	b933      	cbnz	r3, 8009f24 <_free_r+0x30>
 8009f16:	6063      	str	r3, [r4, #4]
 8009f18:	6014      	str	r4, [r2, #0]
 8009f1a:	b003      	add	sp, #12
 8009f1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f20:	f7ff bfe2 	b.w	8009ee8 <__malloc_unlock>
 8009f24:	42a3      	cmp	r3, r4
 8009f26:	d908      	bls.n	8009f3a <_free_r+0x46>
 8009f28:	6825      	ldr	r5, [r4, #0]
 8009f2a:	1961      	adds	r1, r4, r5
 8009f2c:	428b      	cmp	r3, r1
 8009f2e:	bf01      	itttt	eq
 8009f30:	6819      	ldreq	r1, [r3, #0]
 8009f32:	685b      	ldreq	r3, [r3, #4]
 8009f34:	1949      	addeq	r1, r1, r5
 8009f36:	6021      	streq	r1, [r4, #0]
 8009f38:	e7ed      	b.n	8009f16 <_free_r+0x22>
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	b10b      	cbz	r3, 8009f44 <_free_r+0x50>
 8009f40:	42a3      	cmp	r3, r4
 8009f42:	d9fa      	bls.n	8009f3a <_free_r+0x46>
 8009f44:	6811      	ldr	r1, [r2, #0]
 8009f46:	1855      	adds	r5, r2, r1
 8009f48:	42a5      	cmp	r5, r4
 8009f4a:	d10b      	bne.n	8009f64 <_free_r+0x70>
 8009f4c:	6824      	ldr	r4, [r4, #0]
 8009f4e:	4421      	add	r1, r4
 8009f50:	1854      	adds	r4, r2, r1
 8009f52:	42a3      	cmp	r3, r4
 8009f54:	6011      	str	r1, [r2, #0]
 8009f56:	d1e0      	bne.n	8009f1a <_free_r+0x26>
 8009f58:	681c      	ldr	r4, [r3, #0]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	6053      	str	r3, [r2, #4]
 8009f5e:	4421      	add	r1, r4
 8009f60:	6011      	str	r1, [r2, #0]
 8009f62:	e7da      	b.n	8009f1a <_free_r+0x26>
 8009f64:	d902      	bls.n	8009f6c <_free_r+0x78>
 8009f66:	230c      	movs	r3, #12
 8009f68:	6003      	str	r3, [r0, #0]
 8009f6a:	e7d6      	b.n	8009f1a <_free_r+0x26>
 8009f6c:	6825      	ldr	r5, [r4, #0]
 8009f6e:	1961      	adds	r1, r4, r5
 8009f70:	428b      	cmp	r3, r1
 8009f72:	bf04      	itt	eq
 8009f74:	6819      	ldreq	r1, [r3, #0]
 8009f76:	685b      	ldreq	r3, [r3, #4]
 8009f78:	6063      	str	r3, [r4, #4]
 8009f7a:	bf04      	itt	eq
 8009f7c:	1949      	addeq	r1, r1, r5
 8009f7e:	6021      	streq	r1, [r4, #0]
 8009f80:	6054      	str	r4, [r2, #4]
 8009f82:	e7ca      	b.n	8009f1a <_free_r+0x26>
 8009f84:	b003      	add	sp, #12
 8009f86:	bd30      	pop	{r4, r5, pc}
 8009f88:	20005d74 	.word	0x20005d74

08009f8c <__sfputc_r>:
 8009f8c:	6893      	ldr	r3, [r2, #8]
 8009f8e:	3b01      	subs	r3, #1
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	b410      	push	{r4}
 8009f94:	6093      	str	r3, [r2, #8]
 8009f96:	da08      	bge.n	8009faa <__sfputc_r+0x1e>
 8009f98:	6994      	ldr	r4, [r2, #24]
 8009f9a:	42a3      	cmp	r3, r4
 8009f9c:	db01      	blt.n	8009fa2 <__sfputc_r+0x16>
 8009f9e:	290a      	cmp	r1, #10
 8009fa0:	d103      	bne.n	8009faa <__sfputc_r+0x1e>
 8009fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fa6:	f000 bb39 	b.w	800a61c <__swbuf_r>
 8009faa:	6813      	ldr	r3, [r2, #0]
 8009fac:	1c58      	adds	r0, r3, #1
 8009fae:	6010      	str	r0, [r2, #0]
 8009fb0:	7019      	strb	r1, [r3, #0]
 8009fb2:	4608      	mov	r0, r1
 8009fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009fb8:	4770      	bx	lr

08009fba <__sfputs_r>:
 8009fba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fbc:	4606      	mov	r6, r0
 8009fbe:	460f      	mov	r7, r1
 8009fc0:	4614      	mov	r4, r2
 8009fc2:	18d5      	adds	r5, r2, r3
 8009fc4:	42ac      	cmp	r4, r5
 8009fc6:	d101      	bne.n	8009fcc <__sfputs_r+0x12>
 8009fc8:	2000      	movs	r0, #0
 8009fca:	e007      	b.n	8009fdc <__sfputs_r+0x22>
 8009fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fd0:	463a      	mov	r2, r7
 8009fd2:	4630      	mov	r0, r6
 8009fd4:	f7ff ffda 	bl	8009f8c <__sfputc_r>
 8009fd8:	1c43      	adds	r3, r0, #1
 8009fda:	d1f3      	bne.n	8009fc4 <__sfputs_r+0xa>
 8009fdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009fe0 <_vfiprintf_r>:
 8009fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe4:	460d      	mov	r5, r1
 8009fe6:	b09d      	sub	sp, #116	; 0x74
 8009fe8:	4614      	mov	r4, r2
 8009fea:	4698      	mov	r8, r3
 8009fec:	4606      	mov	r6, r0
 8009fee:	b118      	cbz	r0, 8009ff8 <_vfiprintf_r+0x18>
 8009ff0:	6983      	ldr	r3, [r0, #24]
 8009ff2:	b90b      	cbnz	r3, 8009ff8 <_vfiprintf_r+0x18>
 8009ff4:	f7ff fc20 	bl	8009838 <__sinit>
 8009ff8:	4b89      	ldr	r3, [pc, #548]	; (800a220 <_vfiprintf_r+0x240>)
 8009ffa:	429d      	cmp	r5, r3
 8009ffc:	d11b      	bne.n	800a036 <_vfiprintf_r+0x56>
 8009ffe:	6875      	ldr	r5, [r6, #4]
 800a000:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a002:	07d9      	lsls	r1, r3, #31
 800a004:	d405      	bmi.n	800a012 <_vfiprintf_r+0x32>
 800a006:	89ab      	ldrh	r3, [r5, #12]
 800a008:	059a      	lsls	r2, r3, #22
 800a00a:	d402      	bmi.n	800a012 <_vfiprintf_r+0x32>
 800a00c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a00e:	f7ff fcd6 	bl	80099be <__retarget_lock_acquire_recursive>
 800a012:	89ab      	ldrh	r3, [r5, #12]
 800a014:	071b      	lsls	r3, r3, #28
 800a016:	d501      	bpl.n	800a01c <_vfiprintf_r+0x3c>
 800a018:	692b      	ldr	r3, [r5, #16]
 800a01a:	b9eb      	cbnz	r3, 800a058 <_vfiprintf_r+0x78>
 800a01c:	4629      	mov	r1, r5
 800a01e:	4630      	mov	r0, r6
 800a020:	f000 fb4e 	bl	800a6c0 <__swsetup_r>
 800a024:	b1c0      	cbz	r0, 800a058 <_vfiprintf_r+0x78>
 800a026:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a028:	07dc      	lsls	r4, r3, #31
 800a02a:	d50e      	bpl.n	800a04a <_vfiprintf_r+0x6a>
 800a02c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a030:	b01d      	add	sp, #116	; 0x74
 800a032:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a036:	4b7b      	ldr	r3, [pc, #492]	; (800a224 <_vfiprintf_r+0x244>)
 800a038:	429d      	cmp	r5, r3
 800a03a:	d101      	bne.n	800a040 <_vfiprintf_r+0x60>
 800a03c:	68b5      	ldr	r5, [r6, #8]
 800a03e:	e7df      	b.n	800a000 <_vfiprintf_r+0x20>
 800a040:	4b79      	ldr	r3, [pc, #484]	; (800a228 <_vfiprintf_r+0x248>)
 800a042:	429d      	cmp	r5, r3
 800a044:	bf08      	it	eq
 800a046:	68f5      	ldreq	r5, [r6, #12]
 800a048:	e7da      	b.n	800a000 <_vfiprintf_r+0x20>
 800a04a:	89ab      	ldrh	r3, [r5, #12]
 800a04c:	0598      	lsls	r0, r3, #22
 800a04e:	d4ed      	bmi.n	800a02c <_vfiprintf_r+0x4c>
 800a050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a052:	f7ff fcb5 	bl	80099c0 <__retarget_lock_release_recursive>
 800a056:	e7e9      	b.n	800a02c <_vfiprintf_r+0x4c>
 800a058:	2300      	movs	r3, #0
 800a05a:	9309      	str	r3, [sp, #36]	; 0x24
 800a05c:	2320      	movs	r3, #32
 800a05e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a062:	f8cd 800c 	str.w	r8, [sp, #12]
 800a066:	2330      	movs	r3, #48	; 0x30
 800a068:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a22c <_vfiprintf_r+0x24c>
 800a06c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a070:	f04f 0901 	mov.w	r9, #1
 800a074:	4623      	mov	r3, r4
 800a076:	469a      	mov	sl, r3
 800a078:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a07c:	b10a      	cbz	r2, 800a082 <_vfiprintf_r+0xa2>
 800a07e:	2a25      	cmp	r2, #37	; 0x25
 800a080:	d1f9      	bne.n	800a076 <_vfiprintf_r+0x96>
 800a082:	ebba 0b04 	subs.w	fp, sl, r4
 800a086:	d00b      	beq.n	800a0a0 <_vfiprintf_r+0xc0>
 800a088:	465b      	mov	r3, fp
 800a08a:	4622      	mov	r2, r4
 800a08c:	4629      	mov	r1, r5
 800a08e:	4630      	mov	r0, r6
 800a090:	f7ff ff93 	bl	8009fba <__sfputs_r>
 800a094:	3001      	adds	r0, #1
 800a096:	f000 80aa 	beq.w	800a1ee <_vfiprintf_r+0x20e>
 800a09a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a09c:	445a      	add	r2, fp
 800a09e:	9209      	str	r2, [sp, #36]	; 0x24
 800a0a0:	f89a 3000 	ldrb.w	r3, [sl]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	f000 80a2 	beq.w	800a1ee <_vfiprintf_r+0x20e>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a0b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a0b4:	f10a 0a01 	add.w	sl, sl, #1
 800a0b8:	9304      	str	r3, [sp, #16]
 800a0ba:	9307      	str	r3, [sp, #28]
 800a0bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a0c0:	931a      	str	r3, [sp, #104]	; 0x68
 800a0c2:	4654      	mov	r4, sl
 800a0c4:	2205      	movs	r2, #5
 800a0c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0ca:	4858      	ldr	r0, [pc, #352]	; (800a22c <_vfiprintf_r+0x24c>)
 800a0cc:	f7f6 f888 	bl	80001e0 <memchr>
 800a0d0:	9a04      	ldr	r2, [sp, #16]
 800a0d2:	b9d8      	cbnz	r0, 800a10c <_vfiprintf_r+0x12c>
 800a0d4:	06d1      	lsls	r1, r2, #27
 800a0d6:	bf44      	itt	mi
 800a0d8:	2320      	movmi	r3, #32
 800a0da:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0de:	0713      	lsls	r3, r2, #28
 800a0e0:	bf44      	itt	mi
 800a0e2:	232b      	movmi	r3, #43	; 0x2b
 800a0e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0e8:	f89a 3000 	ldrb.w	r3, [sl]
 800a0ec:	2b2a      	cmp	r3, #42	; 0x2a
 800a0ee:	d015      	beq.n	800a11c <_vfiprintf_r+0x13c>
 800a0f0:	9a07      	ldr	r2, [sp, #28]
 800a0f2:	4654      	mov	r4, sl
 800a0f4:	2000      	movs	r0, #0
 800a0f6:	f04f 0c0a 	mov.w	ip, #10
 800a0fa:	4621      	mov	r1, r4
 800a0fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a100:	3b30      	subs	r3, #48	; 0x30
 800a102:	2b09      	cmp	r3, #9
 800a104:	d94e      	bls.n	800a1a4 <_vfiprintf_r+0x1c4>
 800a106:	b1b0      	cbz	r0, 800a136 <_vfiprintf_r+0x156>
 800a108:	9207      	str	r2, [sp, #28]
 800a10a:	e014      	b.n	800a136 <_vfiprintf_r+0x156>
 800a10c:	eba0 0308 	sub.w	r3, r0, r8
 800a110:	fa09 f303 	lsl.w	r3, r9, r3
 800a114:	4313      	orrs	r3, r2
 800a116:	9304      	str	r3, [sp, #16]
 800a118:	46a2      	mov	sl, r4
 800a11a:	e7d2      	b.n	800a0c2 <_vfiprintf_r+0xe2>
 800a11c:	9b03      	ldr	r3, [sp, #12]
 800a11e:	1d19      	adds	r1, r3, #4
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	9103      	str	r1, [sp, #12]
 800a124:	2b00      	cmp	r3, #0
 800a126:	bfbb      	ittet	lt
 800a128:	425b      	neglt	r3, r3
 800a12a:	f042 0202 	orrlt.w	r2, r2, #2
 800a12e:	9307      	strge	r3, [sp, #28]
 800a130:	9307      	strlt	r3, [sp, #28]
 800a132:	bfb8      	it	lt
 800a134:	9204      	strlt	r2, [sp, #16]
 800a136:	7823      	ldrb	r3, [r4, #0]
 800a138:	2b2e      	cmp	r3, #46	; 0x2e
 800a13a:	d10c      	bne.n	800a156 <_vfiprintf_r+0x176>
 800a13c:	7863      	ldrb	r3, [r4, #1]
 800a13e:	2b2a      	cmp	r3, #42	; 0x2a
 800a140:	d135      	bne.n	800a1ae <_vfiprintf_r+0x1ce>
 800a142:	9b03      	ldr	r3, [sp, #12]
 800a144:	1d1a      	adds	r2, r3, #4
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	9203      	str	r2, [sp, #12]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	bfb8      	it	lt
 800a14e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a152:	3402      	adds	r4, #2
 800a154:	9305      	str	r3, [sp, #20]
 800a156:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a23c <_vfiprintf_r+0x25c>
 800a15a:	7821      	ldrb	r1, [r4, #0]
 800a15c:	2203      	movs	r2, #3
 800a15e:	4650      	mov	r0, sl
 800a160:	f7f6 f83e 	bl	80001e0 <memchr>
 800a164:	b140      	cbz	r0, 800a178 <_vfiprintf_r+0x198>
 800a166:	2340      	movs	r3, #64	; 0x40
 800a168:	eba0 000a 	sub.w	r0, r0, sl
 800a16c:	fa03 f000 	lsl.w	r0, r3, r0
 800a170:	9b04      	ldr	r3, [sp, #16]
 800a172:	4303      	orrs	r3, r0
 800a174:	3401      	adds	r4, #1
 800a176:	9304      	str	r3, [sp, #16]
 800a178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a17c:	482c      	ldr	r0, [pc, #176]	; (800a230 <_vfiprintf_r+0x250>)
 800a17e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a182:	2206      	movs	r2, #6
 800a184:	f7f6 f82c 	bl	80001e0 <memchr>
 800a188:	2800      	cmp	r0, #0
 800a18a:	d03f      	beq.n	800a20c <_vfiprintf_r+0x22c>
 800a18c:	4b29      	ldr	r3, [pc, #164]	; (800a234 <_vfiprintf_r+0x254>)
 800a18e:	bb1b      	cbnz	r3, 800a1d8 <_vfiprintf_r+0x1f8>
 800a190:	9b03      	ldr	r3, [sp, #12]
 800a192:	3307      	adds	r3, #7
 800a194:	f023 0307 	bic.w	r3, r3, #7
 800a198:	3308      	adds	r3, #8
 800a19a:	9303      	str	r3, [sp, #12]
 800a19c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a19e:	443b      	add	r3, r7
 800a1a0:	9309      	str	r3, [sp, #36]	; 0x24
 800a1a2:	e767      	b.n	800a074 <_vfiprintf_r+0x94>
 800a1a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a1a8:	460c      	mov	r4, r1
 800a1aa:	2001      	movs	r0, #1
 800a1ac:	e7a5      	b.n	800a0fa <_vfiprintf_r+0x11a>
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	3401      	adds	r4, #1
 800a1b2:	9305      	str	r3, [sp, #20]
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	f04f 0c0a 	mov.w	ip, #10
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a1c0:	3a30      	subs	r2, #48	; 0x30
 800a1c2:	2a09      	cmp	r2, #9
 800a1c4:	d903      	bls.n	800a1ce <_vfiprintf_r+0x1ee>
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d0c5      	beq.n	800a156 <_vfiprintf_r+0x176>
 800a1ca:	9105      	str	r1, [sp, #20]
 800a1cc:	e7c3      	b.n	800a156 <_vfiprintf_r+0x176>
 800a1ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800a1d2:	4604      	mov	r4, r0
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e7f0      	b.n	800a1ba <_vfiprintf_r+0x1da>
 800a1d8:	ab03      	add	r3, sp, #12
 800a1da:	9300      	str	r3, [sp, #0]
 800a1dc:	462a      	mov	r2, r5
 800a1de:	4b16      	ldr	r3, [pc, #88]	; (800a238 <_vfiprintf_r+0x258>)
 800a1e0:	a904      	add	r1, sp, #16
 800a1e2:	4630      	mov	r0, r6
 800a1e4:	f3af 8000 	nop.w
 800a1e8:	4607      	mov	r7, r0
 800a1ea:	1c78      	adds	r0, r7, #1
 800a1ec:	d1d6      	bne.n	800a19c <_vfiprintf_r+0x1bc>
 800a1ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1f0:	07d9      	lsls	r1, r3, #31
 800a1f2:	d405      	bmi.n	800a200 <_vfiprintf_r+0x220>
 800a1f4:	89ab      	ldrh	r3, [r5, #12]
 800a1f6:	059a      	lsls	r2, r3, #22
 800a1f8:	d402      	bmi.n	800a200 <_vfiprintf_r+0x220>
 800a1fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1fc:	f7ff fbe0 	bl	80099c0 <__retarget_lock_release_recursive>
 800a200:	89ab      	ldrh	r3, [r5, #12]
 800a202:	065b      	lsls	r3, r3, #25
 800a204:	f53f af12 	bmi.w	800a02c <_vfiprintf_r+0x4c>
 800a208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a20a:	e711      	b.n	800a030 <_vfiprintf_r+0x50>
 800a20c:	ab03      	add	r3, sp, #12
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	462a      	mov	r2, r5
 800a212:	4b09      	ldr	r3, [pc, #36]	; (800a238 <_vfiprintf_r+0x258>)
 800a214:	a904      	add	r1, sp, #16
 800a216:	4630      	mov	r0, r6
 800a218:	f000 f880 	bl	800a31c <_printf_i>
 800a21c:	e7e4      	b.n	800a1e8 <_vfiprintf_r+0x208>
 800a21e:	bf00      	nop
 800a220:	0800a9cc 	.word	0x0800a9cc
 800a224:	0800a9ec 	.word	0x0800a9ec
 800a228:	0800a9ac 	.word	0x0800a9ac
 800a22c:	0800aa10 	.word	0x0800aa10
 800a230:	0800aa1a 	.word	0x0800aa1a
 800a234:	00000000 	.word	0x00000000
 800a238:	08009fbb 	.word	0x08009fbb
 800a23c:	0800aa16 	.word	0x0800aa16

0800a240 <_printf_common>:
 800a240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a244:	4616      	mov	r6, r2
 800a246:	4699      	mov	r9, r3
 800a248:	688a      	ldr	r2, [r1, #8]
 800a24a:	690b      	ldr	r3, [r1, #16]
 800a24c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a250:	4293      	cmp	r3, r2
 800a252:	bfb8      	it	lt
 800a254:	4613      	movlt	r3, r2
 800a256:	6033      	str	r3, [r6, #0]
 800a258:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a25c:	4607      	mov	r7, r0
 800a25e:	460c      	mov	r4, r1
 800a260:	b10a      	cbz	r2, 800a266 <_printf_common+0x26>
 800a262:	3301      	adds	r3, #1
 800a264:	6033      	str	r3, [r6, #0]
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	0699      	lsls	r1, r3, #26
 800a26a:	bf42      	ittt	mi
 800a26c:	6833      	ldrmi	r3, [r6, #0]
 800a26e:	3302      	addmi	r3, #2
 800a270:	6033      	strmi	r3, [r6, #0]
 800a272:	6825      	ldr	r5, [r4, #0]
 800a274:	f015 0506 	ands.w	r5, r5, #6
 800a278:	d106      	bne.n	800a288 <_printf_common+0x48>
 800a27a:	f104 0a19 	add.w	sl, r4, #25
 800a27e:	68e3      	ldr	r3, [r4, #12]
 800a280:	6832      	ldr	r2, [r6, #0]
 800a282:	1a9b      	subs	r3, r3, r2
 800a284:	42ab      	cmp	r3, r5
 800a286:	dc26      	bgt.n	800a2d6 <_printf_common+0x96>
 800a288:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a28c:	1e13      	subs	r3, r2, #0
 800a28e:	6822      	ldr	r2, [r4, #0]
 800a290:	bf18      	it	ne
 800a292:	2301      	movne	r3, #1
 800a294:	0692      	lsls	r2, r2, #26
 800a296:	d42b      	bmi.n	800a2f0 <_printf_common+0xb0>
 800a298:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a29c:	4649      	mov	r1, r9
 800a29e:	4638      	mov	r0, r7
 800a2a0:	47c0      	blx	r8
 800a2a2:	3001      	adds	r0, #1
 800a2a4:	d01e      	beq.n	800a2e4 <_printf_common+0xa4>
 800a2a6:	6823      	ldr	r3, [r4, #0]
 800a2a8:	68e5      	ldr	r5, [r4, #12]
 800a2aa:	6832      	ldr	r2, [r6, #0]
 800a2ac:	f003 0306 	and.w	r3, r3, #6
 800a2b0:	2b04      	cmp	r3, #4
 800a2b2:	bf08      	it	eq
 800a2b4:	1aad      	subeq	r5, r5, r2
 800a2b6:	68a3      	ldr	r3, [r4, #8]
 800a2b8:	6922      	ldr	r2, [r4, #16]
 800a2ba:	bf0c      	ite	eq
 800a2bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a2c0:	2500      	movne	r5, #0
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	bfc4      	itt	gt
 800a2c6:	1a9b      	subgt	r3, r3, r2
 800a2c8:	18ed      	addgt	r5, r5, r3
 800a2ca:	2600      	movs	r6, #0
 800a2cc:	341a      	adds	r4, #26
 800a2ce:	42b5      	cmp	r5, r6
 800a2d0:	d11a      	bne.n	800a308 <_printf_common+0xc8>
 800a2d2:	2000      	movs	r0, #0
 800a2d4:	e008      	b.n	800a2e8 <_printf_common+0xa8>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	4652      	mov	r2, sl
 800a2da:	4649      	mov	r1, r9
 800a2dc:	4638      	mov	r0, r7
 800a2de:	47c0      	blx	r8
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	d103      	bne.n	800a2ec <_printf_common+0xac>
 800a2e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a2e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2ec:	3501      	adds	r5, #1
 800a2ee:	e7c6      	b.n	800a27e <_printf_common+0x3e>
 800a2f0:	18e1      	adds	r1, r4, r3
 800a2f2:	1c5a      	adds	r2, r3, #1
 800a2f4:	2030      	movs	r0, #48	; 0x30
 800a2f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a2fa:	4422      	add	r2, r4
 800a2fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a300:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a304:	3302      	adds	r3, #2
 800a306:	e7c7      	b.n	800a298 <_printf_common+0x58>
 800a308:	2301      	movs	r3, #1
 800a30a:	4622      	mov	r2, r4
 800a30c:	4649      	mov	r1, r9
 800a30e:	4638      	mov	r0, r7
 800a310:	47c0      	blx	r8
 800a312:	3001      	adds	r0, #1
 800a314:	d0e6      	beq.n	800a2e4 <_printf_common+0xa4>
 800a316:	3601      	adds	r6, #1
 800a318:	e7d9      	b.n	800a2ce <_printf_common+0x8e>
	...

0800a31c <_printf_i>:
 800a31c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a320:	7e0f      	ldrb	r7, [r1, #24]
 800a322:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a324:	2f78      	cmp	r7, #120	; 0x78
 800a326:	4691      	mov	r9, r2
 800a328:	4680      	mov	r8, r0
 800a32a:	460c      	mov	r4, r1
 800a32c:	469a      	mov	sl, r3
 800a32e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a332:	d807      	bhi.n	800a344 <_printf_i+0x28>
 800a334:	2f62      	cmp	r7, #98	; 0x62
 800a336:	d80a      	bhi.n	800a34e <_printf_i+0x32>
 800a338:	2f00      	cmp	r7, #0
 800a33a:	f000 80d8 	beq.w	800a4ee <_printf_i+0x1d2>
 800a33e:	2f58      	cmp	r7, #88	; 0x58
 800a340:	f000 80a3 	beq.w	800a48a <_printf_i+0x16e>
 800a344:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a348:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a34c:	e03a      	b.n	800a3c4 <_printf_i+0xa8>
 800a34e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a352:	2b15      	cmp	r3, #21
 800a354:	d8f6      	bhi.n	800a344 <_printf_i+0x28>
 800a356:	a101      	add	r1, pc, #4	; (adr r1, 800a35c <_printf_i+0x40>)
 800a358:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a35c:	0800a3b5 	.word	0x0800a3b5
 800a360:	0800a3c9 	.word	0x0800a3c9
 800a364:	0800a345 	.word	0x0800a345
 800a368:	0800a345 	.word	0x0800a345
 800a36c:	0800a345 	.word	0x0800a345
 800a370:	0800a345 	.word	0x0800a345
 800a374:	0800a3c9 	.word	0x0800a3c9
 800a378:	0800a345 	.word	0x0800a345
 800a37c:	0800a345 	.word	0x0800a345
 800a380:	0800a345 	.word	0x0800a345
 800a384:	0800a345 	.word	0x0800a345
 800a388:	0800a4d5 	.word	0x0800a4d5
 800a38c:	0800a3f9 	.word	0x0800a3f9
 800a390:	0800a4b7 	.word	0x0800a4b7
 800a394:	0800a345 	.word	0x0800a345
 800a398:	0800a345 	.word	0x0800a345
 800a39c:	0800a4f7 	.word	0x0800a4f7
 800a3a0:	0800a345 	.word	0x0800a345
 800a3a4:	0800a3f9 	.word	0x0800a3f9
 800a3a8:	0800a345 	.word	0x0800a345
 800a3ac:	0800a345 	.word	0x0800a345
 800a3b0:	0800a4bf 	.word	0x0800a4bf
 800a3b4:	682b      	ldr	r3, [r5, #0]
 800a3b6:	1d1a      	adds	r2, r3, #4
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	602a      	str	r2, [r5, #0]
 800a3bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a3c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e0a3      	b.n	800a510 <_printf_i+0x1f4>
 800a3c8:	6820      	ldr	r0, [r4, #0]
 800a3ca:	6829      	ldr	r1, [r5, #0]
 800a3cc:	0606      	lsls	r6, r0, #24
 800a3ce:	f101 0304 	add.w	r3, r1, #4
 800a3d2:	d50a      	bpl.n	800a3ea <_printf_i+0xce>
 800a3d4:	680e      	ldr	r6, [r1, #0]
 800a3d6:	602b      	str	r3, [r5, #0]
 800a3d8:	2e00      	cmp	r6, #0
 800a3da:	da03      	bge.n	800a3e4 <_printf_i+0xc8>
 800a3dc:	232d      	movs	r3, #45	; 0x2d
 800a3de:	4276      	negs	r6, r6
 800a3e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3e4:	485e      	ldr	r0, [pc, #376]	; (800a560 <_printf_i+0x244>)
 800a3e6:	230a      	movs	r3, #10
 800a3e8:	e019      	b.n	800a41e <_printf_i+0x102>
 800a3ea:	680e      	ldr	r6, [r1, #0]
 800a3ec:	602b      	str	r3, [r5, #0]
 800a3ee:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a3f2:	bf18      	it	ne
 800a3f4:	b236      	sxthne	r6, r6
 800a3f6:	e7ef      	b.n	800a3d8 <_printf_i+0xbc>
 800a3f8:	682b      	ldr	r3, [r5, #0]
 800a3fa:	6820      	ldr	r0, [r4, #0]
 800a3fc:	1d19      	adds	r1, r3, #4
 800a3fe:	6029      	str	r1, [r5, #0]
 800a400:	0601      	lsls	r1, r0, #24
 800a402:	d501      	bpl.n	800a408 <_printf_i+0xec>
 800a404:	681e      	ldr	r6, [r3, #0]
 800a406:	e002      	b.n	800a40e <_printf_i+0xf2>
 800a408:	0646      	lsls	r6, r0, #25
 800a40a:	d5fb      	bpl.n	800a404 <_printf_i+0xe8>
 800a40c:	881e      	ldrh	r6, [r3, #0]
 800a40e:	4854      	ldr	r0, [pc, #336]	; (800a560 <_printf_i+0x244>)
 800a410:	2f6f      	cmp	r7, #111	; 0x6f
 800a412:	bf0c      	ite	eq
 800a414:	2308      	moveq	r3, #8
 800a416:	230a      	movne	r3, #10
 800a418:	2100      	movs	r1, #0
 800a41a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a41e:	6865      	ldr	r5, [r4, #4]
 800a420:	60a5      	str	r5, [r4, #8]
 800a422:	2d00      	cmp	r5, #0
 800a424:	bfa2      	ittt	ge
 800a426:	6821      	ldrge	r1, [r4, #0]
 800a428:	f021 0104 	bicge.w	r1, r1, #4
 800a42c:	6021      	strge	r1, [r4, #0]
 800a42e:	b90e      	cbnz	r6, 800a434 <_printf_i+0x118>
 800a430:	2d00      	cmp	r5, #0
 800a432:	d04d      	beq.n	800a4d0 <_printf_i+0x1b4>
 800a434:	4615      	mov	r5, r2
 800a436:	fbb6 f1f3 	udiv	r1, r6, r3
 800a43a:	fb03 6711 	mls	r7, r3, r1, r6
 800a43e:	5dc7      	ldrb	r7, [r0, r7]
 800a440:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a444:	4637      	mov	r7, r6
 800a446:	42bb      	cmp	r3, r7
 800a448:	460e      	mov	r6, r1
 800a44a:	d9f4      	bls.n	800a436 <_printf_i+0x11a>
 800a44c:	2b08      	cmp	r3, #8
 800a44e:	d10b      	bne.n	800a468 <_printf_i+0x14c>
 800a450:	6823      	ldr	r3, [r4, #0]
 800a452:	07de      	lsls	r6, r3, #31
 800a454:	d508      	bpl.n	800a468 <_printf_i+0x14c>
 800a456:	6923      	ldr	r3, [r4, #16]
 800a458:	6861      	ldr	r1, [r4, #4]
 800a45a:	4299      	cmp	r1, r3
 800a45c:	bfde      	ittt	le
 800a45e:	2330      	movle	r3, #48	; 0x30
 800a460:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a464:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800a468:	1b52      	subs	r2, r2, r5
 800a46a:	6122      	str	r2, [r4, #16]
 800a46c:	f8cd a000 	str.w	sl, [sp]
 800a470:	464b      	mov	r3, r9
 800a472:	aa03      	add	r2, sp, #12
 800a474:	4621      	mov	r1, r4
 800a476:	4640      	mov	r0, r8
 800a478:	f7ff fee2 	bl	800a240 <_printf_common>
 800a47c:	3001      	adds	r0, #1
 800a47e:	d14c      	bne.n	800a51a <_printf_i+0x1fe>
 800a480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a484:	b004      	add	sp, #16
 800a486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a48a:	4835      	ldr	r0, [pc, #212]	; (800a560 <_printf_i+0x244>)
 800a48c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a490:	6829      	ldr	r1, [r5, #0]
 800a492:	6823      	ldr	r3, [r4, #0]
 800a494:	f851 6b04 	ldr.w	r6, [r1], #4
 800a498:	6029      	str	r1, [r5, #0]
 800a49a:	061d      	lsls	r5, r3, #24
 800a49c:	d514      	bpl.n	800a4c8 <_printf_i+0x1ac>
 800a49e:	07df      	lsls	r7, r3, #31
 800a4a0:	bf44      	itt	mi
 800a4a2:	f043 0320 	orrmi.w	r3, r3, #32
 800a4a6:	6023      	strmi	r3, [r4, #0]
 800a4a8:	b91e      	cbnz	r6, 800a4b2 <_printf_i+0x196>
 800a4aa:	6823      	ldr	r3, [r4, #0]
 800a4ac:	f023 0320 	bic.w	r3, r3, #32
 800a4b0:	6023      	str	r3, [r4, #0]
 800a4b2:	2310      	movs	r3, #16
 800a4b4:	e7b0      	b.n	800a418 <_printf_i+0xfc>
 800a4b6:	6823      	ldr	r3, [r4, #0]
 800a4b8:	f043 0320 	orr.w	r3, r3, #32
 800a4bc:	6023      	str	r3, [r4, #0]
 800a4be:	2378      	movs	r3, #120	; 0x78
 800a4c0:	4828      	ldr	r0, [pc, #160]	; (800a564 <_printf_i+0x248>)
 800a4c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a4c6:	e7e3      	b.n	800a490 <_printf_i+0x174>
 800a4c8:	0659      	lsls	r1, r3, #25
 800a4ca:	bf48      	it	mi
 800a4cc:	b2b6      	uxthmi	r6, r6
 800a4ce:	e7e6      	b.n	800a49e <_printf_i+0x182>
 800a4d0:	4615      	mov	r5, r2
 800a4d2:	e7bb      	b.n	800a44c <_printf_i+0x130>
 800a4d4:	682b      	ldr	r3, [r5, #0]
 800a4d6:	6826      	ldr	r6, [r4, #0]
 800a4d8:	6961      	ldr	r1, [r4, #20]
 800a4da:	1d18      	adds	r0, r3, #4
 800a4dc:	6028      	str	r0, [r5, #0]
 800a4de:	0635      	lsls	r5, r6, #24
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	d501      	bpl.n	800a4e8 <_printf_i+0x1cc>
 800a4e4:	6019      	str	r1, [r3, #0]
 800a4e6:	e002      	b.n	800a4ee <_printf_i+0x1d2>
 800a4e8:	0670      	lsls	r0, r6, #25
 800a4ea:	d5fb      	bpl.n	800a4e4 <_printf_i+0x1c8>
 800a4ec:	8019      	strh	r1, [r3, #0]
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	6123      	str	r3, [r4, #16]
 800a4f2:	4615      	mov	r5, r2
 800a4f4:	e7ba      	b.n	800a46c <_printf_i+0x150>
 800a4f6:	682b      	ldr	r3, [r5, #0]
 800a4f8:	1d1a      	adds	r2, r3, #4
 800a4fa:	602a      	str	r2, [r5, #0]
 800a4fc:	681d      	ldr	r5, [r3, #0]
 800a4fe:	6862      	ldr	r2, [r4, #4]
 800a500:	2100      	movs	r1, #0
 800a502:	4628      	mov	r0, r5
 800a504:	f7f5 fe6c 	bl	80001e0 <memchr>
 800a508:	b108      	cbz	r0, 800a50e <_printf_i+0x1f2>
 800a50a:	1b40      	subs	r0, r0, r5
 800a50c:	6060      	str	r0, [r4, #4]
 800a50e:	6863      	ldr	r3, [r4, #4]
 800a510:	6123      	str	r3, [r4, #16]
 800a512:	2300      	movs	r3, #0
 800a514:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a518:	e7a8      	b.n	800a46c <_printf_i+0x150>
 800a51a:	6923      	ldr	r3, [r4, #16]
 800a51c:	462a      	mov	r2, r5
 800a51e:	4649      	mov	r1, r9
 800a520:	4640      	mov	r0, r8
 800a522:	47d0      	blx	sl
 800a524:	3001      	adds	r0, #1
 800a526:	d0ab      	beq.n	800a480 <_printf_i+0x164>
 800a528:	6823      	ldr	r3, [r4, #0]
 800a52a:	079b      	lsls	r3, r3, #30
 800a52c:	d413      	bmi.n	800a556 <_printf_i+0x23a>
 800a52e:	68e0      	ldr	r0, [r4, #12]
 800a530:	9b03      	ldr	r3, [sp, #12]
 800a532:	4298      	cmp	r0, r3
 800a534:	bfb8      	it	lt
 800a536:	4618      	movlt	r0, r3
 800a538:	e7a4      	b.n	800a484 <_printf_i+0x168>
 800a53a:	2301      	movs	r3, #1
 800a53c:	4632      	mov	r2, r6
 800a53e:	4649      	mov	r1, r9
 800a540:	4640      	mov	r0, r8
 800a542:	47d0      	blx	sl
 800a544:	3001      	adds	r0, #1
 800a546:	d09b      	beq.n	800a480 <_printf_i+0x164>
 800a548:	3501      	adds	r5, #1
 800a54a:	68e3      	ldr	r3, [r4, #12]
 800a54c:	9903      	ldr	r1, [sp, #12]
 800a54e:	1a5b      	subs	r3, r3, r1
 800a550:	42ab      	cmp	r3, r5
 800a552:	dcf2      	bgt.n	800a53a <_printf_i+0x21e>
 800a554:	e7eb      	b.n	800a52e <_printf_i+0x212>
 800a556:	2500      	movs	r5, #0
 800a558:	f104 0619 	add.w	r6, r4, #25
 800a55c:	e7f5      	b.n	800a54a <_printf_i+0x22e>
 800a55e:	bf00      	nop
 800a560:	0800aa21 	.word	0x0800aa21
 800a564:	0800aa32 	.word	0x0800aa32

0800a568 <_putc_r>:
 800a568:	b570      	push	{r4, r5, r6, lr}
 800a56a:	460d      	mov	r5, r1
 800a56c:	4614      	mov	r4, r2
 800a56e:	4606      	mov	r6, r0
 800a570:	b118      	cbz	r0, 800a57a <_putc_r+0x12>
 800a572:	6983      	ldr	r3, [r0, #24]
 800a574:	b90b      	cbnz	r3, 800a57a <_putc_r+0x12>
 800a576:	f7ff f95f 	bl	8009838 <__sinit>
 800a57a:	4b1c      	ldr	r3, [pc, #112]	; (800a5ec <_putc_r+0x84>)
 800a57c:	429c      	cmp	r4, r3
 800a57e:	d124      	bne.n	800a5ca <_putc_r+0x62>
 800a580:	6874      	ldr	r4, [r6, #4]
 800a582:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a584:	07d8      	lsls	r0, r3, #31
 800a586:	d405      	bmi.n	800a594 <_putc_r+0x2c>
 800a588:	89a3      	ldrh	r3, [r4, #12]
 800a58a:	0599      	lsls	r1, r3, #22
 800a58c:	d402      	bmi.n	800a594 <_putc_r+0x2c>
 800a58e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a590:	f7ff fa15 	bl	80099be <__retarget_lock_acquire_recursive>
 800a594:	68a3      	ldr	r3, [r4, #8]
 800a596:	3b01      	subs	r3, #1
 800a598:	2b00      	cmp	r3, #0
 800a59a:	60a3      	str	r3, [r4, #8]
 800a59c:	da05      	bge.n	800a5aa <_putc_r+0x42>
 800a59e:	69a2      	ldr	r2, [r4, #24]
 800a5a0:	4293      	cmp	r3, r2
 800a5a2:	db1c      	blt.n	800a5de <_putc_r+0x76>
 800a5a4:	b2eb      	uxtb	r3, r5
 800a5a6:	2b0a      	cmp	r3, #10
 800a5a8:	d019      	beq.n	800a5de <_putc_r+0x76>
 800a5aa:	6823      	ldr	r3, [r4, #0]
 800a5ac:	1c5a      	adds	r2, r3, #1
 800a5ae:	6022      	str	r2, [r4, #0]
 800a5b0:	701d      	strb	r5, [r3, #0]
 800a5b2:	b2ed      	uxtb	r5, r5
 800a5b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a5b6:	07da      	lsls	r2, r3, #31
 800a5b8:	d405      	bmi.n	800a5c6 <_putc_r+0x5e>
 800a5ba:	89a3      	ldrh	r3, [r4, #12]
 800a5bc:	059b      	lsls	r3, r3, #22
 800a5be:	d402      	bmi.n	800a5c6 <_putc_r+0x5e>
 800a5c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a5c2:	f7ff f9fd 	bl	80099c0 <__retarget_lock_release_recursive>
 800a5c6:	4628      	mov	r0, r5
 800a5c8:	bd70      	pop	{r4, r5, r6, pc}
 800a5ca:	4b09      	ldr	r3, [pc, #36]	; (800a5f0 <_putc_r+0x88>)
 800a5cc:	429c      	cmp	r4, r3
 800a5ce:	d101      	bne.n	800a5d4 <_putc_r+0x6c>
 800a5d0:	68b4      	ldr	r4, [r6, #8]
 800a5d2:	e7d6      	b.n	800a582 <_putc_r+0x1a>
 800a5d4:	4b07      	ldr	r3, [pc, #28]	; (800a5f4 <_putc_r+0x8c>)
 800a5d6:	429c      	cmp	r4, r3
 800a5d8:	bf08      	it	eq
 800a5da:	68f4      	ldreq	r4, [r6, #12]
 800a5dc:	e7d1      	b.n	800a582 <_putc_r+0x1a>
 800a5de:	4629      	mov	r1, r5
 800a5e0:	4622      	mov	r2, r4
 800a5e2:	4630      	mov	r0, r6
 800a5e4:	f000 f81a 	bl	800a61c <__swbuf_r>
 800a5e8:	4605      	mov	r5, r0
 800a5ea:	e7e3      	b.n	800a5b4 <_putc_r+0x4c>
 800a5ec:	0800a9cc 	.word	0x0800a9cc
 800a5f0:	0800a9ec 	.word	0x0800a9ec
 800a5f4:	0800a9ac 	.word	0x0800a9ac

0800a5f8 <_read_r>:
 800a5f8:	b538      	push	{r3, r4, r5, lr}
 800a5fa:	4d07      	ldr	r5, [pc, #28]	; (800a618 <_read_r+0x20>)
 800a5fc:	4604      	mov	r4, r0
 800a5fe:	4608      	mov	r0, r1
 800a600:	4611      	mov	r1, r2
 800a602:	2200      	movs	r2, #0
 800a604:	602a      	str	r2, [r5, #0]
 800a606:	461a      	mov	r2, r3
 800a608:	f7f6 fa6e 	bl	8000ae8 <_read>
 800a60c:	1c43      	adds	r3, r0, #1
 800a60e:	d102      	bne.n	800a616 <_read_r+0x1e>
 800a610:	682b      	ldr	r3, [r5, #0]
 800a612:	b103      	cbz	r3, 800a616 <_read_r+0x1e>
 800a614:	6023      	str	r3, [r4, #0]
 800a616:	bd38      	pop	{r3, r4, r5, pc}
 800a618:	20005d7c 	.word	0x20005d7c

0800a61c <__swbuf_r>:
 800a61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a61e:	460e      	mov	r6, r1
 800a620:	4614      	mov	r4, r2
 800a622:	4605      	mov	r5, r0
 800a624:	b118      	cbz	r0, 800a62e <__swbuf_r+0x12>
 800a626:	6983      	ldr	r3, [r0, #24]
 800a628:	b90b      	cbnz	r3, 800a62e <__swbuf_r+0x12>
 800a62a:	f7ff f905 	bl	8009838 <__sinit>
 800a62e:	4b21      	ldr	r3, [pc, #132]	; (800a6b4 <__swbuf_r+0x98>)
 800a630:	429c      	cmp	r4, r3
 800a632:	d12b      	bne.n	800a68c <__swbuf_r+0x70>
 800a634:	686c      	ldr	r4, [r5, #4]
 800a636:	69a3      	ldr	r3, [r4, #24]
 800a638:	60a3      	str	r3, [r4, #8]
 800a63a:	89a3      	ldrh	r3, [r4, #12]
 800a63c:	071a      	lsls	r2, r3, #28
 800a63e:	d52f      	bpl.n	800a6a0 <__swbuf_r+0x84>
 800a640:	6923      	ldr	r3, [r4, #16]
 800a642:	b36b      	cbz	r3, 800a6a0 <__swbuf_r+0x84>
 800a644:	6923      	ldr	r3, [r4, #16]
 800a646:	6820      	ldr	r0, [r4, #0]
 800a648:	1ac0      	subs	r0, r0, r3
 800a64a:	6963      	ldr	r3, [r4, #20]
 800a64c:	b2f6      	uxtb	r6, r6
 800a64e:	4283      	cmp	r3, r0
 800a650:	4637      	mov	r7, r6
 800a652:	dc04      	bgt.n	800a65e <__swbuf_r+0x42>
 800a654:	4621      	mov	r1, r4
 800a656:	4628      	mov	r0, r5
 800a658:	f7ff fbf2 	bl	8009e40 <_fflush_r>
 800a65c:	bb30      	cbnz	r0, 800a6ac <__swbuf_r+0x90>
 800a65e:	68a3      	ldr	r3, [r4, #8]
 800a660:	3b01      	subs	r3, #1
 800a662:	60a3      	str	r3, [r4, #8]
 800a664:	6823      	ldr	r3, [r4, #0]
 800a666:	1c5a      	adds	r2, r3, #1
 800a668:	6022      	str	r2, [r4, #0]
 800a66a:	701e      	strb	r6, [r3, #0]
 800a66c:	6963      	ldr	r3, [r4, #20]
 800a66e:	3001      	adds	r0, #1
 800a670:	4283      	cmp	r3, r0
 800a672:	d004      	beq.n	800a67e <__swbuf_r+0x62>
 800a674:	89a3      	ldrh	r3, [r4, #12]
 800a676:	07db      	lsls	r3, r3, #31
 800a678:	d506      	bpl.n	800a688 <__swbuf_r+0x6c>
 800a67a:	2e0a      	cmp	r6, #10
 800a67c:	d104      	bne.n	800a688 <__swbuf_r+0x6c>
 800a67e:	4621      	mov	r1, r4
 800a680:	4628      	mov	r0, r5
 800a682:	f7ff fbdd 	bl	8009e40 <_fflush_r>
 800a686:	b988      	cbnz	r0, 800a6ac <__swbuf_r+0x90>
 800a688:	4638      	mov	r0, r7
 800a68a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a68c:	4b0a      	ldr	r3, [pc, #40]	; (800a6b8 <__swbuf_r+0x9c>)
 800a68e:	429c      	cmp	r4, r3
 800a690:	d101      	bne.n	800a696 <__swbuf_r+0x7a>
 800a692:	68ac      	ldr	r4, [r5, #8]
 800a694:	e7cf      	b.n	800a636 <__swbuf_r+0x1a>
 800a696:	4b09      	ldr	r3, [pc, #36]	; (800a6bc <__swbuf_r+0xa0>)
 800a698:	429c      	cmp	r4, r3
 800a69a:	bf08      	it	eq
 800a69c:	68ec      	ldreq	r4, [r5, #12]
 800a69e:	e7ca      	b.n	800a636 <__swbuf_r+0x1a>
 800a6a0:	4621      	mov	r1, r4
 800a6a2:	4628      	mov	r0, r5
 800a6a4:	f000 f80c 	bl	800a6c0 <__swsetup_r>
 800a6a8:	2800      	cmp	r0, #0
 800a6aa:	d0cb      	beq.n	800a644 <__swbuf_r+0x28>
 800a6ac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a6b0:	e7ea      	b.n	800a688 <__swbuf_r+0x6c>
 800a6b2:	bf00      	nop
 800a6b4:	0800a9cc 	.word	0x0800a9cc
 800a6b8:	0800a9ec 	.word	0x0800a9ec
 800a6bc:	0800a9ac 	.word	0x0800a9ac

0800a6c0 <__swsetup_r>:
 800a6c0:	4b32      	ldr	r3, [pc, #200]	; (800a78c <__swsetup_r+0xcc>)
 800a6c2:	b570      	push	{r4, r5, r6, lr}
 800a6c4:	681d      	ldr	r5, [r3, #0]
 800a6c6:	4606      	mov	r6, r0
 800a6c8:	460c      	mov	r4, r1
 800a6ca:	b125      	cbz	r5, 800a6d6 <__swsetup_r+0x16>
 800a6cc:	69ab      	ldr	r3, [r5, #24]
 800a6ce:	b913      	cbnz	r3, 800a6d6 <__swsetup_r+0x16>
 800a6d0:	4628      	mov	r0, r5
 800a6d2:	f7ff f8b1 	bl	8009838 <__sinit>
 800a6d6:	4b2e      	ldr	r3, [pc, #184]	; (800a790 <__swsetup_r+0xd0>)
 800a6d8:	429c      	cmp	r4, r3
 800a6da:	d10f      	bne.n	800a6fc <__swsetup_r+0x3c>
 800a6dc:	686c      	ldr	r4, [r5, #4]
 800a6de:	89a3      	ldrh	r3, [r4, #12]
 800a6e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a6e4:	0719      	lsls	r1, r3, #28
 800a6e6:	d42c      	bmi.n	800a742 <__swsetup_r+0x82>
 800a6e8:	06dd      	lsls	r5, r3, #27
 800a6ea:	d411      	bmi.n	800a710 <__swsetup_r+0x50>
 800a6ec:	2309      	movs	r3, #9
 800a6ee:	6033      	str	r3, [r6, #0]
 800a6f0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a6f4:	81a3      	strh	r3, [r4, #12]
 800a6f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a6fa:	e03e      	b.n	800a77a <__swsetup_r+0xba>
 800a6fc:	4b25      	ldr	r3, [pc, #148]	; (800a794 <__swsetup_r+0xd4>)
 800a6fe:	429c      	cmp	r4, r3
 800a700:	d101      	bne.n	800a706 <__swsetup_r+0x46>
 800a702:	68ac      	ldr	r4, [r5, #8]
 800a704:	e7eb      	b.n	800a6de <__swsetup_r+0x1e>
 800a706:	4b24      	ldr	r3, [pc, #144]	; (800a798 <__swsetup_r+0xd8>)
 800a708:	429c      	cmp	r4, r3
 800a70a:	bf08      	it	eq
 800a70c:	68ec      	ldreq	r4, [r5, #12]
 800a70e:	e7e6      	b.n	800a6de <__swsetup_r+0x1e>
 800a710:	0758      	lsls	r0, r3, #29
 800a712:	d512      	bpl.n	800a73a <__swsetup_r+0x7a>
 800a714:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a716:	b141      	cbz	r1, 800a72a <__swsetup_r+0x6a>
 800a718:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a71c:	4299      	cmp	r1, r3
 800a71e:	d002      	beq.n	800a726 <__swsetup_r+0x66>
 800a720:	4630      	mov	r0, r6
 800a722:	f7ff fbe7 	bl	8009ef4 <_free_r>
 800a726:	2300      	movs	r3, #0
 800a728:	6363      	str	r3, [r4, #52]	; 0x34
 800a72a:	89a3      	ldrh	r3, [r4, #12]
 800a72c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a730:	81a3      	strh	r3, [r4, #12]
 800a732:	2300      	movs	r3, #0
 800a734:	6063      	str	r3, [r4, #4]
 800a736:	6923      	ldr	r3, [r4, #16]
 800a738:	6023      	str	r3, [r4, #0]
 800a73a:	89a3      	ldrh	r3, [r4, #12]
 800a73c:	f043 0308 	orr.w	r3, r3, #8
 800a740:	81a3      	strh	r3, [r4, #12]
 800a742:	6923      	ldr	r3, [r4, #16]
 800a744:	b94b      	cbnz	r3, 800a75a <__swsetup_r+0x9a>
 800a746:	89a3      	ldrh	r3, [r4, #12]
 800a748:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a74c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a750:	d003      	beq.n	800a75a <__swsetup_r+0x9a>
 800a752:	4621      	mov	r1, r4
 800a754:	4630      	mov	r0, r6
 800a756:	f000 f847 	bl	800a7e8 <__smakebuf_r>
 800a75a:	89a0      	ldrh	r0, [r4, #12]
 800a75c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a760:	f010 0301 	ands.w	r3, r0, #1
 800a764:	d00a      	beq.n	800a77c <__swsetup_r+0xbc>
 800a766:	2300      	movs	r3, #0
 800a768:	60a3      	str	r3, [r4, #8]
 800a76a:	6963      	ldr	r3, [r4, #20]
 800a76c:	425b      	negs	r3, r3
 800a76e:	61a3      	str	r3, [r4, #24]
 800a770:	6923      	ldr	r3, [r4, #16]
 800a772:	b943      	cbnz	r3, 800a786 <__swsetup_r+0xc6>
 800a774:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a778:	d1ba      	bne.n	800a6f0 <__swsetup_r+0x30>
 800a77a:	bd70      	pop	{r4, r5, r6, pc}
 800a77c:	0781      	lsls	r1, r0, #30
 800a77e:	bf58      	it	pl
 800a780:	6963      	ldrpl	r3, [r4, #20]
 800a782:	60a3      	str	r3, [r4, #8]
 800a784:	e7f4      	b.n	800a770 <__swsetup_r+0xb0>
 800a786:	2000      	movs	r0, #0
 800a788:	e7f7      	b.n	800a77a <__swsetup_r+0xba>
 800a78a:	bf00      	nop
 800a78c:	20000184 	.word	0x20000184
 800a790:	0800a9cc 	.word	0x0800a9cc
 800a794:	0800a9ec 	.word	0x0800a9ec
 800a798:	0800a9ac 	.word	0x0800a9ac

0800a79c <__swhatbuf_r>:
 800a79c:	b570      	push	{r4, r5, r6, lr}
 800a79e:	460e      	mov	r6, r1
 800a7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a4:	2900      	cmp	r1, #0
 800a7a6:	b096      	sub	sp, #88	; 0x58
 800a7a8:	4614      	mov	r4, r2
 800a7aa:	461d      	mov	r5, r3
 800a7ac:	da08      	bge.n	800a7c0 <__swhatbuf_r+0x24>
 800a7ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	602a      	str	r2, [r5, #0]
 800a7b6:	061a      	lsls	r2, r3, #24
 800a7b8:	d410      	bmi.n	800a7dc <__swhatbuf_r+0x40>
 800a7ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7be:	e00e      	b.n	800a7de <__swhatbuf_r+0x42>
 800a7c0:	466a      	mov	r2, sp
 800a7c2:	f000 f851 	bl	800a868 <_fstat_r>
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	dbf1      	blt.n	800a7ae <__swhatbuf_r+0x12>
 800a7ca:	9a01      	ldr	r2, [sp, #4]
 800a7cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a7d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a7d4:	425a      	negs	r2, r3
 800a7d6:	415a      	adcs	r2, r3
 800a7d8:	602a      	str	r2, [r5, #0]
 800a7da:	e7ee      	b.n	800a7ba <__swhatbuf_r+0x1e>
 800a7dc:	2340      	movs	r3, #64	; 0x40
 800a7de:	2000      	movs	r0, #0
 800a7e0:	6023      	str	r3, [r4, #0]
 800a7e2:	b016      	add	sp, #88	; 0x58
 800a7e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a7e8 <__smakebuf_r>:
 800a7e8:	898b      	ldrh	r3, [r1, #12]
 800a7ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7ec:	079d      	lsls	r5, r3, #30
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	460c      	mov	r4, r1
 800a7f2:	d507      	bpl.n	800a804 <__smakebuf_r+0x1c>
 800a7f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	6123      	str	r3, [r4, #16]
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	6163      	str	r3, [r4, #20]
 800a800:	b002      	add	sp, #8
 800a802:	bd70      	pop	{r4, r5, r6, pc}
 800a804:	ab01      	add	r3, sp, #4
 800a806:	466a      	mov	r2, sp
 800a808:	f7ff ffc8 	bl	800a79c <__swhatbuf_r>
 800a80c:	9900      	ldr	r1, [sp, #0]
 800a80e:	4605      	mov	r5, r0
 800a810:	4630      	mov	r0, r6
 800a812:	f7ff f90d 	bl	8009a30 <_malloc_r>
 800a816:	b948      	cbnz	r0, 800a82c <__smakebuf_r+0x44>
 800a818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a81c:	059a      	lsls	r2, r3, #22
 800a81e:	d4ef      	bmi.n	800a800 <__smakebuf_r+0x18>
 800a820:	f023 0303 	bic.w	r3, r3, #3
 800a824:	f043 0302 	orr.w	r3, r3, #2
 800a828:	81a3      	strh	r3, [r4, #12]
 800a82a:	e7e3      	b.n	800a7f4 <__smakebuf_r+0xc>
 800a82c:	4b0d      	ldr	r3, [pc, #52]	; (800a864 <__smakebuf_r+0x7c>)
 800a82e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a830:	89a3      	ldrh	r3, [r4, #12]
 800a832:	6020      	str	r0, [r4, #0]
 800a834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a838:	81a3      	strh	r3, [r4, #12]
 800a83a:	9b00      	ldr	r3, [sp, #0]
 800a83c:	6163      	str	r3, [r4, #20]
 800a83e:	9b01      	ldr	r3, [sp, #4]
 800a840:	6120      	str	r0, [r4, #16]
 800a842:	b15b      	cbz	r3, 800a85c <__smakebuf_r+0x74>
 800a844:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a848:	4630      	mov	r0, r6
 800a84a:	f000 f81f 	bl	800a88c <_isatty_r>
 800a84e:	b128      	cbz	r0, 800a85c <__smakebuf_r+0x74>
 800a850:	89a3      	ldrh	r3, [r4, #12]
 800a852:	f023 0303 	bic.w	r3, r3, #3
 800a856:	f043 0301 	orr.w	r3, r3, #1
 800a85a:	81a3      	strh	r3, [r4, #12]
 800a85c:	89a0      	ldrh	r0, [r4, #12]
 800a85e:	4305      	orrs	r5, r0
 800a860:	81a5      	strh	r5, [r4, #12]
 800a862:	e7cd      	b.n	800a800 <__smakebuf_r+0x18>
 800a864:	080097d1 	.word	0x080097d1

0800a868 <_fstat_r>:
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4d07      	ldr	r5, [pc, #28]	; (800a888 <_fstat_r+0x20>)
 800a86c:	2300      	movs	r3, #0
 800a86e:	4604      	mov	r4, r0
 800a870:	4608      	mov	r0, r1
 800a872:	4611      	mov	r1, r2
 800a874:	602b      	str	r3, [r5, #0]
 800a876:	f7f6 f960 	bl	8000b3a <_fstat>
 800a87a:	1c43      	adds	r3, r0, #1
 800a87c:	d102      	bne.n	800a884 <_fstat_r+0x1c>
 800a87e:	682b      	ldr	r3, [r5, #0]
 800a880:	b103      	cbz	r3, 800a884 <_fstat_r+0x1c>
 800a882:	6023      	str	r3, [r4, #0]
 800a884:	bd38      	pop	{r3, r4, r5, pc}
 800a886:	bf00      	nop
 800a888:	20005d7c 	.word	0x20005d7c

0800a88c <_isatty_r>:
 800a88c:	b538      	push	{r3, r4, r5, lr}
 800a88e:	4d06      	ldr	r5, [pc, #24]	; (800a8a8 <_isatty_r+0x1c>)
 800a890:	2300      	movs	r3, #0
 800a892:	4604      	mov	r4, r0
 800a894:	4608      	mov	r0, r1
 800a896:	602b      	str	r3, [r5, #0]
 800a898:	f7f6 f95f 	bl	8000b5a <_isatty>
 800a89c:	1c43      	adds	r3, r0, #1
 800a89e:	d102      	bne.n	800a8a6 <_isatty_r+0x1a>
 800a8a0:	682b      	ldr	r3, [r5, #0]
 800a8a2:	b103      	cbz	r3, 800a8a6 <_isatty_r+0x1a>
 800a8a4:	6023      	str	r3, [r4, #0]
 800a8a6:	bd38      	pop	{r3, r4, r5, pc}
 800a8a8:	20005d7c 	.word	0x20005d7c

0800a8ac <_init>:
 800a8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ae:	bf00      	nop
 800a8b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8b2:	bc08      	pop	{r3}
 800a8b4:	469e      	mov	lr, r3
 800a8b6:	4770      	bx	lr

0800a8b8 <_fini>:
 800a8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ba:	bf00      	nop
 800a8bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8be:	bc08      	pop	{r3}
 800a8c0:	469e      	mov	lr, r3
 800a8c2:	4770      	bx	lr
