-- generated by newgenasym Tue Jun 27 15:19:11 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity EP9315 is
    port (    
	ABITCLK:   INOUT  STD_LOGIC;    
	AD0:       INOUT  STD_LOGIC;    
	AD1:       INOUT  STD_LOGIC;    
	AD10:      INOUT  STD_LOGIC;    
	AD11:      INOUT  STD_LOGIC;    
	AD12:      INOUT  STD_LOGIC;    
	AD13:      INOUT  STD_LOGIC;    
	AD14:      INOUT  STD_LOGIC;    
	AD15:      INOUT  STD_LOGIC;    
	AD16:      INOUT  STD_LOGIC;    
	AD17:      INOUT  STD_LOGIC;    
	AD18:      INOUT  STD_LOGIC;    
	AD19:      INOUT  STD_LOGIC;    
	AD2:       INOUT  STD_LOGIC;    
	AD20:      INOUT  STD_LOGIC;    
	AD21:      INOUT  STD_LOGIC;    
	AD22:      INOUT  STD_LOGIC;    
	AD23:      INOUT  STD_LOGIC;    
	AD24:      INOUT  STD_LOGIC;    
	AD25:      INOUT  STD_LOGIC;    
	AD3:       INOUT  STD_LOGIC;    
	AD4:       INOUT  STD_LOGIC;    
	AD5:       INOUT  STD_LOGIC;    
	AD6:       INOUT  STD_LOGIC;    
	AD7:       INOUT  STD_LOGIC;    
	AD8:       INOUT  STD_LOGIC;    
	AD9:       INOUT  STD_LOGIC;    
	ADC_GND:   IN     STD_LOGIC;    
	ADC_VDD:   IN     STD_LOGIC;    
	\arst*\:   INOUT  STD_LOGIC;    
	ASDI:      INOUT  STD_LOGIC;    
	ASDO:      INOUT  STD_LOGIC;    
	ASYNC:     INOUT  STD_LOGIC;    
	BLANK:     INOUT  STD_LOGIC;    
	BOOT0:     INOUT  STD_LOGIC;    
	BOOT1:     INOUT  STD_LOGIC;    
	BRIGHT:    INOUT  STD_LOGIC;    
	\cas*\:    OUT    STD_LOGIC;    
	CLD:       IN     STD_LOGIC;    
	COL0:      OUT    STD_LOGIC;    
	COL1:      OUT    STD_LOGIC;    
	COL2:      OUT    STD_LOGIC;    
	COL3:      OUT    STD_LOGIC;    
	COL4:      OUT    STD_LOGIC;    
	COL5:      OUT    STD_LOGIC;    
	COL6:      OUT    STD_LOGIC;    
	COL7:      OUT    STD_LOGIC;    
	CRS:       IN     STD_LOGIC;    
	\cs0*\:    OUT    STD_LOGIC;    
	\cs1*\:    OUT    STD_LOGIC;    
	\cs2*\:    OUT    STD_LOGIC;    
	\cs3*\:    OUT    STD_LOGIC;    
	\cs6*\:    OUT    STD_LOGIC;    
	\cs7*\:    OUT    STD_LOGIC;    
	\cts*\:    IN     STD_LOGIC;    
	DA0:       INOUT  STD_LOGIC;    
	DA1:       INOUT  STD_LOGIC;    
	DA10:      INOUT  STD_LOGIC;    
	DA11:      INOUT  STD_LOGIC;    
	DA12:      INOUT  STD_LOGIC;    
	DA13:      INOUT  STD_LOGIC;    
	DA14:      INOUT  STD_LOGIC;    
	DA15:      INOUT  STD_LOGIC;    
	DA16:      INOUT  STD_LOGIC;    
	DA17:      INOUT  STD_LOGIC;    
	DA18:      INOUT  STD_LOGIC;    
	DA19:      INOUT  STD_LOGIC;    
	DA2:       INOUT  STD_LOGIC;    
	DA20:      INOUT  STD_LOGIC;    
	DA21:      INOUT  STD_LOGIC;    
	DA22:      INOUT  STD_LOGIC;    
	DA23:      INOUT  STD_LOGIC;    
	DA24:      INOUT  STD_LOGIC;    
	DA25:      INOUT  STD_LOGIC;    
	DA26:      INOUT  STD_LOGIC;    
	DA27:      INOUT  STD_LOGIC;    
	DA28:      INOUT  STD_LOGIC;    
	DA29:      INOUT  STD_LOGIC;    
	DA3:       INOUT  STD_LOGIC;    
	DA30:      INOUT  STD_LOGIC;    
	DA31:      INOUT  STD_LOGIC;    
	DA4:       INOUT  STD_LOGIC;    
	DA5:       INOUT  STD_LOGIC;    
	DA6:       INOUT  STD_LOGIC;    
	DA7:       INOUT  STD_LOGIC;    
	DA8:       INOUT  STD_LOGIC;    
	DA9:       INOUT  STD_LOGIC;    
	DD0:       INOUT  STD_LOGIC;    
	DD1:       INOUT  STD_LOGIC;    
	DD10:      INOUT  STD_LOGIC;    
	DD11:      INOUT  STD_LOGIC;    
	DD12:      INOUT  STD_LOGIC;    
	DD13:      INOUT  STD_LOGIC;    
	DD14:      INOUT  STD_LOGIC;    
	DD15:      INOUT  STD_LOGIC;    
	DD2:       INOUT  STD_LOGIC;    
	DD3:       INOUT  STD_LOGIC;    
	DD4:       INOUT  STD_LOGIC;    
	DD5:       INOUT  STD_LOGIC;    
	DD6:       INOUT  STD_LOGIC;    
	DD7:       INOUT  STD_LOGIC;    
	DD8:       INOUT  STD_LOGIC;    
	DD9:       INOUT  STD_LOGIC;    
	\dior*\:   INOUT  STD_LOGIC;    
	\diow*\:   INOUT  STD_LOGIC;    
	\dmack*\:  INOUT  STD_LOGIC;    
	\dqm0*\:   OUT    STD_LOGIC;    
	\dqm1*\:   OUT    STD_LOGIC;    
	\dqm2*\:   OUT    STD_LOGIC;    
	\dqm3*\:   OUT    STD_LOGIC;    
	\dsr*\:    IN     STD_LOGIC;    
	\dtr*\:    OUT    STD_LOGIC;    
	EECLK:     OUT    STD_LOGIC;    
	EEDAT:     OUT    STD_LOGIC;    
	EGPIO0:    INOUT  STD_LOGIC;    
	EGPIO1:    INOUT  STD_LOGIC;    
	EGPIO10:   INOUT  STD_LOGIC;    
	EGPIO11:   INOUT  STD_LOGIC;    
	EGPIO12:   INOUT  STD_LOGIC;    
	EGPIO13:   INOUT  STD_LOGIC;    
	EGPIO14:   INOUT  STD_LOGIC;    
	EGPIO15:   INOUT  STD_LOGIC;    
	EGPIO2:    INOUT  STD_LOGIC;    
	EGPIO3:    INOUT  STD_LOGIC;    
	EGPIO4:    INOUT  STD_LOGIC;    
	EGPIO5:    INOUT  STD_LOGIC;    
	EGPIO6:    INOUT  STD_LOGIC;    
	EGPIO7:    INOUT  STD_LOGIC;    
	EGPIO8:    INOUT  STD_LOGIC;    
	EGPIO9:    INOUT  STD_LOGIC;    
	GND0:      IN     STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND10:     IN     STD_LOGIC;    
	GND11:     IN     STD_LOGIC;    
	GND12:     IN     STD_LOGIC;    
	GND13:     IN     STD_LOGIC;    
	GND14:     IN     STD_LOGIC;    
	GND15:     IN     STD_LOGIC;    
	GND16:     IN     STD_LOGIC;    
	GND17:     IN     STD_LOGIC;    
	GND18:     IN     STD_LOGIC;    
	GND19:     IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GND20:     IN     STD_LOGIC;    
	GND21:     IN     STD_LOGIC;    
	GND22:     IN     STD_LOGIC;    
	GND23:     IN     STD_LOGIC;    
	GND24:     IN     STD_LOGIC;    
	GND25:     IN     STD_LOGIC;    
	GND26:     IN     STD_LOGIC;    
	GND27:     IN     STD_LOGIC;    
	GND28:     IN     STD_LOGIC;    
	GND29:     IN     STD_LOGIC;    
	GND3:      IN     STD_LOGIC;    
	GND30:     IN     STD_LOGIC;    
	GND31:     IN     STD_LOGIC;    
	GND32:     IN     STD_LOGIC;    
	GND33:     IN     STD_LOGIC;    
	GND34:     IN     STD_LOGIC;    
	GND35:     IN     STD_LOGIC;    
	GND36:     IN     STD_LOGIC;    
	GND37:     IN     STD_LOGIC;    
	GND38:     IN     STD_LOGIC;    
	GND39:     IN     STD_LOGIC;    
	GND4:      IN     STD_LOGIC;    
	GND40:     IN     STD_LOGIC;    
	GND41:     IN     STD_LOGIC;    
	GND42:     IN     STD_LOGIC;    
	GND43:     IN     STD_LOGIC;    
	GND44:     IN     STD_LOGIC;    
	GND45:     IN     STD_LOGIC;    
	GND46:     IN     STD_LOGIC;    
	GND47:     IN     STD_LOGIC;    
	GND48:     IN     STD_LOGIC;    
	GND49:     IN     STD_LOGIC;    
	GND5:      IN     STD_LOGIC;    
	GND50:     IN     STD_LOGIC;    
	GND51:     IN     STD_LOGIC;    
	GND52:     IN     STD_LOGIC;    
	GND53:     IN     STD_LOGIC;    
	GND54:     IN     STD_LOGIC;    
	GND55:     IN     STD_LOGIC;    
	GND6:      IN     STD_LOGIC;    
	GND7:      IN     STD_LOGIC;    
	GND8:      IN     STD_LOGIC;    
	GND9:      IN     STD_LOGIC;    
	GRLED:     OUT    STD_LOGIC;    
	HSYNC:     INOUT  STD_LOGIC;    
	\idecs0*\: INOUT  STD_LOGIC;    
	\idecs1*\: INOUT  STD_LOGIC;    
	IDEDA0:    INOUT  STD_LOGIC;    
	IDEDA1:    INOUT  STD_LOGIC;    
	IDEDA2:    INOUT  STD_LOGIC;    
	INT0:      INOUT  STD_LOGIC;    
	INT1:      INOUT  STD_LOGIC;    
	INT2:      INOUT  STD_LOGIC;    
	INT3:      INOUT  STD_LOGIC;    
	\iord*\:   INOUT  STD_LOGIC;    
	IORDY:     INOUT  STD_LOGIC;    
	\iowr*\:   INOUT  STD_LOGIC;    
	\mcaden*\: INOUT  STD_LOGIC;    
	MCBVD1:    INOUT  STD_LOGIC;    
	MCBVD2:    INOUT  STD_LOGIC;    
	\mcdaen*\: INOUT  STD_LOGIC;    
	MCDIR:     INOUT  STD_LOGIC;    
	\mceh*\:   INOUT  STD_LOGIC;    
	\mcel*\:   INOUT  STD_LOGIC;    
	\mcrd*\:   INOUT  STD_LOGIC;    
	\mcreg*\:  INOUT  STD_LOGIC;    
	\mcreset*\: INOUT  STD_LOGIC;    
	\mcwait*\: INOUT  STD_LOGIC;    
	\mcwr*\:   INOUT  STD_LOGIC;    
	MDC:       OUT    STD_LOGIC;    
	MDIO:      OUT    STD_LOGIC;    
	MIIRXD0:   IN     STD_LOGIC;    
	MIIRXD1:   IN     STD_LOGIC;    
	MIIRXD2:   IN     STD_LOGIC;    
	MIIRXD3:   IN     STD_LOGIC;    
	MIITXD0:   OUT    STD_LOGIC;    
	MIITXD1:   OUT    STD_LOGIC;    
	MIITXD2:   OUT    STD_LOGIC;    
	MIITXD3:   OUT    STD_LOGIC;    
	MSD1:      INOUT  STD_LOGIC;    
	MSD2:      INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	P0:        INOUT  STD_LOGIC;    
	P1:        INOUT  STD_LOGIC;    
	P10:       INOUT  STD_LOGIC;    
	P11:       INOUT  STD_LOGIC;    
	P12:       INOUT  STD_LOGIC;    
	P13:       INOUT  STD_LOGIC;    
	P14:       INOUT  STD_LOGIC;    
	P15:       INOUT  STD_LOGIC;    
	P16:       INOUT  STD_LOGIC;    
	P17:       INOUT  STD_LOGIC;    
	P2:        INOUT  STD_LOGIC;    
	P3:        INOUT  STD_LOGIC;    
	P4:        INOUT  STD_LOGIC;    
	P5:        INOUT  STD_LOGIC;    
	P6:        INOUT  STD_LOGIC;    
	P7:        INOUT  STD_LOGIC;    
	P8:        INOUT  STD_LOGIC;    
	P9:        INOUT  STD_LOGIC;    
	PLL_GND:   IN     STD_LOGIC;    
	PLL_VDD:   IN     STD_LOGIC;    
	\prst*\:   INOUT  STD_LOGIC;    
	PWMOUT:    INOUT  STD_LOGIC;    
	\ras*\:    OUT    STD_LOGIC;    
	\rd*\:     INOUT  STD_LOGIC;    
	RDLED:     OUT    STD_LOGIC;    
	READY:     INOUT  STD_LOGIC;    
	ROW0:      OUT    STD_LOGIC;    
	ROW1:      OUT    STD_LOGIC;    
	ROW2:      OUT    STD_LOGIC;    
	ROW3:      OUT    STD_LOGIC;    
	ROW4:      OUT    STD_LOGIC;    
	ROW5:      OUT    STD_LOGIC;    
	ROW6:      OUT    STD_LOGIC;    
	ROW7:      OUT    STD_LOGIC;    
	\rsto*\:   INOUT  STD_LOGIC;    
	RTCXTALI:  IN     STD_LOGIC;    
	RTCXTALO:  OUT    STD_LOGIC;    
	\rts*\:    OUT    STD_LOGIC;    
	RVDD0:     IN     STD_LOGIC;    
	RVDD1:     IN     STD_LOGIC;    
	RVDD10:    IN     STD_LOGIC;    
	RVDD11:    IN     STD_LOGIC;    
	RVDD12:    IN     STD_LOGIC;    
	RVDD13:    IN     STD_LOGIC;    
	RVDD14:    IN     STD_LOGIC;    
	RVDD15:    IN     STD_LOGIC;    
	RVDD16:    IN     STD_LOGIC;    
	RVDD17:    IN     STD_LOGIC;    
	RVDD18:    IN     STD_LOGIC;    
	RVDD2:     IN     STD_LOGIC;    
	RVDD3:     IN     STD_LOGIC;    
	RVDD4:     IN     STD_LOGIC;    
	RVDD5:     IN     STD_LOGIC;    
	RVDD6:     IN     STD_LOGIC;    
	RVDD7:     IN     STD_LOGIC;    
	RVDD8:     IN     STD_LOGIC;    
	RVDD9:     IN     STD_LOGIC;    
	RXCLK:     IN     STD_LOGIC;    
	RXD0:      IN     STD_LOGIC;    
	RXD1:      IN     STD_LOGIC;    
	RXD2:      IN     STD_LOGIC;    
	RXDVAL:    IN     STD_LOGIC;    
	RXERR:     IN     STD_LOGIC;    
	SCLK1:     INOUT  STD_LOGIC;    
	SDCLK:     OUT    STD_LOGIC;    
	SDCLKEN:   OUT    STD_LOGIC;    
	\sdcs0*\:  OUT    STD_LOGIC;    
	\sdcs1*\:  OUT    STD_LOGIC;    
	\sdcs2*\:  OUT    STD_LOGIC;    
	\sdcs3*\:  OUT    STD_LOGIC;    
	\sdwe*\:   OUT    STD_LOGIC;    
	SFRM1:     INOUT  STD_LOGIC;    
	SLA0:      OUT    STD_LOGIC;    
	SLA1:      OUT    STD_LOGIC;    
	SPCLK:     INOUT  STD_LOGIC;    
	SSPRX1:    INOUT  STD_LOGIC;    
	SSPTX1:    INOUT  STD_LOGIC;    
	SXM:       IN     STD_LOGIC;    
	SXP:       IN     STD_LOGIC;    
	SYM:       IN     STD_LOGIC;    
	SYP:       IN     STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TDO:       OUT    STD_LOGIC;    
	TMS:       IN     STD_LOGIC;    
	\trst*\:   IN     STD_LOGIC;    
	TXCLK:     OUT    STD_LOGIC;    
	TXD0:      OUT    STD_LOGIC;    
	TXD1:      OUT    STD_LOGIC;    
	TXD2:      OUT    STD_LOGIC;    
	TXEN:      OUT    STD_LOGIC;    
	TXERR:     OUT    STD_LOGIC;    
	USBM0:     OUT    STD_LOGIC;    
	USBM1:     OUT    STD_LOGIC;    
	USBM2:     OUT    STD_LOGIC;    
	USBP0:     OUT    STD_LOGIC;    
	USBP1:     OUT    STD_LOGIC;    
	USBP2:     OUT    STD_LOGIC;    
	V_CSYNC:   INOUT  STD_LOGIC;    
	VS1:       INOUT  STD_LOGIC;    
	VS2:       INOUT  STD_LOGIC;    
	VVDD0:     IN     STD_LOGIC;    
	VVDD1:     IN     STD_LOGIC;    
	VVDD10:    IN     STD_LOGIC;    
	VVDD11:    IN     STD_LOGIC;    
	VVDD12:    IN     STD_LOGIC;    
	VVDD13:    IN     STD_LOGIC;    
	VVDD14:    IN     STD_LOGIC;    
	VVDD15:    IN     STD_LOGIC;    
	VVDD16:    IN     STD_LOGIC;    
	VVDD2:     IN     STD_LOGIC;    
	VVDD3:     IN     STD_LOGIC;    
	VVDD4:     IN     STD_LOGIC;    
	VVDD5:     IN     STD_LOGIC;    
	VVDD6:     IN     STD_LOGIC;    
	VVDD7:     IN     STD_LOGIC;    
	VVDD8:     IN     STD_LOGIC;    
	VVDD9:     IN     STD_LOGIC;    
	\wait*\:   INOUT  STD_LOGIC;    
	WP:        INOUT  STD_LOGIC;    
	\wr*\:     INOUT  STD_LOGIC;    
	XM:        IN     STD_LOGIC;    
	XP:        IN     STD_LOGIC;    
	XTALI:     IN     STD_LOGIC;    
	XTALO:     OUT    STD_LOGIC;    
	YM:        IN     STD_LOGIC;    
	YP:        IN     STD_LOGIC);
end EP9315;
