Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Oct  7 21:10:08 2024
| Host         : Lucass running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   153 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------+------------------+------------------+----------------+--------------+
|               Clock Signal              | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+---------------+------------------+------------------+----------------+--------------+
|  genblk1[11].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[1].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[0].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[10].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[2].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[3].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[8].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[5].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[6].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[7].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[4].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[15].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[16].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[14].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[9].processingDiv/clkDiv_reg_0  |               |                  |                1 |              1 |         1.00 |
|  genblk1[12].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[13].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[18].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[17].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  genblk1[19].processingDiv/clkDiv_reg_0 |               |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                          |               |                  |                1 |              1 |         1.00 |
|  genblk1[20].processingDiv/CLK          |               |                  |                1 |              2 |         2.00 |
+-----------------------------------------+---------------+------------------+------------------+----------------+--------------+


