Active-HDL 11.1.262.7351 2021-10-01 00:53:50

Elaboration top modules:
Architecture                  programa(puertos)


-------------------------------------------------------------------------------------------
Entity   | Architecture | Library   | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------
puertos  | programa     | RegistroT |      | 11.1.262.7351 (Windows) | -O3
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
VHDL Package            | Library   | Info | Compiler Version        | Compilation Options
-------------------------------------------------------------------------------------------
standard                | std       |      |                         | <unavailable>
TEXTIO                  | std       |      |                         | <unavailable>
std_logic_1164          | ieee      |      |                         | <unavailable>
-------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------
Library                 | Comment
-------------------------------------------------------------------------------------------
ieee                    | Standard IEEE packages library
RegistroT               | None
std                     | Standard VHDL library
-------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+puertos puertos programa


The performance of simulation is reduced. Version Student Edition
