{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571645546943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571645546945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 02:12:26 2019 " "Processing started: Mon Oct 21 02:12:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571645546945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645546945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe " "Command: quartus_map --read_settings_files=on --write_settings_files=off TecTacToe -c TecTacToe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645546946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571645547218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571645547218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_cars.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_cars " "Found entity 1: sprite_cars" {  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE " "Found entity 1: VGA_MODULE" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLOCK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLOCK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIVIDER " "Found entity 1: CLOCK_DIVIDER" {  } { { "CLOCK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLOCK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_DIVIDER.sv 1 1 " "Found 1 design units, including 1 entities, in source file CLK_DIVIDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "CLK_DIVIDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CLK_DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SIGNAL_SYNC.sv 1 1 " "Found 1 design units, including 1 entities, in source file SIGNAL_SYNC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIGNAL_SYNC " "Found entity 1: SIGNAL_SYNC" {  } { { "SIGNAL_SYNC.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MODULE_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MODULE_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MODULE_TB " "Found entity 1: VGA_MODULE_TB" {  } { { "VGA_MODULE_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE_TB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER " "Found entity 1: V_COUNTER" {  } { { "V_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER_TB " "Found entity 1: H_COUNTER_TB" {  } { { "H_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spriteDrawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file spriteDrawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spriteDrawer " "Found entity 1: spriteDrawer" {  } { { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H_COUNTER.sv 1 1 " "Found 1 design units, including 1 entities, in source file H_COUNTER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 H_COUNTER " "Found entity 1: H_COUNTER" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DrawSquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file DrawSquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrawSquare " "Found entity 1: DrawSquare" {  } { { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaController.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgaController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_COUNTER_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file V_COUNTER_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 V_COUNTER_TB " "Found entity 1: V_COUNTER_TB" {  } { { "V_COUNTER_TB.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/V_COUNTER_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/pll_clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer30.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_timer30.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_timer30 " "Found entity 1: tb_timer30" {  } { { "tb_timer30.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/tb_timer30.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomNumber.sv 3 3 " "Found 3 design units, including 3 entities, in source file randomNumber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RandomPosition " "Found entity 1: RandomPosition" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556185 ""} { "Info" "ISGN_ENTITY_NAME" "2 randomNumber " "Found entity 2: randomNumber" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556185 ""} { "Info" "ISGN_ENTITY_NAME" "3 FF_D " "Found entity 3: FF_D" {  } { { "randomNumber.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/randomNumber.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController " "Found entity 1: CursorController" {  } { { "CursorController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CursorController_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file CursorController_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CursorController_tb " "Found entity 1: CursorController_tb" {  } { { "CursorController_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/CursorController_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TecTacToe.sv 1 1 " "Found 1 design units, including 1 entities, in source file TecTacToe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TecTacToe " "Found entity 1: TecTacToe" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Board.sv 1 1 " "Found 1 design units, including 1 entities, in source file Board.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board " "Found entity 1: Board" {  } { { "Board.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/Board.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEnd.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEnd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEnd " "Found entity 1: DetectGameEnd" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux " "Found entity 1: DetectGameEndAux" {  } { { "DetectGameEndAux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556188 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 DetectGameEndAux_tb.sv(21) " "Verilog HDL Expression warning at DetectGameEndAux_tb.sv(21): truncated literal to match 1 bits" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571645556189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DetectGameEndAux_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file DetectGameEndAux_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DetectGameEndAux_tb " "Found entity 1: DetectGameEndAux_tb" {  } { { "DetectGameEndAux_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEndAux_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GameController.sv 1 1 " "Found 1 design units, including 1 entities, in source file GameController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "GameController.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/GameController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game.sv 0 0 " "Found 0 design units, including 0 entities, in source file Game.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_a VGA_MODULE.sv(20) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(20): created implicit net for \"line_a\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_b VGA_MODULE.sv(21) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(21): created implicit net for \"line_b\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_c VGA_MODULE.sv(22) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(22): created implicit net for \"line_c\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "line_d VGA_MODULE.sv(23) " "Verilog HDL Implicit Net warning at VGA_MODULE.sv(23): created implicit net for \"line_d\"" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556190 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(12) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(12): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571645556191 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(16) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(16): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571645556192 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(19) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(19): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571645556192 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DetectGameEnd.sv(20) " "Verilog HDL Instantiation warning at DetectGameEnd.sv(20): instance has no name" {  } { { "DetectGameEnd.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DetectGameEnd.sv" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1571645556192 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TecTacToe " "Elaborating entity \"TecTacToe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571645556249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_MODULE VGA_MODULE:vga " "Elaborating entity \"VGA_MODULE\" for hierarchy \"VGA_MODULE:vga\"" {  } { { "TecTacToe.sv" "vga" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_a VGA_MODULE.sv(20) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(20): object \"line_a\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_b VGA_MODULE.sv(21) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(21): object \"line_b\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_c VGA_MODULE.sv(22) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(22): object \"line_c\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_d VGA_MODULE.sv(23) " "Verilog HDL or VHDL warning at VGA_MODULE.sv(23): object \"line_d\" assigned a value but never read" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(20) " "Verilog HDL assignment warning at VGA_MODULE.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(21) " "Verilog HDL assignment warning at VGA_MODULE.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(22) " "Verilog HDL assignment warning at VGA_MODULE.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_MODULE.sv(23) " "Verilog HDL assignment warning at VGA_MODULE.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SYNC_N VGA_MODULE.sv(3) " "Output port \"SYNC_N\" at VGA_MODULE.sv(3) has no driver" {  } { { "VGA_MODULE.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 "|TecTacToe|VGA_MODULE:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER VGA_MODULE:vga\|CLK_DIVIDER:testclk " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"VGA_MODULE:vga\|CLK_DIVIDER:testclk\"" {  } { { "VGA_MODULE.sv" "testclk" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIGNAL_SYNC VGA_MODULE:vga\|SIGNAL_SYNC:sync " "Elaborating entity \"SIGNAL_SYNC\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\"" {  } { { "VGA_MODULE.sv" "sync" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal " "Elaborating entity \"H_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|H_COUNTER:h_signal\"" {  } { { "SIGNAL_SYNC.sv" "h_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BACK_PORCH H_COUNTER.sv(6) " "Verilog HDL or VHDL warning at H_COUNTER.sv(6): object \"BACK_PORCH\" assigned a value but never read" {  } { { "H_COUNTER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/H_COUNTER.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571645556253 "|TecTacToe|VGA_MODULE:vga|SIGNAL_SYNC:sync|H_COUNTER:h_signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "V_COUNTER VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal " "Elaborating entity \"V_COUNTER\" for hierarchy \"VGA_MODULE:vga\|SIGNAL_SYNC:sync\|V_COUNTER:v_signal\"" {  } { { "SIGNAL_SYNC.sv" "v_signal" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/SIGNAL_SYNC.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DrawSquare VGA_MODULE:vga\|DrawSquare:ds " "Elaborating entity \"DrawSquare\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\"" {  } { { "VGA_MODULE.sv" "ds" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/VGA_MODULE.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DrawSquare.sv(16) " "Verilog HDL assignment warning at DrawSquare.sv(16): truncated value with size 32 to match size of target (11)" {  } { { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571645556256 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spriteDrawer VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp " "Elaborating entity \"spriteDrawer\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\"" {  } { { "DrawSquare.sv" "sp" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 spriteDrawer.sv(6) " "Verilog HDL assignment warning at spriteDrawer.sv(6): truncated value with size 32 to match size of target (14)" {  } { { "spriteDrawer.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571645556273 "|TecTacToe|VGA_MODULE:vga|DrawSquare:ds|spriteDrawer:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_cars VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2 " "Elaborating entity \"sprite_cars\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\"" {  } { { "spriteDrawer.sv" "sprite_c2" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/spriteDrawer.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\"" {  } { { "sprite_cars.v" "altsyncram_component" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\"" {  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../zelda_sword.mif " "Parameter \"init_file\" = \"../zelda_sword.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10000 " "Parameter \"numwords_a\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556312 ""}  } { { "sprite_cars.v" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/sprite_cars.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571645556312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89g1 " "Found entity 1: altsyncram_89g1" {  } { { "db/altsyncram_89g1.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_89g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89g1 VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_89g1:auto_generated " "Elaborating entity \"altsyncram_89g1\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_89g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/decode_u0a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_89g1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_89g1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_89g1.tdf" "rden_decode" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_89g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3hb " "Found entity 1: mux_3hb" {  } { { "db/mux_3hb.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/mux_3hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3hb VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_89g1:auto_generated\|mux_3hb:mux2 " "Elaborating entity \"mux_3hb\" for hierarchy \"VGA_MODULE:vga\|DrawSquare:ds\|spriteDrawer:sp\|sprite_cars:sprite_c2\|altsyncram:altsyncram_component\|altsyncram_89g1:auto_generated\|mux_3hb:mux2\"" {  } { { "db/altsyncram_89g1.tdf" "mux2" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/altsyncram_89g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556423 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "VGA_MODULE:vga\|DrawSquare:ds\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"VGA_MODULE:vga\|DrawSquare:ds\|Mod0\"" {  } { { "DrawSquare.sv" "Mod0" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571645556919 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571645556919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_MODULE:vga\|DrawSquare:ds\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"VGA_MODULE:vga\|DrawSquare:ds\|lpm_divide:Mod0\"" {  } { { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645556947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_MODULE:vga\|DrawSquare:ds\|lpm_divide:Mod0 " "Instantiated megafunction \"VGA_MODULE:vga\|DrawSquare:ds\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571645556947 ""}  } { { "DrawSquare.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/DrawSquare.sv" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571645556947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645556984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645556984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/db/alt_u_div_e2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571645557008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645557008 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571645557199 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNC_N GND " "Pin \"SYNC_N\" is stuck at GND" {  } { { "TecTacToe.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio4/TecTacToe/TecTacToe.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571645557376 "|TecTacToe|SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571645557376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571645557470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571645557915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571645558063 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571645558063 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "499 " "Implemented 499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571645558154 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571645558154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571645558154 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571645558154 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571645558154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571645558154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571645558162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 02:12:38 2019 " "Processing ended: Mon Oct 21 02:12:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571645558162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571645558162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571645558162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571645558162 ""}
