// Seed: 3507454505
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule : SymbolIdentifier
module module_1;
  tri id_1;
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
  assign id_1 = 1'b0;
  assign id_1.id_2 = id_2;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial id_1 <= id_5;
  assign id_4 = id_5;
  supply1 id_6, id_7, id_8;
  assign id_1 = id_3;
  wire id_9;
  assign id_2.id_6 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_2 <= -1'h0;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2,
      id_2
  );
endmodule
