/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  reg [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_2z ? celloutsig_1_5z[2] : celloutsig_1_0z[2];
  assign celloutsig_1_19z = celloutsig_1_16z[6] ? celloutsig_1_9z : celloutsig_1_17z[5];
  assign celloutsig_0_17z = celloutsig_0_13z ? celloutsig_0_9z[0] : celloutsig_0_0z[1];
  assign celloutsig_0_39z = ~(celloutsig_0_20z[0] & celloutsig_0_12z);
  assign celloutsig_0_50z = ~(celloutsig_0_43z & celloutsig_0_34z);
  assign celloutsig_1_3z = ~(celloutsig_1_2z & celloutsig_1_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_3z & celloutsig_0_16z);
  assign celloutsig_0_42z = ~((celloutsig_0_34z | celloutsig_0_11z) & celloutsig_0_30z);
  assign celloutsig_0_7z = ~((celloutsig_0_6z | celloutsig_0_3z) & celloutsig_0_6z);
  assign celloutsig_0_24z = ~((celloutsig_0_20z[2] | celloutsig_0_2z) & celloutsig_0_17z);
  assign celloutsig_0_26z = ~((celloutsig_0_12z | celloutsig_0_18z[0]) & celloutsig_0_10z);
  assign celloutsig_0_41z = ~((celloutsig_0_13z | celloutsig_0_28z) & (celloutsig_0_16z | celloutsig_0_24z));
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_0z[0]) & (celloutsig_0_2z | celloutsig_0_3z));
  assign celloutsig_0_30z = ~((celloutsig_0_27z[3] | celloutsig_0_27z[2]) & (celloutsig_0_4z | celloutsig_0_13z));
  assign celloutsig_0_38z = in_data[78] | ~(celloutsig_0_8z);
  assign celloutsig_1_7z = celloutsig_1_5z[2] | ~(celloutsig_1_0z[2]);
  assign celloutsig_1_12z = celloutsig_1_9z | celloutsig_1_0z[3];
  assign celloutsig_1_1z = in_data[99] ^ in_data[169];
  assign celloutsig_0_32z = celloutsig_0_6z ^ celloutsig_0_11z;
  assign celloutsig_0_36z = { celloutsig_0_33z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_2z } + { celloutsig_0_18z[11], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_40z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_31z } + { celloutsig_0_25z, celloutsig_0_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z } + in_data[100:96];
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_4z } + { celloutsig_1_4z[7:0], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_10z[12:2], celloutsig_1_0z } + { celloutsig_1_10z[9:0], celloutsig_1_5z };
  assign celloutsig_0_25z = celloutsig_0_1z[2:0] + celloutsig_0_20z;
  always_ff @(posedge clkin_data[64], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 25'h0000000;
    else _00_ <= { in_data[64:60], celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_42z, celloutsig_0_42z, celloutsig_0_24z, celloutsig_0_50z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_42z, celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_45z };
  assign celloutsig_1_0z = in_data[115:112] / { 1'h1, in_data[136:134] };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_0z } === { celloutsig_1_4z[6:5], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_16z = { celloutsig_0_5z[8:4], celloutsig_0_1z, celloutsig_0_4z } === in_data[32:23];
  assign celloutsig_0_45z = { celloutsig_0_20z[1], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_42z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_7z } > { celloutsig_0_29z[3:0], celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_5z };
  assign celloutsig_1_11z = { in_data[168:163], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z } > { in_data[147:142], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[69:64], celloutsig_0_4z, celloutsig_0_1z } > { celloutsig_0_5z[7:1], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_25z, celloutsig_0_14z } > { celloutsig_0_20z[1:0], celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_2z = in_data[45:38] > in_data[12:5];
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_13z } > { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_30z, celloutsig_0_16z };
  assign celloutsig_0_33z = { celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_16z } <= { celloutsig_0_27z[2:0], celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_34z = { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_24z } <= { celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_33z };
  assign celloutsig_0_48z = { celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_2z } <= { celloutsig_0_19z, celloutsig_0_43z, celloutsig_0_4z };
  assign celloutsig_0_61z = { celloutsig_0_18z[12:0], celloutsig_0_48z } <= _00_[21:8];
  assign celloutsig_0_5z = { in_data[8:5], celloutsig_0_2z, celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } % { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_27z = { celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_17z } % { 1'h1, celloutsig_0_21z };
  assign celloutsig_0_29z = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_2z } % { 1'h1, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_26z };
  assign celloutsig_0_1z = in_data[39] ? { celloutsig_0_0z[2], celloutsig_0_0z } : in_data[33:30];
  assign celloutsig_0_60z = { celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_7z } !== celloutsig_0_5z[7:1];
  assign celloutsig_1_15z = celloutsig_1_5z[3:0] !== { celloutsig_1_10z[6:4], celloutsig_1_11z };
  assign celloutsig_0_43z = & { celloutsig_0_40z, celloutsig_0_38z, celloutsig_0_36z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_0z[2] & celloutsig_0_3z;
  assign celloutsig_0_23z = celloutsig_0_0z[1] & celloutsig_0_11z;
  assign celloutsig_0_3z = ~^ { in_data[34:24], celloutsig_0_2z };
  assign celloutsig_1_2z = ~^ in_data[170:168];
  assign celloutsig_1_13z = ~^ { celloutsig_1_5z[2:1], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_14z = ~^ { in_data[121:109], celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_5z[7:1], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_10z = ~^ { in_data[35:32], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_9z[1], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_13z = ~^ { in_data[47:45], celloutsig_0_5z };
  assign celloutsig_0_15z = ~^ celloutsig_0_5z[8:1];
  assign celloutsig_0_19z = ~^ { celloutsig_0_5z[5:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[158:149] >> in_data[116:107];
  assign celloutsig_1_18z = { celloutsig_1_5z[3:0], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z } >> { celloutsig_1_4z[7:3], celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_18z = { in_data[47:34], celloutsig_0_17z, celloutsig_0_2z } <<< { in_data[57:51], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_21z = { celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_17z } <<< celloutsig_0_9z;
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z } ^ celloutsig_1_0z[2:0];
  assign celloutsig_1_17z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_12z } ^ { celloutsig_1_16z[7:0], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_20z = celloutsig_0_18z[14:12] ^ { celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_0z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[13:11];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
