{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553897176371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553897176373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 29 17:06:16 2019 " "Processing started: Fri Mar 29 17:06:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553897176373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897176373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897176373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553897183527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553897183528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194607 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194610 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194611 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194611 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194612 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194642 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194642 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194642 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194642 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194654 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194655 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_003 " "Found entity 2: soc_system_mm_interconnect_1_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194655 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194656 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1553897194656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194657 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_0 " "Found entity 1: soc_system_pio_0" {  } { { "soc_system/synthesis/submodules/soc_system_pio_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory_0 " "Found entity 1: soc_system_onchip_memory_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/soc_system_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dma_0_read_data_mux " "Found entity 1: soc_system_dma_0_read_data_mux" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194735 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_dma_0_byteenables " "Found entity 2: soc_system_dma_0_byteenables" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194735 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_dma_0_fifo_module_fifo_ram_module " "Found entity 3: soc_system_dma_0_fifo_module_fifo_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194735 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_dma_0_fifo_module " "Found entity 4: soc_system_dma_0_fifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194735 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_dma_0_mem_read " "Found entity 5: soc_system_dma_0_mem_read" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194735 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_dma_0_mem_write " "Found entity 6: soc_system_dma_0_mem_write" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194735 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_dma_0 " "Found entity 7: soc_system_dma_0" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 661 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/axi_conduit_merger.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/axi_conduit_merger.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_conduit_merger " "Found entity 1: axi_conduit_merger" {  } { { "soc_system/synthesis/submodules/axi_conduit_merger.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/axi_conduit_merger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/sean/Documents/shc/HELEN/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/sean/Documents/shc/HELEN/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/sean/Documents/shc/HELEN/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ghrd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ghrd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghrd_top " "Found entity 1: ghrd_top" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897194740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897194740 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897194741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/sean/Documents/shc/HELEN/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897194741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datain ghrd_top.v(384) " "Verilog HDL Implicit Net warning at ghrd_top.v(384): created implicit net for \"datain\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897194741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ghrd_top " "Elaborating entity \"ghrd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553897194913 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_debounced_buttons ghrd_top.v(207) " "Verilog HDL warning at ghrd_top.v(207): object fpga_debounced_buttons used but never assigned" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 207 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1553897194916 "|ghrd_top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ghrd_top.v(208) " "Verilog HDL warning at ghrd_top.v(208): object fpga_led_internal used but never assigned" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 208 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1553897194916 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_debounced_buttons 0 ghrd_top.v(207) " "Net \"fpga_debounced_buttons\" at ghrd_top.v(207) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 207 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ghrd_top.v(208) " "Net \"fpga_led_internal\" at ghrd_top.v(208) has no driver or initial value, using a default initial value '0'" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 208 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR ghrd_top.v(69) " "Output port \"DRAM_ADDR\" at ghrd_top.v(69) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA ghrd_top.v(70) " "Output port \"DRAM_BA\" at ghrd_top.v(70) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ghrd_top.v(93) " "Output port \"HEX0\" at ghrd_top.v(93) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ghrd_top.v(96) " "Output port \"HEX1\" at ghrd_top.v(96) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ghrd_top.v(99) " "Output port \"HEX2\" at ghrd_top.v(99) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ghrd_top.v(102) " "Output port \"HEX3\" at ghrd_top.v(102) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 ghrd_top.v(105) " "Output port \"HEX4\" at ghrd_top.v(105) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ghrd_top.v(108) " "Output port \"HEX5\" at ghrd_top.v(108) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ghrd_top.v(194) " "Output port \"VGA_B\" at ghrd_top.v(194) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ghrd_top.v(197) " "Output port \"VGA_G\" at ghrd_top.v(197) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ghrd_top.v(199) " "Output port \"VGA_R\" at ghrd_top.v(199) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN ghrd_top.v(44) " "Output port \"ADC_DIN\" at ghrd_top.v(44) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK ghrd_top.v(46) " "Output port \"ADC_SCLK\" at ghrd_top.v(46) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT ghrd_top.v(52) " "Output port \"AUD_DACDAT\" at ghrd_top.v(52) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK ghrd_top.v(54) " "Output port \"AUD_XCK\" at ghrd_top.v(54) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N ghrd_top.v(71) " "Output port \"DRAM_CAS_N\" at ghrd_top.v(71) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194919 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE ghrd_top.v(72) " "Output port \"DRAM_CKE\" at ghrd_top.v(72) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK ghrd_top.v(73) " "Output port \"DRAM_CLK\" at ghrd_top.v(73) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N ghrd_top.v(74) " "Output port \"DRAM_CS_N\" at ghrd_top.v(74) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM ghrd_top.v(76) " "Output port \"DRAM_LDQM\" at ghrd_top.v(76) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N ghrd_top.v(77) " "Output port \"DRAM_RAS_N\" at ghrd_top.v(77) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM ghrd_top.v(78) " "Output port \"DRAM_UDQM\" at ghrd_top.v(78) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N ghrd_top.v(79) " "Output port \"DRAM_WE_N\" at ghrd_top.v(79) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL ghrd_top.v(82) " "Output port \"FAN_CTRL\" at ghrd_top.v(82) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK ghrd_top.v(85) " "Output port \"FPGA_I2C_SCLK\" at ghrd_top.v(85) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD ghrd_top.v(168) " "Output port \"IRDA_TXD\" at ghrd_top.v(168) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N ghrd_top.v(189) " "Output port \"TD_RESET_N\" at ghrd_top.v(189) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N ghrd_top.v(195) " "Output port \"VGA_BLANK_N\" at ghrd_top.v(195) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ghrd_top.v(196) " "Output port \"VGA_CLK\" at ghrd_top.v(196) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ghrd_top.v(198) " "Output port \"VGA_HS\" at ghrd_top.v(198) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ghrd_top.v(200) " "Output port \"VGA_SYNC_N\" at ghrd_top.v(200) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ghrd_top.v(202) " "Output port \"VGA_VS\" at ghrd_top.v(202) has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897194920 "|ghrd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ghrd_top.v" "u0" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897194949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_conduit_merger soc_system:u0\|axi_conduit_merger:axi_conduit_merger_0 " "Elaborating entity \"axi_conduit_merger\" for hierarchy \"soc_system:u0\|axi_conduit_merger:axi_conduit_merger_0\"" {  } { { "soc_system/synthesis/soc_system.v" "axi_conduit_merger_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195038 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "axi_rbus_bp axi_conduit_merger.v(101) " "Verilog HDL warning at axi_conduit_merger.v(101): object axi_rbus_bp used but never assigned" {  } { { "soc_system/synthesis/submodules/axi_conduit_merger.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/axi_conduit_merger.v" 101 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1553897195039 "|ghrd_top|soc_system:u0|axi_conduit_merger:axi_conduit_merger_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "axi_rbus_bp 0 axi_conduit_merger.v(101) " "Net \"axi_rbus_bp\" at axi_conduit_merger.v(101) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/axi_conduit_merger.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/axi_conduit_merger.v" 101 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553897195041 "|ghrd_top|soc_system:u0|axi_conduit_merger:axi_conduit_merger_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0 soc_system:u0\|soc_system_dma_0:dma_0 " "Elaborating entity \"soc_system_dma_0\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dma_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_read_data_mux soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux " "Elaborating entity \"soc_system_dma_0_read_data_mux\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_read_data_mux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_byteenables soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables " "Elaborating entity \"soc_system_dma_0_byteenables\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_byteenables" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module " "Elaborating entity \"soc_system_dma_0_fifo_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_fifo_module" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module_fifo_ram_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram " "Elaborating entity \"soc_system_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "soc_system_dma_0_fifo_module_fifo_ram" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "lpm_ram_dp_component" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 334 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 7 " "Parameter \"lpm_widthad\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897195200 ""}  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 334 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553897195200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 71 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 334 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altdpram.tdf" 206 4 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 334 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tp02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tp02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tp02 " "Found entity 1: altsyncram_tp02" {  } { { "db/altsyncram_tp02.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_tp02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897195425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897195425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tp02 soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_tp02:auto_generated " "Elaborating entity \"altsyncram_tp02\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_tp02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_read soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read " "Elaborating entity \"soc_system_dma_0_mem_read\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_read" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_write soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write " "Elaborating entity \"soc_system_dma_0_mem_write\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_write" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_dma_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195671 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553897195672 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897195673 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195678 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897195680 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195723 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1553897195726 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897195727 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1553897195735 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897195735 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553897195803 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553897195803 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195814 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897195825 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897195825 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897195825 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1553897195825 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897195986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196022 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553897196022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897196058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897196058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196290 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1553897196291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897196337 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897196337 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897196337 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897196338 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897196338 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897196338 "|ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory_0 soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0 " "Elaborating entity \"soc_system_onchip_memory_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\"" {  } { { "soc_system/synthesis/soc_system.v" "onchip_memory_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "the_altsyncram" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 64 " "Parameter \"maximum_depth\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 16 " "Parameter \"width_byteena_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196784 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553897196784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i372 " "Found entity 1: altsyncram_i372" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897196855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897196855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i372 soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated " "Elaborating entity \"altsyncram_i372\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_0 soc_system:u0\|soc_system_pio_0:pio_0 " "Elaborating entity \"soc_system_pio_0\" for hierarchy \"soc_system:u0\|soc_system_pio_0:pio_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196971 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1553897196983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897196989 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553897196989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897196992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_translator" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory_0_s1_translator" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_0_s1_translator" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:dma_0_control_port_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_agent" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:dma_0_control_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_agent_rsp_fifo" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:dma_0_control_port_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_agent_rdata_fifo" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory_0_s1_agent" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory_0_s1_agent_rsp_fifo" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory_0_s1_agent_rdata_fifo" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_1_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_003" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_003:router_003\|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_axi_master_wr_limiter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_burst_adapter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:dma_0_control_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "onchip_memory_0_s1_burst_adapter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:onchip_memory_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897197999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:dma_0_control_port_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:dma_0_control_port_slave_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_rsp_width_adapter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553897198087 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:dma_0_control_port_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553897198089 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:dma_0_control_port_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553897198089 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:dma_0_control_port_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:dma_0_control_port_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:dma_0_control_port_slave_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "dma_0_control_port_slave_cmd_width_adapter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198160 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553897198177 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:dma_0_control_port_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1553897198177 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:dma_0_control_port_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:dma_0_control_port_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:dma_0_control_port_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter_001" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "dma_0_read_master_translator" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:onchip_memory_0_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:onchip_memory_0_s2_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "onchip_memory_0_s2_translator" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:dma_0_write_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:dma_0_write_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_write_master_translator" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:dma_0_write_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:dma_0_write_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_write_master_agent" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "axi_conduit_merger_0_altera_axi_slave_agent" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198466 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(442) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(442): truncated value with size 8 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897198472 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(675) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(675): truncated value with size 8 to match size of target (2)" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1553897198476 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:axi_conduit_merger_0_altera_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_3_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_3_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1553897198598 "|ghrd_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_3_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_001" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "arb" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/soc_system.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ghrd_top.v" "hps_reset_inst" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/sean/Documents/shc/HELEN/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/sean/Documents/shc/HELEN/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897198732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897198732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897198732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897198732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897198732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897198732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897198732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553897198732 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/sean/Documents/shc/HELEN/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553897198732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ghrd_top.v" "pulse_cold_reset" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ghrd_top.v" "pulse_warm_reset" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ghrd_top.v" "pulse_debug_reset" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory_0 soc_system_onchip_memory_0:m " "Elaborating entity \"soc_system_onchip_memory_0\" for hierarchy \"soc_system_onchip_memory_0:m\"" {  } { { "ghrd_top.v" "m" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897199742 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/sean/Documents/shc/HELEN/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1553897201977 "|ghrd_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553897203383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.03.29.17:06:48 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2019.03.29.17:06:48 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897208275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897210644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897210819 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897211866 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897212052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897212217 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897212398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897212401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897212401 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1553897213075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "/home/sean/Documents/shc/HELEN/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897213392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897213392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/sean/Documents/shc/HELEN/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897213516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897213516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/sean/Documents/shc/HELEN/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897213517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897213517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/sean/Documents/shc/HELEN/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897213631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897213631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sean/Documents/shc/HELEN/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897213760 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/sean/Documents/shc/HELEN/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897213760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897213760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/sean/Documents/shc/HELEN/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553897213870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897213870 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[0\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[1\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[2\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[3\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[4\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[5\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[6\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[7\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[8\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 341 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[9\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[10\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[11\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[12\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 489 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[13\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[14\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 563 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[15\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[16\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[17\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[18\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[19\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[20\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[21\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 822 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[22\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[23\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[24\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 933 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[25\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[26\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[27\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1044 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[28\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[29\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1118 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[30\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[31\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1192 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[32\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[33\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1266 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[34\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1303 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[35\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1340 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[36\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1377 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[37\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1414 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[38\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[39\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1488 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[40\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1525 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[41\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1562 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[42\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1599 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[43\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1636 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[44\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1673 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[45\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1710 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[46\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1747 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[47\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[48\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1821 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[49\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1858 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[50\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[51\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[52\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 1969 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[53\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2006 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[54\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2043 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[55\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2080 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[56\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[57\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2154 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[58\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2191 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[59\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2228 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[60\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2265 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[61\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[62\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2339 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[63\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2376 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[64\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[64\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2413 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[65\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[65\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2450 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[66\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[66\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2487 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[67\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[67\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[68\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[68\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[69\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[69\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2598 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[70\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[70\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2635 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[71\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[71\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2672 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[72\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[72\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[73\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[73\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2746 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[74\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[74\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[75\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[75\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2820 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[76\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[76\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2857 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[77\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[77\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2894 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[78\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[78\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2931 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[79\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[79\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 2968 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[80\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[80\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3005 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[81\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[81\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3042 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[82\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[82\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3079 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[83\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[83\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3116 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[84\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[84\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[85\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[85\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[86\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[86\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3227 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[87\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[87\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3264 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[88\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[88\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3301 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[89\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[89\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[90\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[90\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3375 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[91\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[91\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3412 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[92\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[92\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3449 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[93\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[93\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3486 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[94\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[94\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3523 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[95\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[95\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3560 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[96\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[96\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3597 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[97\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[97\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3634 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[98\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[98\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3671 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[99\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[99\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3708 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[100\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[100\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3745 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[101\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[101\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3782 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[102\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[102\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[103\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[103\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3856 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[104\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[104\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3893 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[105\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[105\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3930 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[106\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[106\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 3967 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[107\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[107\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4004 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[108\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[108\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4041 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[109\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[109\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[110\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[110\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4115 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[111\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[111\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4152 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[112\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[112\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4189 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[113\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[113\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4226 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[114\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[114\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4263 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[115\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[115\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4300 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[116\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[116\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4337 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[117\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[117\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4374 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[118\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[118\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4411 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[119\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[119\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4448 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[120\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[120\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4485 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[121\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[121\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4522 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[122\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[122\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4559 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[123\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[123\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4596 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[124\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[124\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4633 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[125\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[125\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4670 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[126\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[126\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4707 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[127\] " "Synthesized away node \"soc_system_onchip_memory_0:m\|altsyncram:the_altsyncram\|altsyncram_i372:auto_generated\|q_a\[127\]\"" {  } { { "db/altsyncram_i372.tdf" "" { Text "/home/sean/Documents/shc/HELEN/db/altsyncram_i372.tdf" 4744 2 0 } } { "altsyncram.tdf" "" { Text "/home/sean/app/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" "" { Text "/home/sean/Documents/shc/HELEN/soc_system/synthesis/submodules/soc_system_onchip_memory_0.v" 94 0 0 } } { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 385 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897215352 "|ghrd_top|soc_system_onchip_memory_0:m|altsyncram:the_altsyncram|altsyncram_i372:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1553897215352 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1553897215352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553897220207 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 75 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 89 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 179 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1553897220374 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1553897220374 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 112 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 123 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 148 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 152 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 156 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 160 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897223766 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1553897223766 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 197 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553897223769 "|ghrd_top|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553897223769 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897224288 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "552 " "552 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553897228617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897229065 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897229748 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/sean/Documents/shc/HELEN/soc_system.map.smsg " "Generated suppressed messages file /home/sean/Documents/shc/HELEN/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897230484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "42 0 1 0 0 " "Adding 42 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553897467457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553897467457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 186 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "ghrd_top.v" "" { Text "/home/sean/Documents/shc/HELEN/ghrd_top.v" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553897468704 "|ghrd_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553897468704 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5528 " "Implemented 5528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553897468732 ""} { "Info" "ICUT_CUT_TM_OPINS" "158 " "Implemented 158 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553897468732 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "131 " "Implemented 131 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1553897468732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4282 " "Implemented 4282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553897468732 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553897468732 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1553897468732 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1553897468732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553897468732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 469 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 469 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1393 " "Peak virtual memory: 1393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553897468863 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 29 17:11:08 2019 " "Processing ended: Fri Mar 29 17:11:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553897468863 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:52 " "Elapsed time: 00:04:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553897468863 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:23 " "Total CPU time (on all processors): 00:05:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553897468863 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553897468863 ""}
