

================================================================
== Vivado HLS Report for 'dut_knn_vote'
================================================================
* Date:           Fri Oct  5 21:36:31 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        digitrec.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  302|  302|  302|  302|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- VOTEINIT_LOOP                |    3|    3|         1|          -|          -|     3|    no    |
        |- MINDISTANCE_LOOP             |  260|  260|        26|          -|          -|    10|    no    |
        | + MINDISTANCE_INNRER_LOOP1    |   24|   24|         8|          -|          -|     3|    no    |
        |  ++ MINDISTANCE_INNRER_LOOP2  |    6|    6|         2|          -|          -|     3|    no    |
        |- ZEROVOTE_LOOP                |   10|   10|         1|          -|          -|    10|    no    |
        |- VOTING_LOOP                  |    6|    6|         2|          -|          -|     3|    no    |
        |- COUNT_LOOP                   |   18|   18|         2|          -|          -|     9|    no    |
        +-------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	7  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	5  / (!exitcond4)
	3  / (exitcond4)
5 --> 
	6  / (!exitcond6)
	4  / (exitcond6)
6 --> 
	5  / true
7 --> 
	8  / (exitcond3)
	7  / (!exitcond3)
8 --> 
	9  / (!exitcond5)
	10  / (exitcond5)
9 --> 
	8  / true
10 --> 
	11  / (!exitcond)
11 --> 
	10  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: min_distances_0_V [1/1] 0.00ns
arrayctor.loop1.preheader:0  %min_distances_0_V = alloca i6

ST_1: min_distances_1_V [1/1] 0.00ns
arrayctor.loop1.preheader:1  %min_distances_1_V = alloca i6

ST_1: min_distances_2_V [1/1] 0.00ns
arrayctor.loop1.preheader:2  %min_distances_2_V = alloca i6

ST_1: votes_V [1/1] 0.00ns
arrayctor.loop1.preheader:3  %votes_V = alloca [10 x i4], align 1

ST_1: stg_16 [1/1] 1.57ns
arrayctor.loop1.preheader:4  br label %.preheader163


 <State 2>: 2.73ns
ST_2: k [1/1] 0.00ns
.preheader163:0  %k = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %k_1, %_ifconv ]

ST_2: exitcond1 [1/1] 1.36ns
.preheader163:1  %exitcond1 = icmp eq i2 %k, -1

ST_2: empty [1/1] 0.00ns
.preheader163:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: k_1 [1/1] 0.80ns
.preheader163:3  %k_1 = add i2 %k, 1

ST_2: stg_21 [1/1] 0.00ns
.preheader163:4  br i1 %exitcond1, label %.preheader162.preheader, label %_ifconv

ST_2: min_distances_0_V_load_1 [1/1] 0.00ns
_ifconv:0  %min_distances_0_V_load_1 = load i6* %min_distances_0_V

ST_2: min_distances_1_V_load_1 [1/1] 0.00ns
_ifconv:1  %min_distances_1_V_load_1 = load i6* %min_distances_1_V

ST_2: min_distances_2_V_load_1 [1/1] 0.00ns
_ifconv:2  %min_distances_2_V_load_1 = load i6* %min_distances_2_V

ST_2: stg_25 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind

ST_2: sel_tmp [1/1] 1.36ns
_ifconv:4  %sel_tmp = icmp eq i2 %k, 1

ST_2: sel_tmp5 [1/1] 0.00ns (grouped into LUT with out node min_distances_2_V_1)
_ifconv:5  %sel_tmp5 = select i1 %sel_tmp, i6 %min_distances_2_V_load_1, i6 -14

ST_2: sel_tmp6 [1/1] 1.36ns
_ifconv:6  %sel_tmp6 = icmp eq i2 %k, 0

ST_2: min_distances_2_V_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:7  %min_distances_2_V_1 = select i1 %sel_tmp6, i6 %min_distances_2_V_load_1, i6 %sel_tmp5

ST_2: sel_tmp9 [1/1] 0.00ns (grouped into LUT with out node min_distances_1_V_1)
_ifconv:8  %sel_tmp9 = select i1 %sel_tmp, i6 -14, i6 %min_distances_1_V_load_1

ST_2: min_distances_1_V_1 [1/1] 1.37ns (out node of the LUT)
_ifconv:9  %min_distances_1_V_1 = select i1 %sel_tmp6, i6 %min_distances_1_V_load_1, i6 %sel_tmp9

ST_2: min_distances_0_V_1 [1/1] 1.37ns
_ifconv:10  %min_distances_0_V_1 = select i1 %sel_tmp6, i6 -14, i6 %min_distances_0_V_load_1

ST_2: stg_33 [1/1] 0.00ns
_ifconv:11  store i6 %min_distances_2_V_1, i6* %min_distances_2_V

ST_2: stg_34 [1/1] 0.00ns
_ifconv:12  store i6 %min_distances_1_V_1, i6* %min_distances_1_V

ST_2: stg_35 [1/1] 0.00ns
_ifconv:13  store i6 %min_distances_0_V_1, i6* %min_distances_0_V

ST_2: stg_36 [1/1] 0.00ns
_ifconv:14  br label %.preheader163

ST_2: min_distances_0_V_load [1/1] 0.00ns
.preheader162.preheader:0  %min_distances_0_V_load = load i6* %min_distances_0_V

ST_2: min_distances_1_V_load [1/1] 0.00ns
.preheader162.preheader:1  %min_distances_1_V_load = load i6* %min_distances_1_V

ST_2: min_distances_2_V_load [1/1] 0.00ns
.preheader162.preheader:2  %min_distances_2_V_load = load i6* %min_distances_2_V

ST_2: min_distances_2_V_3 [1/1] 0.00ns
.preheader162.preheader:3  %min_distances_2_V_3 = alloca i6

ST_2: min_distances_2_V_4 [1/1] 0.00ns
.preheader162.preheader:4  %min_distances_2_V_4 = alloca i6

ST_2: min_distances_2_V_2 [1/1] 0.00ns
.preheader162.preheader:5  %min_distances_2_V_2 = alloca i6

ST_2: voters_2_V_1 [1/1] 0.00ns
.preheader162.preheader:6  %voters_2_V_1 = alloca i4

ST_2: voters_2_V_2 [1/1] 0.00ns
.preheader162.preheader:7  %voters_2_V_2 = alloca i4

ST_2: voters_2_V_7 [1/1] 0.00ns
.preheader162.preheader:8  %voters_2_V_7 = alloca i4

ST_2: stg_46 [1/1] 1.57ns
.preheader162.preheader:9  store i6 %min_distances_2_V_load, i6* %min_distances_2_V_2

ST_2: stg_47 [1/1] 1.57ns
.preheader162.preheader:10  store i6 %min_distances_1_V_load, i6* %min_distances_2_V_4

ST_2: stg_48 [1/1] 1.57ns
.preheader162.preheader:11  store i6 %min_distances_0_V_load, i6* %min_distances_2_V_3

ST_2: stg_49 [1/1] 1.57ns
.preheader162.preheader:12  br label %.preheader162


 <State 3>: 3.45ns
ST_3: voters_1_V [1/1] 0.00ns
.preheader162:0  %voters_1_V = phi i4 [ %i_3, %5 ], [ 0, %.preheader162.preheader ]

ST_3: exitcond2 [1/1] 1.88ns
.preheader162:1  %exitcond2 = icmp eq i4 %voters_1_V, -6

ST_3: empty_7 [1/1] 0.00ns
.preheader162:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_3: i_3 [1/1] 0.80ns
.preheader162:3  %i_3 = add i4 %voters_1_V, 1

ST_3: stg_54 [1/1] 1.57ns
.preheader162:4  br i1 %exitcond2, label %arrayctor.loop3.preheader, label %0

ST_3: stg_55 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind

ST_3: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)

ST_3: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i4 %voters_1_V to i6

ST_3: tmp_7 [1/1] 0.00ns
:3  %tmp_7 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %voters_1_V, i2 0)

ST_3: tmp_8 [1/1] 1.72ns
:4  %tmp_8 = sub i6 %tmp_7, %tmp_cast

ST_3: stg_60 [1/1] 1.57ns
:5  br label %1


 <State 4>: 1.72ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i2 [ 0, %0 ], [ %j_1, %4 ]

ST_4: exitcond4 [1/1] 1.36ns
:1  %exitcond4 = icmp eq i2 %j, -1

ST_4: empty_8 [1/1] 0.00ns
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_4: j_1 [1/1] 0.80ns
:3  %j_1 = add i2 %j, 1

ST_4: stg_65 [1/1] 0.00ns
:4  br i1 %exitcond4, label %5, label %2

ST_4: stg_66 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str7) nounwind

ST_4: tmp_13 [1/1] 0.00ns
:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str7)

ST_4: tmp_14_cast [1/1] 0.00ns
:2  %tmp_14_cast = zext i2 %j to i6

ST_4: tmp_14 [1/1] 1.72ns
:3  %tmp_14 = add i6 %tmp_8, %tmp_14_cast

ST_4: tmp_29_cast [1/1] 0.00ns
:4  %tmp_29_cast = sext i6 %tmp_14 to i64

ST_4: knn_set_V_addr [1/1] 0.00ns
:5  %knn_set_V_addr = getelementptr [30 x i6]* %knn_set_V, i64 0, i64 %tmp_29_cast

ST_4: stg_72 [1/1] 1.57ns
:6  br label %3

ST_4: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_s)

ST_4: stg_74 [1/1] 0.00ns
:1  br label %.preheader162


 <State 5>: 2.39ns
ST_5: k2 [1/1] 0.00ns
:0  %k2 = phi i2 [ 0, %2 ], [ %k_2, %_ifconv16 ]

ST_5: exitcond6 [1/1] 1.36ns
:1  %exitcond6 = icmp eq i2 %k2, -1

ST_5: empty_9 [1/1] 0.00ns
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: k_2 [1/1] 0.80ns
:3  %k_2 = add i2 %k2, 1

ST_5: stg_79 [1/1] 0.00ns
:4  br i1 %exitcond6, label %4, label %_ifconv16

ST_5: min_distances_2_V_14 [2/2] 2.39ns
_ifconv16:7  %min_distances_2_V_14 = load i6* %knn_set_V_addr, align 1

ST_5: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str7, i32 %tmp_13)

ST_5: stg_82 [1/1] 0.00ns
:1  br label %1


 <State 6>: 8.64ns
ST_6: min_distances_2_V_3_load_1 [1/1] 0.00ns
_ifconv16:0  %min_distances_2_V_3_load_1 = load i6* %min_distances_2_V_3

ST_6: min_distances_2_V_4_load_1 [1/1] 0.00ns
_ifconv16:1  %min_distances_2_V_4_load_1 = load i6* %min_distances_2_V_4

ST_6: min_distances_2_V_2_load_1 [1/1] 0.00ns
_ifconv16:2  %min_distances_2_V_2_load_1 = load i6* %min_distances_2_V_2

ST_6: voters_2_V_1_load_1 [1/1] 0.00ns
_ifconv16:3  %voters_2_V_1_load_1 = load i4* %voters_2_V_1

ST_6: voters_2_V_2_load_1 [1/1] 0.00ns
_ifconv16:4  %voters_2_V_2_load_1 = load i4* %voters_2_V_2

ST_6: voters_2_V_7_load_1 [1/1] 0.00ns
_ifconv16:5  %voters_2_V_7_load_1 = load i4* %voters_2_V_7

ST_6: stg_89 [1/1] 0.00ns
_ifconv16:6  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str8) nounwind

ST_6: min_distances_2_V_14 [1/2] 2.39ns
_ifconv16:7  %min_distances_2_V_14 = load i6* %knn_set_V_addr, align 1

ST_6: tmp_3 [1/1] 1.57ns
_ifconv16:8  %tmp_3 = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %min_distances_2_V_3_load_1, i6 %min_distances_2_V_4_load_1, i6 %min_distances_2_V_2_load_1, i2 %k2)

ST_6: tmp_18 [1/1] 1.94ns
_ifconv16:9  %tmp_18 = icmp ult i6 %min_distances_2_V_14, %tmp_3

ST_6: cond [1/1] 1.36ns
_ifconv16:10  %cond = icmp eq i2 %k2, 0

ST_6: min_distances_V_load_phi [1/1] 0.00ns (grouped into LUT with out node ult)
_ifconv16:11  %min_distances_V_load_phi = select i1 %cond, i6 %min_distances_2_V_4_load_1, i6 %min_distances_2_V_2_load_1

ST_6: ult [1/1] 1.94ns (out node of the LUT)
_ifconv16:12  %ult = icmp ult i6 %min_distances_2_V_14, %min_distances_V_load_phi

ST_6: rev [1/1] 0.00ns (grouped into LUT with out node sel_tmp8)
_ifconv16:13  %rev = xor i1 %ult, true

ST_6: tmp_20 [1/1] 1.94ns
_ifconv16:14  %tmp_20 = icmp eq i6 %tmp_3, -14

ST_6: tmp_21 [1/1] 1.36ns
_ifconv16:15  %tmp_21 = icmp eq i2 %k2, -2

ST_6: sel_tmp1 [1/1] 1.36ns
_ifconv16:16  %sel_tmp1 = icmp eq i2 %k2, 1

ST_6: voters_2_V [1/1] 0.00ns (grouped into LUT with out node voters_2_V_3)
_ifconv16:17  %voters_2_V = select i1 %sel_tmp1, i4 %voters_2_V_7_load_1, i4 %voters_1_V

ST_6: voters_2_V_3 [1/1] 1.37ns (out node of the LUT)
_ifconv16:18  %voters_2_V_3 = select i1 %cond, i4 %voters_2_V_7_load_1, i4 %voters_2_V

ST_6: voters_2_V_5 [1/1] 0.00ns (grouped into LUT with out node voters_2_V_6)
_ifconv16:19  %voters_2_V_5 = select i1 %sel_tmp1, i4 %voters_1_V, i4 %voters_2_V_2_load_1

ST_6: voters_2_V_6 [1/1] 1.37ns (out node of the LUT)
_ifconv16:20  %voters_2_V_6 = select i1 %cond, i4 %voters_2_V_2_load_1, i4 %voters_2_V_5

ST_6: voters_2_V_8 [1/1] 0.00ns (grouped into LUT with out node voters_2_V_12)
_ifconv16:21  %voters_2_V_8 = select i1 %cond, i4 %voters_1_V, i4 %voters_2_V_1_load_1

ST_6: min_distances_2_V_8 [1/1] 0.00ns (grouped into LUT with out node min_distances_2_V_5)
_ifconv16:22  %min_distances_2_V_8 = select i1 %sel_tmp1, i6 %min_distances_2_V_2_load_1, i6 %min_distances_2_V_14

ST_6: min_distances_2_V_5 [1/1] 1.37ns (out node of the LUT)
_ifconv16:23  %min_distances_2_V_5 = select i1 %cond, i6 %min_distances_2_V_2_load_1, i6 %min_distances_2_V_8

ST_6: min_distances_2_V_9 [1/1] 0.00ns (grouped into LUT with out node min_distances_2_V_7)
_ifconv16:24  %min_distances_2_V_9 = select i1 %sel_tmp1, i6 %min_distances_2_V_14, i6 %min_distances_2_V_4_load_1

ST_6: min_distances_2_V_7 [1/1] 1.37ns (out node of the LUT)
_ifconv16:25  %min_distances_2_V_7 = select i1 %cond, i6 %min_distances_2_V_4_load_1, i6 %min_distances_2_V_9

ST_6: min_distances_2_V_11 [1/1] 0.00ns (grouped into LUT with out node min_distances_2_V_13)
_ifconv16:26  %min_distances_2_V_11 = select i1 %cond, i6 %min_distances_2_V_14, i6 %min_distances_2_V_3_load_1

ST_6: tmp [1/1] 0.00ns (grouped into LUT with out node sel_tmp8)
_ifconv16:27  %tmp = or i1 %tmp_20, %tmp_21

ST_6: or_cond [1/1] 0.00ns (grouped into LUT with out node sel_tmp8)
_ifconv16:28  %or_cond = or i1 %tmp, %rev

ST_6: sel_tmp8 [1/1] 1.37ns (out node of the LUT)
_ifconv16:29  %sel_tmp8 = and i1 %tmp_18, %or_cond

ST_6: voters_2_V_4 [1/1] 1.37ns (out node of the LUT)
_ifconv16:30  %voters_2_V_4 = select i1 %sel_tmp8, i4 %voters_2_V_3, i4 %voters_2_V_7_load_1

ST_6: voters_2_V_9 [1/1] 1.37ns (out node of the LUT)
_ifconv16:31  %voters_2_V_9 = select i1 %sel_tmp8, i4 %voters_2_V_6, i4 %voters_2_V_2_load_1

ST_6: voters_2_V_12 [1/1] 1.37ns (out node of the LUT)
_ifconv16:32  %voters_2_V_12 = select i1 %sel_tmp8, i4 %voters_2_V_8, i4 %voters_2_V_1_load_1

ST_6: min_distances_2_V_6 [1/1] 1.37ns (out node of the LUT)
_ifconv16:33  %min_distances_2_V_6 = select i1 %sel_tmp8, i6 %min_distances_2_V_5, i6 %min_distances_2_V_2_load_1

ST_6: min_distances_2_V_12 [1/1] 1.37ns (out node of the LUT)
_ifconv16:34  %min_distances_2_V_12 = select i1 %sel_tmp8, i6 %min_distances_2_V_7, i6 %min_distances_2_V_4_load_1

ST_6: min_distances_2_V_13 [1/1] 1.37ns (out node of the LUT)
_ifconv16:35  %min_distances_2_V_13 = select i1 %sel_tmp8, i6 %min_distances_2_V_11, i6 %min_distances_2_V_3_load_1

ST_6: stg_119 [1/1] 0.00ns
_ifconv16:36  store i4 %voters_2_V_4, i4* %voters_2_V_7

ST_6: stg_120 [1/1] 0.00ns
_ifconv16:37  store i4 %voters_2_V_9, i4* %voters_2_V_2

ST_6: stg_121 [1/1] 0.00ns
_ifconv16:38  store i4 %voters_2_V_12, i4* %voters_2_V_1

ST_6: stg_122 [1/1] 1.57ns
_ifconv16:39  store i6 %min_distances_2_V_6, i6* %min_distances_2_V_2

ST_6: stg_123 [1/1] 1.57ns
_ifconv16:40  store i6 %min_distances_2_V_12, i6* %min_distances_2_V_4

ST_6: stg_124 [1/1] 1.57ns
_ifconv16:41  store i6 %min_distances_2_V_13, i6* %min_distances_2_V_3

ST_6: stg_125 [1/1] 0.00ns
_ifconv16:42  br label %3


 <State 7>: 3.45ns
ST_7: i4 [1/1] 0.00ns
arrayctor.loop3.preheader:0  %i4 = phi i4 [ %i, %6 ], [ 0, %.preheader162 ]

ST_7: exitcond3 [1/1] 1.88ns
arrayctor.loop3.preheader:1  %exitcond3 = icmp eq i4 %i4, -6

ST_7: empty_12 [1/1] 0.00ns
arrayctor.loop3.preheader:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_7: i [1/1] 0.80ns
arrayctor.loop3.preheader:3  %i = add i4 %i4, 1

ST_7: stg_130 [1/1] 1.57ns
arrayctor.loop3.preheader:4  br i1 %exitcond3, label %.preheader161, label %6

ST_7: stg_131 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind

ST_7: tmp_9 [1/1] 0.00ns
:1  %tmp_9 = zext i4 %i4 to i64

ST_7: votes_V_addr [1/1] 0.00ns
:2  %votes_V_addr = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_9

ST_7: stg_134 [1/1] 2.39ns
:3  store i4 0, i4* %votes_V_addr, align 1

ST_7: stg_135 [1/1] 0.00ns
:4  br label %arrayctor.loop3.preheader


 <State 8>: 4.88ns
ST_8: p_s [1/1] 0.00ns
.preheader161:0  %p_s = phi i6 [ %min_voter_V_s, %._crit_edge171 ], [ 0, %arrayctor.loop3.preheader ]

ST_8: p_1 [1/1] 0.00ns
.preheader161:1  %p_1 = phi i6 [ %p_1_14, %._crit_edge171 ], [ -14, %arrayctor.loop3.preheader ]

ST_8: i5 [1/1] 0.00ns
.preheader161:2  %i5 = phi i2 [ %i_4, %._crit_edge171 ], [ 0, %arrayctor.loop3.preheader ]

ST_8: exitcond5 [1/1] 1.36ns
.preheader161:3  %exitcond5 = icmp eq i2 %i5, -1

ST_8: empty_13 [1/1] 0.00ns
.preheader161:4  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_8: i_4 [1/1] 0.80ns
.preheader161:5  %i_4 = add i2 %i5, 1

ST_8: stg_142 [1/1] 0.00ns
.preheader161:6  br i1 %exitcond5, label %.preheader.preheader, label %._crit_edge171

ST_8: min_distances_2_V_3_load [1/1] 0.00ns
._crit_edge171:0  %min_distances_2_V_3_load = load i6* %min_distances_2_V_3

ST_8: min_distances_2_V_4_load [1/1] 0.00ns
._crit_edge171:1  %min_distances_2_V_4_load = load i6* %min_distances_2_V_4

ST_8: min_distances_2_V_2_load [1/1] 0.00ns
._crit_edge171:2  %min_distances_2_V_2_load = load i6* %min_distances_2_V_2

ST_8: voters_2_V_1_load [1/1] 0.00ns
._crit_edge171:3  %voters_2_V_1_load = load i4* %voters_2_V_1

ST_8: voters_2_V_2_load [1/1] 0.00ns
._crit_edge171:4  %voters_2_V_2_load = load i4* %voters_2_V_2

ST_8: voters_2_V_7_load [1/1] 0.00ns
._crit_edge171:5  %voters_2_V_7_load = load i4* %voters_2_V_7

ST_8: tmp_1 [1/1] 1.57ns
._crit_edge171:7  %tmp_1 = call i4 @_ssdm_op_Mux.ap_auto.3i4.i2(i4 %voters_2_V_1_load, i4 %voters_2_V_2_load, i4 %voters_2_V_7_load, i2 %i5)

ST_8: tmp_10 [1/1] 0.00ns
._crit_edge171:8  %tmp_10 = zext i4 %tmp_1 to i64

ST_8: votes_V_addr_1 [1/1] 0.00ns
._crit_edge171:9  %votes_V_addr_1 = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_10

ST_8: votes_V_load [2/2] 2.39ns
._crit_edge171:10  %votes_V_load = load i4* %votes_V_addr_1, align 1

ST_8: min_dist_V [1/1] 1.57ns
._crit_edge171:13  %min_dist_V = call i6 @_ssdm_op_Mux.ap_auto.3i6.i2(i6 %min_distances_2_V_3_load, i6 %min_distances_2_V_4_load, i6 %min_distances_2_V_2_load, i2 %i5)

ST_8: tmp_12 [1/1] 1.94ns
._crit_edge171:14  %tmp_12 = icmp ult i6 %min_dist_V, %p_1

ST_8: min_voter_V [1/1] 0.00ns
._crit_edge171:15  %min_voter_V = zext i4 %tmp_1 to i6

ST_8: min_voter_V_s [1/1] 1.37ns
._crit_edge171:16  %min_voter_V_s = select i1 %tmp_12, i6 %min_voter_V, i6 %p_s

ST_8: p_1_14 [1/1] 1.37ns
._crit_edge171:17  %p_1_14 = select i1 %tmp_12, i6 %min_dist_V, i6 %p_1

ST_8: tmp_15_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_15_cast = zext i6 %p_s to i7

ST_8: stg_159 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 9>: 5.58ns
ST_9: stg_160 [1/1] 0.00ns
._crit_edge171:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_9: votes_V_load [1/2] 2.39ns
._crit_edge171:10  %votes_V_load = load i4* %votes_V_addr_1, align 1

ST_9: tmp_11 [1/1] 0.80ns
._crit_edge171:11  %tmp_11 = add i4 %votes_V_load, 1

ST_9: stg_163 [1/1] 2.39ns
._crit_edge171:12  store i4 %tmp_11, i4* %votes_V_addr_1, align 1

ST_9: stg_164 [1/1] 0.00ns
._crit_edge171:18  br label %.preheader161


 <State 10>: 2.39ns
ST_10: agg_result_V [1/1] 0.00ns
.preheader:0  %agg_result_V = phi i4 [ 0, %.preheader.preheader ], [ %result_V_2, %_ifconv59 ]

ST_10: agg_result_V_load [1/1] 0.00ns
.preheader:1  %agg_result_V_load = phi i4 [ 0, %.preheader.preheader ], [ %result_V_4, %_ifconv59 ]

ST_10: result_V [1/1] 0.00ns
.preheader:2  %result_V = phi i4 [ 1, %.preheader.preheader ], [ %i_V, %_ifconv59 ]

ST_10: exitcond [1/1] 1.88ns
.preheader:3  %exitcond = icmp eq i4 %result_V, -6

ST_10: empty_15 [1/1] 0.00ns
.preheader:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_10: stg_170 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %7, label %_ifconv59

ST_10: tmp_15 [1/1] 0.00ns
_ifconv59:1  %tmp_15 = zext i4 %result_V to i64

ST_10: tmp_16 [1/1] 0.00ns
_ifconv59:2  %tmp_16 = zext i4 %agg_result_V_load to i64

ST_10: votes_V_addr_2 [1/1] 0.00ns
_ifconv59:3  %votes_V_addr_2 = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_15

ST_10: votes_V_load_1 [2/2] 2.39ns
_ifconv59:4  %votes_V_load_1 = load i4* %votes_V_addr_2, align 1

ST_10: votes_V_addr_3 [1/1] 0.00ns
_ifconv59:5  %votes_V_addr_3 = getelementptr [10 x i4]* %votes_V, i64 0, i64 %tmp_16

ST_10: votes_V_load_2 [2/2] 2.39ns
_ifconv59:6  %votes_V_load_2 = load i4* %votes_V_addr_3, align 1

ST_10: tmp_30_cast [1/1] 0.00ns
_ifconv59:9  %tmp_30_cast = zext i4 %result_V to i7

ST_10: tmp_22 [1/1] 1.94ns
_ifconv59:10  %tmp_22 = icmp eq i7 %tmp_30_cast, %tmp_15_cast

ST_10: stg_179 [1/1] 0.00ns
:0  ret i4 %agg_result_V


 <State 11>: 7.01ns
ST_11: stg_180 [1/1] 0.00ns
_ifconv59:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str11) nounwind

ST_11: votes_V_load_1 [1/2] 2.39ns
_ifconv59:4  %votes_V_load_1 = load i4* %votes_V_addr_2, align 1

ST_11: votes_V_load_2 [1/2] 2.39ns
_ifconv59:6  %votes_V_load_2 = load i4* %votes_V_addr_3, align 1

ST_11: tmp_17 [1/1] 1.88ns
_ifconv59:7  %tmp_17 = icmp ugt i4 %votes_V_load_1, %votes_V_load_2

ST_11: tmp_19 [1/1] 1.88ns
_ifconv59:8  %tmp_19 = icmp eq i4 %votes_V_load_1, %votes_V_load_2

ST_11: p_2_agg_result_V [1/1] 0.00ns (grouped into LUT with out node result_V_2)
_ifconv59:11  %p_2_agg_result_V = select i1 %tmp_22, i4 %result_V, i4 %agg_result_V

ST_11: p_2_agg_result_V_load [1/1] 0.00ns (grouped into LUT with out node result_V_4)
_ifconv59:12  %p_2_agg_result_V_load = select i1 %tmp_22, i4 %result_V, i4 %agg_result_V_load

ST_11: result_V_1 [1/1] 1.37ns (out node of the LUT)
_ifconv59:13  %result_V_1 = select i1 %tmp_17, i4 %result_V, i4 %agg_result_V

ST_11: sel_tmp2 [1/1] 0.00ns (grouped into LUT with out node sel_tmp3)
_ifconv59:14  %sel_tmp2 = xor i1 %tmp_17, true

ST_11: sel_tmp3 [1/1] 1.37ns (out node of the LUT)
_ifconv59:15  %sel_tmp3 = and i1 %tmp_19, %sel_tmp2

ST_11: result_V_2 [1/1] 1.37ns (out node of the LUT)
_ifconv59:16  %result_V_2 = select i1 %sel_tmp3, i4 %p_2_agg_result_V, i4 %result_V_1

ST_11: result_V_3 [1/1] 1.37ns (out node of the LUT)
_ifconv59:17  %result_V_3 = select i1 %tmp_17, i4 %result_V, i4 %agg_result_V_load

ST_11: result_V_4 [1/1] 1.37ns (out node of the LUT)
_ifconv59:18  %result_V_4 = select i1 %sel_tmp3, i4 %p_2_agg_result_V_load, i4 %result_V_3

ST_11: i_V [1/1] 0.80ns
_ifconv59:19  %i_V = add i4 %result_V, 1

ST_11: stg_194 [1/1] 0.00ns
_ifconv59:20  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
