
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2021.2) on 2021-10-14-04:41:01
   Version:                2.11.634
   Kernels:                krnl_sparse_matrix_acc
   Signature:              
   Content:                HW Emulation Binary
   UUID (xclbin):          ebe958c6-6744-b7f3-92c4-574d92176f3d
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 300 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         bank0
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank1
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x8000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x200400000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x200800000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x200c00000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x201000000
   Address Size: 0x400000
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x201400000
   Address Size: 0x400000
   Bank Used:    No
==============================================================================
Kernel: krnl_sparse_matrix_acc

Definition
----------
   Signature: krnl_sparse_matrix_acc (void* HLSPtr_i, void* matrixA_hls_idx, void* matrixA_i, void* matrixB_i, void* matrixC_o, unsigned int lenEdgeListPtr, unsigned int lenEdgePtr, unsigned int M, unsigned int K, unsigned int N)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    64 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x74
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        krnl_sparse_matrix_acc_1
   Base Address: 0x0

   Argument:          HLSPtr_i
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          matrixA_hls_idx
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          matrixA_i
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          matrixB_i
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          matrixC_o
   Register Offset:   0x40
   Port:              M_AXI_GMEM4
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          lenEdgeListPtr
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          lenEdgePtr
   Register Offset:   0x54
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          M
   Register Offset:   0x5C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K
   Register Offset:   0x64
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          N
   Register Offset:   0x6C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

--------------------------
Instance:        krnl_sparse_matrix_acc_2
   Base Address: 0x10000

   Argument:          HLSPtr_i
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          matrixA_hls_idx
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          matrixA_i
   Register Offset:   0x28
   Port:              M_AXI_GMEM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          matrixB_i
   Register Offset:   0x34
   Port:              M_AXI_GMEM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          matrixC_o
   Register Offset:   0x40
   Port:              M_AXI_GMEM4
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          lenEdgeListPtr
   Register Offset:   0x4C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          lenEdgePtr
   Register Offset:   0x54
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          M
   Register Offset:   0x5C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K
   Register Offset:   0x64
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          N
   Register Offset:   0x6C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2021.2 - 2021-10-14-04:41:01 (SW BUILD: 3363252)
   Command Line:  v++ --config ./krnl_sparse_matrix_acc.cfg --connectivity.nk krnl_sparse_matrix_acc:2 --connectivity.sp krnl_sparse_matrix_acc_1.HLSPtr_i:HBM[0] --connectivity.sp krnl_sparse_matrix_acc_1.matrixA_hls_idx:HBM[1] --connectivity.sp krnl_sparse_matrix_acc_1.matrixA_i:HBM[2] --connectivity.sp krnl_sparse_matrix_acc_1.matrixB_i:HBM[3] --connectivity.sp krnl_sparse_matrix_acc_1.matrixC_o:HBM[4] --debug --input_files _x.hw_emu.xilinx_u280_xdma_201920_3/krnl_sparse_matrix_acc.xo --link --optimize 0 --output ./build_dir.hw_emu.xilinx_u280_xdma_201920_3/krnl_sparse_matrix_acc.link.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 0 --save-temps --target hw_emu --temp_dir ./_x.hw_emu.xilinx_u280_xdma_201920_3 
   Options:       --config ./krnl_sparse_matrix_acc.cfg
                  --connectivity.nk krnl_sparse_matrix_acc:2
                  --connectivity.sp krnl_sparse_matrix_acc_1.HLSPtr_i:HBM[0]
                  --connectivity.sp krnl_sparse_matrix_acc_1.matrixA_hls_idx:HBM[1]
                  --connectivity.sp krnl_sparse_matrix_acc_1.matrixA_i:HBM[2]
                  --connectivity.sp krnl_sparse_matrix_acc_1.matrixB_i:HBM[3]
                  --connectivity.sp krnl_sparse_matrix_acc_1.matrixC_o:HBM[4]
                  --debug
                  --input_files _x.hw_emu.xilinx_u280_xdma_201920_3/krnl_sparse_matrix_acc.xo
                  --link
                  --optimize 0
                  --output ./build_dir.hw_emu.xilinx_u280_xdma_201920_3/krnl_sparse_matrix_acc.link.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 0
                  --save-temps
                  --target hw_emu
                  --temp_dir ./_x.hw_emu.xilinx_u280_xdma_201920_3 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
