# Info: [9566]: Logging project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
new_project -name project_1 -folder D:/sandbox/book_examples/chapter-05/synplify -createimpl_name project_1_impl_1
# COMMAND: add_input_file {../5-3_conditional_op-1.sv}
add_input_file {../5-3_conditional_op-1.sv}
# COMMAND: setup_design -manufacturer Xilinx -family VIRTEX -part v50bg256 -speed -6
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family VIRTEX -part v50bg256 -speed -6
# COMMAND: setup_design -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
setup_design -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-3_conditional_op-1.sv" ...
# Info: [656]: Top module of the design is set to: muxed_register.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module muxed_register: Pre-processing...
# Info: [44523]: Root Module muxed_register: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.muxed_register.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/muxed_register.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/muxed_register.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
open_project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-3_conditional_op-1.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-3_conditional_op-1.sv}
# COMMAND: add_input_file {../5-4_conditional_op-2.sv}
add_input_file {../5-4_conditional_op-2.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-4_conditional_op-2.sv" ...
# Info: [656]: Top module of the design is set to: tri_state_adder.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Warning: [45504]: "D:/sandbox/book_examples/chapter-05/synplify/../5-4_conditional_op-2.sv", line 21: Size declaration mismatch between Port and PortNet. Only net size will be used.
# Info: [44522]: Root Module tri_state_adder: Pre-processing...
# Info: [44523]: Root Module tri_state_adder: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.tri_state_adder.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/tri_state_adder.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/tri_state_adder.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-4_conditional_op-2.sv" ...
# Info: [656]: Top module of the design is set to: tri_state_adder.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Warning: [45504]: "D:/sandbox/book_examples/chapter-05/synplify/../5-4_conditional_op-2.sv", line 21: Size declaration mismatch between Port and PortNet. Only net size will be used.
# Info: [44522]: Root Module tri_state_adder: Pre-processing...
# Info: [44523]: Root Module tri_state_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-4_conditional_op-2.sv" ...
# Info: [656]: Top module of the design is set to: tri_state_adder.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Warning: [45504]: "D:/sandbox/book_examples/chapter-05/synplify/../5-4_conditional_op-2.sv", line 23: Size declaration mismatch between Port and PortNet. Only net size will be used.
# Info: [44522]: Root Module tri_state_adder: Pre-processing...
# Info: [44523]: Root Module tri_state_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.tri_state_adder.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/tri_state_adder.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/tri_state_adder.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-4_conditional_op-2.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-4_conditional_op-2.sv}
# COMMAND: add_input_file {../5-5_bitwise_op.sv}
add_input_file {../5-5_bitwise_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-5_bitwise_op.sv" ...
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../5-5_bitwise_op.sv", line 28: Syntax error near ( # ).
# Info: [40000]: # <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: setup_design -hdl {systemverilog2009}
setup_design -hdl {systemverilog2009}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-5_bitwise_op.sv" ...
# Info: [656]: Top module of the design is set to: and_xor.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module and_xor: Pre-processing...
# Info: [44523]: Root Module and_xor: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 15.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.and_xor.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/and_xor.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/and_xor.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-5_bitwise_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-5_bitwise_op.sv}
# COMMAND: add_input_file {../5-6_reduction_op.sv}
add_input_file {../5-6_reduction_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-6_reduction_op.sv" ...
# Info: [656]: Top module of the design is set to: parity_checker.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module parity_checker: Pre-processing...
# Info: [44523]: Root Module parity_checker: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 14.
# Info: [44835]: Total CPU time for compilation: 1.2 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.parity_checker.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/parity_checker.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/parity_checker.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-6_reduction_op.sv" ...
# Info: [656]: Top module of the design is set to: parity_checker.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module parity_checker: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-6_reduction_op.sv", line 33: Input port data_in[0] has never been used.
# Info: [44523]: Root Module parity_checker: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 15.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.parity_checker.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/parity_checker.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/parity_checker.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-6_reduction_op.sv" ...
# Info: [656]: Top module of the design is set to: parity_checker.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module parity_checker: Pre-processing...
# Info: [44523]: Root Module parity_checker: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 14.
# Info: [44835]: Total CPU time for compilation: 0.7 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.parity_checker.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/parity_checker.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/parity_checker.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-6_reduction_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-6_reduction_op.sv}
# COMMAND: add_input_file {../5-7_logical_op.sv}
add_input_file {../5-7_logical_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-7_logical_op.sv" ...
# Info: [656]: Top module of the design is set to: status_flag.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module status_flag: Pre-processing...
# Info: [44523]: Root Module status_flag: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.status_flag.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-7_logical_op.sv" ...
# Info: [656]: Top module of the design is set to: status_flag.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module status_flag: Pre-processing...
# Info: [44523]: Root Module status_flag: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.status_flag.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-7_logical_op.sv" ...
# Info: [656]: Top module of the design is set to: status_flag.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module status_flag: Pre-processing...
# Info: [44523]: Root Module status_flag: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.status_flag.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-7_logical_op.sv" ...
# Info: [656]: Top module of the design is set to: status_flag.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module status_flag: Pre-processing...
# Info: [44523]: Root Module status_flag: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.status_flag.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/status_flag.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation project_1_impl_1.
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
open_project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-3_conditional_op-1.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-3_conditional_op-1.sv}
# COMMAND: add_input_file {../snippet-8_comparison_ops.sv}
add_input_file {../snippet-8_comparison_ops.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv" ...
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 30: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 31: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 32: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 33: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 60: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 61: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 62: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 63: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 64: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 65: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 88: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 89: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 90: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 91: System task ( $display ) is not supported.
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 92: System task ( $display ) is not supported.
# Warning: [15258]: Multiple tops found: comparison_1
# Info:      comparison_2
# Info:      comparison_3
# Info: [656]: Top module of the design is set to: comparison_3.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module comparison_3: Pre-processing...
# Warning: [45703]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 87: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
# Warning: [45703]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 88: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
# Warning: [45703]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 89: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
# Warning: [45703]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 90: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
# Warning: [45703]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 91: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
# Warning: [45703]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 92: This statement has been ignored in the initial block. Possible reason is nonstatic initialization or assignment to a memory signal.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 78: gt1 has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 78: gt2 has never been used.
# Info: [44523]: Root Module comparison_3: Compiling...
# Info: [45308]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 83: The comparison operator has been optimized to constant 1.
# Info: [45308]: "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 84: The comparison operator has been optimized to constant 0.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 25.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.comparison_3; "D:/sandbox/book_examples/chapter-05/synplify/../snippet-8_comparison_ops.sv", line 74:.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/snippet-8_comparison_ops.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/snippet-8_comparison_ops.sv}
# COMMAND: add_input_file {../5-8_comparison_op.sv}
add_input_file {../5-8_comparison_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-8_comparison_op.sv" ...
# Info: [656]: Top module of the design is set to: comparator.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module comparator: Pre-processing...
# Info: [44523]: Root Module comparator: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 1.1 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.comparator.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/comparator.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/comparator.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.3 s secs.
# Info: [11020]: Overall running time for synthesis: 0.4 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-8_comparison_op.sv" ...
# Info: [656]: Top module of the design is set to: comparator.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module comparator: Pre-processing...
# Info: [44523]: Root Module comparator: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 1.1 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.comparator.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/comparator.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/comparator.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-8_comparison_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-8_comparison_op.sv}
# COMMAND: add_input_file {../5-9_case_equality_op.sv}
add_input_file {../5-9_case_equality_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-9_case_equality_op.sv" ...
# Info: [656]: Top module of the design is set to: high_address_check.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module high_address_check: Pre-processing...
# Error: [46778]: "D:/sandbox/book_examples/chapter-05/synplify/../5-9_case_equality_op.sv", line 30: Blocking assignment on a non-blocking signal(high_addr). Skipping compilation of this module. Continuing ...
# Warning: [45383]: Module high_address_check: This module cannot be compiled because it contains non-RTL constructs.
# Info: [44536]: No modules were compiled in this run of RTLC, please check the logs for blackboxes or non-rtl constructs in the design.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: high_address_check
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [671]: Unable to elaborate design work.high_address_check in verilog.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-9_case_equality_op.sv" ...
# Info: [656]: Top module of the design is set to: high_address_check.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module high_address_check: Pre-processing...
# Info: [44523]: Root Module high_address_check: Compiling...
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-9_case_equality_op.sv", line 21: Net address[23:0] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.high_address_check.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/high_address_check.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/high_address_check.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [3008]: Cannot find  file D:/sandbox/book_examples/chapter-05/synplify/../5-9_case_equality_op.sv.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
open_project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-9_case_equality_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-9_case_equality_op.sv}
# COMMAND: add_input_file {../5-10_inside_op.sv}
add_input_file {../5-10_inside_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-10_inside_op.sv" ...
# Info: [656]: Top module of the design is set to: boundary_detector.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module boundary_detector: Pre-processing...
# Info: [44523]: Root Module boundary_detector: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.boundary_detector.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/boundary_detector.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/boundary_detector.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-10_inside_op.sv" ...
# Info: [656]: Top module of the design is set to: boundary_detector.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module boundary_detector: Pre-processing...
# Info: [44523]: Root Module boundary_detector: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.boundary_detector.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/boundary_detector.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/boundary_detector.ucf.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -hdl {systemverilog2009}
setup_design -hdl {systemverilog2009}
# COMMAND: setup_design -transformations=false
setup_design -transformations=false
# COMMAND: setup_design -edif=false -verilog=true
setup_design -edif=false -verilog=true
# COMMAND: report_net -file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/boundary_detector_net_info.rep -design gatelevel {address_int(13)}
report_net -file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/boundary_detector_net_info.rep -design gatelevel {address_int(13)}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-10_inside_op.sv" ...
# Info: [656]: Top module of the design is set to: boundary_detector.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module boundary_detector: Pre-processing...
# Info: [44523]: Root Module boundary_detector: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.boundary_detector.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/boundary_detector.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
open_project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-10_inside_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-10_inside_op.sv}
# COMMAND: add_input_file {../5-11_fixed-shift_op.sv}
add_input_file {../5-11_fixed-shift_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: serial_to_parallel.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module serial_to_parallel: Pre-processing...
# Info: [44523]: Root Module serial_to_parallel: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.9 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.serial_to_parallel.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/serial_to_parallel.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: serial_to_parallel.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module serial_to_parallel: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 23: Input port serial_in has never been used.
# Info: [44523]: Root Module serial_to_parallel: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 28: Optimizing state bit(s) data_out[7:0] to constant 0
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Net clk is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 21: Net rstN is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 22: Net shift_enable is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.serial_to_parallel.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/serial_to_parallel.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.0 s secs.
synthesize
# COMMAND: setup_design -gated_clock=0 -control_set_optimize=false
setup_design -gated_clock=0 -control_set_optimize=false
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: serial_to_parallel.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module serial_to_parallel: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 23: Input port serial_in has never been used.
# Info: [44523]: Root Module serial_to_parallel: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 28: Optimizing state bit(s) data_out[7:0] to constant 0
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Net clk is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 21: Net rstN is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 22: Net shift_enable is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.serial_to_parallel.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/serial_to_parallel.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.0 s secs.
synthesize
# COMMAND: setup_design -transformations=true -compile_for_timing=true
setup_design -transformations=true -compile_for_timing=true
# COMMAND: setup_design -verilog=true
setup_design -verilog=true
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: serial_to_parallel.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module serial_to_parallel: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 23: Input port serial_in has never been used.
# Info: [44523]: Root Module serial_to_parallel: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 28: Optimizing state bit(s) data_out[7:0] to constant 0
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Net clk is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 21: Net rstN is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 22: Net shift_enable is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: setup_design -verilog=true -vendor_constraint_file=false
setup_design -verilog=true -vendor_constraint_file=false
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: serial_to_parallel.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module serial_to_parallel: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 23: Input port serial_in has never been used.
# Info: [44523]: Root Module serial_to_parallel: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 28: Optimizing state bit(s) data_out[7:0] to constant 0
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Net clk is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 21: Net rstN is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 22: Net shift_enable is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: serial_to_parallel.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module serial_to_parallel: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Input port clk has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 21: Input port rstN has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 22: Input port shift_enable has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 23: Input port serial_in has never been used.
# Info: [44523]: Root Module serial_to_parallel: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 20.
# Info: [44835]: Total CPU time for compilation: 0.9 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.serial_to_parallel.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/serial_to_parallel.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
open_project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 26: Task or function name ( datain ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: divide_by_two.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module divide_by_two: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Input port data_in[0] has never been used.
# Info: [44523]: Root Module divide_by_two: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.divide_by_two.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/divide_by_two.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: divide_by_two.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module divide_by_two: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Input port data_in[0] has never been used.
# Info: [44523]: Root Module divide_by_two: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.9 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.divide_by_two.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/divide_by_two.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -addio=false -transformations=false -compile_for_timing=false
setup_design -addio=false -transformations=false -compile_for_timing=false
# COMMAND: setup_design -verilog=true
setup_design -verilog=true
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: divide_by_two.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module divide_by_two: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Input port data_in[0] has never been used.
# Info: [44523]: Root Module divide_by_two: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.divide_by_two.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/divide_by_two.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -addio=true
setup_design -addio=true
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: divide_by_two.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module divide_by_two: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-11_fixed-shift_op.sv", line 20: Input port data_in[0] has never been used.
# Info: [44523]: Root Module divide_by_two: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.divide_by_two.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/divide_by_two.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-11_fixed-shift_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-11_fixed-shift_op.sv}
# COMMAND: add_input_file {../5-12_variable-shift_op.sv}
add_input_file {../5-12_variable-shift_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-12_variable-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: multiply_by_power_of_two.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module multiply_by_power_of_two: Pre-processing...
# Info: [44523]: Root Module multiply_by_power_of_two: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.9 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.multiply_by_power_of_two.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/multiply_by_power_of_two.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
open_project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-12_variable-shift_op.sv" ...
# Info: [656]: Top module of the design is set to: multiply_by_power_of_two.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module multiply_by_power_of_two: Pre-processing...
# Info: [44523]: Root Module multiply_by_power_of_two: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.multiply_by_power_of_two.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/multiply_by_power_of_two.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
open_project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-12_variable-shift_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-12_variable-shift_op.sv}
# COMMAND: add_input_file {../5-14_variable-rotate_op.sv}
add_input_file {../5-14_variable-rotate_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-14_variable-rotate_op.sv" ...
# Info: [656]: Top module of the design is set to: rotate_left_rfactor_times.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module rotate_left_rfactor_times: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../5-14_variable-rotate_op.sv", line 26: temp[7:0] has never been used.
# Info: [44523]: Root Module rotate_left_rfactor_times: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.rotate_left_rfactor_times.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/chapter-05/synplify/project_1_impl_1/rotate_left_rfactor_times.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/chapter-05/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
# COMMAND: add_input_file {../5-15_streaming_op.sv}
add_input_file {../5-15_streaming_op.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../5-15_streaming_op.sv" ...
# Info: [656]: Top module of the design is set to: reverse_bits.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module reverse_bits: Pre-processing...
# Info: [44523]: Root Module reverse_bits: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.reverse_bits.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/reverse_bits.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation project_1_impl_1.
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
# COMMAND: add_input_file {../uart_solution_one-hot.sv}
add_input_file {../uart_solution_one-hot.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv" ...
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 75: System task ( $display ) is not supported.
# Info: [656]: Top module of the design is set to: uart.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module uart: Pre-processing...
# Info: [45144]: Extracted FSM in module uart, with state variable = state[2:0], async set/reset state(s) = 001 , number of states = 3.
# Info: [45144]: Re-encoding 3 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           WAIT	                                001	                            00
# Info: [40000]: FSM:	    1	           LOAD	                                010	                            01
# Info: [40000]: FSM:	    2	          READY	                                100	                            10
# Info: [44523]: Root Module uart: Compiling...
# Info: [44838]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 37: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "bit_cnt".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 77.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: setup_design -manufacturer Xilinx -family VIRTEX-II -part 2V40cs144 -speed -6
# Info: [15297]: Setting up the design to use synthesis library "xcv2.syn"
# Info: [15323]: Setting Part to: "2V40cs144".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family VIRTEX-II -part 2V40cs144 -speed -6
# COMMAND: compile
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv2.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv" ...
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 75: System task ( $display ) is not supported.
# Info: [656]: Top module of the design is set to: uart.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module uart: Pre-processing...
# Info: [45144]: Extracted FSM in module uart, with state variable = state[2:0], async set/reset state(s) = 001 , number of states = 3.
# Info: [45144]: Re-encoding 3 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           WAIT	                                001	                            00
# Info: [40000]: FSM:	    1	           LOAD	                                010	                            01
# Info: [40000]: FSM:	    2	          READY	                                100	                            10
# Info: [44523]: Root Module uart: Compiling...
# Info: [44838]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 37: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "bit_cnt".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 77.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.uart.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clock
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uart.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uart.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -manufacturer QuickLogic -family Eclipse -part QL6250 -speed -7 -package PS484
# Info: [15297]: Setting up the design to use synthesis library "eclipse.syn"
# Info: [573]: The global max fanout is currently set to 100 for QuickLogic - Eclipse.
# Info: [15323]: Setting Part to: "QL6250".
# Info: [15324]: Setting Process to: "WC-7".
# Info: [15326]: Setting Package to: "PS484".
setup_design -manufacturer QuickLogic -family Eclipse -part QL6250 -speed -7 -package PS484
# COMMAND: setup_design -max_fanout=100
# Info: [573]: The global max fanout is currently set to 100 for QuickLogic - Eclipse.
setup_design -max_fanout=100
# COMMAND: compile
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/eclipse.syn.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv" ...
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 75: System task ( $display ) is not supported.
# Info: [656]: Top module of the design is set to: uart.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module uart: Pre-processing...
# Info: [45144]: Extracted FSM in module uart, with state variable = state[2:0], async set/reset state(s) = 001 , number of states = 3.
# Info: [45144]: Re-encoding 3 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           WAIT	                                001	                            00
# Info: [40000]: FSM:	    1	           LOAD	                                010	                            01
# Info: [40000]: FSM:	    2	          READY	                                100	                            10
# Info: [44523]: Root Module uart: Compiling...
# Info: [44838]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 37: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "bit_cnt".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 77.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: Warning, Could not automatically set back annotation simulation format
# Info:          due to "SystemVerilog" isn't a valid value, value is invalid for "ba_format" variable
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [2515]: Resolving function dec with module generator modgen_dec_3_small_false_15001  from file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/modgen/\pin25um.vhd
# Info: -- Optimizing netlist .work.uart.INTERFACE
# Info: [8045]: Added global buffer ckpad_25um for Port port:clock
# Info: Final Design Rule Check..
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uart.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uart.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -manufacturer QuickLogic -family pASIC3 -part QL3004E -speed -4 -package PF100
# Info: [15297]: Setting up the design to use synthesis library "pasic3.syn"
# Info: [573]: The global max fanout is currently set to 16 for QuickLogic - pASIC3.
# Info: [15323]: Setting Part to: "QL3004E".
# Info: [15324]: Setting Process to: "WC-4".
# Info: [15326]: Setting Package to: "PF100".
setup_design -manufacturer QuickLogic -family pASIC3 -part QL3004E -speed -4 -package PF100
# COMMAND: setup_design -max_fanout=16
# Info: [573]: The global max fanout is currently set to 16 for QuickLogic - pASIC3.
setup_design -max_fanout=16
# COMMAND: compile
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/pasic3.syn.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv" ...
# Warning: [41083]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 75: System task ( $display ) is not supported.
# Info: [656]: Top module of the design is set to: uart.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module uart: Pre-processing...
# Info: [45144]: Extracted FSM in module uart, with state variable = state[2:0], async set/reset state(s) = 001 , number of states = 3.
# Info: [45144]: Re-encoding 3 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           WAIT	                                001	                            00
# Info: [40000]: FSM:	    1	           LOAD	                                010	                            01
# Info: [40000]: FSM:	    2	          READY	                                100	                            10
# Info: [44523]: Root Module uart: Compiling...
# Info: [44838]: "D:/sandbox/book_examples/chapter-05/synplify/../uart_solution_one-hot.sv", line 37: Macro Add_Sub "M_RTLSIM_ADD_SUB_3" inferred for node "bit_cnt".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 77.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: Warning, Could not automatically set back annotation simulation format
# Info:          due to "SystemVerilog" isn't a valid value, value is invalid for "ba_format" variable
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: -- Optimizing netlist .work.uart.INTERFACE
# Info: [8045]: Added global buffer ckpad for Port port:clock
# Info: Final Design Rule Check..
# Info: -- Start load balancing for design .work.uart.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uart.edf.
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uart.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# Info: [600]: Attempting to stop operation...
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation project_1_impl_1.
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
# COMMAND: add_input_file {../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv}
add_input_file {../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Error: [42567]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: The package identifier ( definitions_pkg ) not found.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: Syntax error near ( definitions_pkg ).
# Info: [40000]: import definitions_pkg <-
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: Syntax error near ( ::* ).
# Info: [40000]: import definitions_pkg::* <-
# Error: [42304]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( halt ) not declared in current scope.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 40: Task or function name ( clk ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 40: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 41: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Task or function name ( NOP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( PASS ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( ADD ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( SUB ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( MULT ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( AND ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( OR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( XOR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( MOVM2R ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( MOVM2B ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Task or function name ( MOVR2O ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( JMP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Task or function name ( BZ ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Task or function name ( zero_flag ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Task or function name ( BX ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Task or function name ( exception ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Task or function name ( HALT ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: add_input_file {../../../svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv}
add_input_file {../../../svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Error: [42567]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: The package identifier ( definitions_pkg ) not found.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: Syntax error near ( definitions_pkg ).
# Info: [40000]: import definitions_pkg <-
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: Syntax error near ( ::* ).
# Info: [40000]: import definitions_pkg::* <-
# Error: [42304]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( halt ) not declared in current scope.
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ...
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 40: Task or function name ( clk ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 40: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 41: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Task or function name ( NOP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( PASS ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( ADD ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( SUB ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( MULT ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( AND ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( OR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( XOR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( MOVM2R ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( MOVM2B ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Task or function name ( MOVR2O ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( JMP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Task or function name ( BZ ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Task or function name ( zero_flag ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Task or function name ( BX ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Task or function name ( exception ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Task or function name ( HALT ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Error: [42567]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: The package identifier ( definitions_pkg ) not found.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: Syntax error near ( definitions_pkg ).
# Info: [40000]: import definitions_pkg <-
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 19: Syntax error near ( ::* ).
# Info: [40000]: import definitions_pkg::* <-
# Error: [42304]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 57: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( halt ) not declared in current scope.
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ...
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 40: Task or function name ( clk ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 40: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 41: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Task or function name ( NOP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( PASS ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( ADD ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( SUB ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( MULT ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( AND ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( OR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( XOR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( MOVM2R ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( MOVM2B ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Task or function name ( MOVR2O ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( JMP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Task or function name ( BZ ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Task or function name ( zero_flag ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Task or function name ( BX ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Task or function name ( exception ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Task or function name ( HALT ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation project_1_impl_1.
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
remove_input_file {D:/sandbox/book_examples/chapter-05/5-14_variable-rotate_op.sv}
# COMMAND: add_input_file {../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv}
add_input_file {../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Error: [41489]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 17: Missing " in include directive.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 17: Syntax error near ( efinitions_pkg ).
# Info: [40000]: `include definitions_pkg <-
# Error: [42567]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 20: The package identifier ( definitions_pkg ) not found.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 20: Syntax error near ( definitions_pkg ).
# Info: [40000]: import definitions_pkg <-
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 20: Syntax error near ( ::* ).
# Info: [40000]: import definitions_pkg::* <-
# Error: [42304]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 26: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 58: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 59: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 73: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 76: Identifier ( halt ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( load_s ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( load_b ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( load_f ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( load_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( inc_pc ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( set_br ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( rslt_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( dout_oeN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( dmem_rdN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( dmem_wrN ) not declared in current scope.
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Identifier ( halt ) not declared in current scope.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 41: Task or function name ( clk ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 41: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 42: Task or function name ( rstN ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 60: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 62: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( NOP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( PASS ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( ADD ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( SUB ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( MULT ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( AND ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( OR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( XOR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( MOVM2R ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Task or function name ( MOVM2B ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( MOVR2O ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Task or function name ( JMP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Task or function name ( BZ ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 71: Task or function name ( zero_flag ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Task or function name ( BX ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 74: Task or function name ( exception ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Task or function name ( branching ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 77: Task or function name ( HALT ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Error: [41489]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 17: Missing " in include directive.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 17: Syntax error near ( efinitions_pkg ).
# Info: [40000]: `include definitions_pkg <-
# Error: [42567]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 18: The package identifier ( definitions_pkg ) not found.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 24: Syntax error near ( instruction ).
# Info: [40000]: input  instruction_set_t  instruction <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41574]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: semicolon missing.
# Error: [41648]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: ( exception ) is declared as input though not in module header.
# Error: [41648]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: ( zero_flag ) is declared as input though not in module header.
# Error: [41648]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: ( branching ) is declared as input though not in module header.
# Error: [41648]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: ( clk ) is declared as input though not in module header.
# Error: [41648]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 25: ( rstN ) is declared as input though not in module header.
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 26: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [42304]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 27: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [42304]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 27: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 61: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 63: Task or function name ( instruction ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 64: Task or function name ( NOP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( PASS ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( ADD ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( SUB ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( MULT ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( AND ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( OR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 65: Task or function name ( XOR ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 66: Task or function name ( MOVM2R ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 67: Task or function name ( MOVM2B ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 68: Task or function name ( MOVR2M ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 69: Task or function name ( MOVR2O ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 70: Task or function name ( JMP ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 72: Task or function name ( BZ ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 75: Task or function name ( BX ) not defined.
# Error: [41350]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 78: Task or function name ( HALT ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Info: [41021]: Analyzing included file "D:/sandbox/svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ....
# Info: [41022]: Continuing with analysis of file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ....
# Info: [656]: Top module of the design is set to: controller.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module controller: Pre-processing...
# Info: [45144]: Extracted FSM in module controller, with state variable = state[3:0], async set/reset state(s) = 0001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET	                               0001	                            00
# Info: [40000]: FSM:	    1	         DECODE	                               0010	                            01
# Info: [40000]: FSM:	    2	           LOAD	                               0100	                            10
# Info: [40000]: FSM:	    3	          STORE	                               1000	                            11
# Info: [44523]: Root Module controller: Compiling...
# Info: [45252]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 78: Inferred rom instance 'rtlcI2' of type 'rom_8_6_64_1'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 63.
# Info: [44835]: Total CPU time for compilation: 0.6 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.controller.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/controller.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Info: [41021]: Analyzing included file "D:/sandbox/svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ....
# Info: [41022]: Continuing with analysis of file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ....
# Info: [656]: Top module of the design is set to: controller.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module controller: Pre-processing...
# Info: [45144]: Extracted FSM in module controller, with state variable = state[3:0], async set/reset state(s) = 0001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET	                               0001	                            00
# Info: [40000]: FSM:	    1	         DECODE	                               0010	                            01
# Info: [40000]: FSM:	    2	           LOAD	                               0100	                            10
# Info: [40000]: FSM:	    3	          STORE	                               1000	                            11
# Info: [44523]: Root Module controller: Compiling...
# Info: [45252]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 78: Inferred rom instance 'rtlcI2' of type 'rom_8_6_64_1'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 63.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.controller.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/controller.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Info: [41021]: Analyzing included file "D:/sandbox/svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ....
# Info: [41022]: Continuing with analysis of file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ....
# Info: [656]: Top module of the design is set to: controller.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module controller: Pre-processing...
# Info: [45144]: Extracted FSM in module controller, with state variable = state[3:0], async set/reset state(s) = 0001 , number of states = 4.
# Info: [45144]: Re-encoding 4 state FSM as "binary".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET	                               0001	                            00
# Info: [40000]: FSM:	    1	         DECODE	                               0010	                            01
# Info: [40000]: FSM:	    2	           LOAD	                               0100	                            10
# Info: [40000]: FSM:	    3	          STORE	                               1000	                            11
# Info: [44523]: Root Module controller: Compiling...
# Info: [45252]: "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv", line 78: Inferred rom instance 'rtlcI2' of type 'rom_8_6_64_1'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 63.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.controller.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/controller.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: setup_design -reencode_fsm_outputs=false
setup_design -reencode_fsm_outputs=false
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Info: [41021]: Analyzing included file "D:/sandbox/svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ....
# Info: [41022]: Continuing with analysis of file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ....
# Info: [656]: Top module of the design is set to: controller.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module controller: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable state[3:0] in module controller, because decoding logic needs to be created.
# Info: [44523]: Root Module controller: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 63.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.controller.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/controller.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -advanced_fsm_optimization=false
setup_design -advanced_fsm_optimization=false
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Info: [41021]: Analyzing included file "D:/sandbox/svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ....
# Info: [41022]: Continuing with analysis of file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ....
# Info: [656]: Top module of the design is set to: controller.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module controller: Pre-processing...
# Info: [44523]: Root Module controller: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 63.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.controller.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/controller.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -reencode_fsm_outputs=true -encoding=onehot -dsp_across_hier=false
setup_design -reencode_fsm_outputs=true -encoding=onehot -dsp_across_hier=false
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ...
# Info: [41021]: Analyzing included file "D:/sandbox/svd_labs/lab14_dsp/lab14_solution/definitions_pkg.sv" ....
# Info: [41022]: Continuing with analysis of file "D:/sandbox/book_examples/chapter-05/synplify/../../../svd_labs/lab14_dsp/lab14_solution/controller_solution.sv" ....
# Info: [656]: Top module of the design is set to: controller.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module controller: Pre-processing...
# Info: [44523]: Root Module controller: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 63.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.controller.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/controller.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/svd_labs/lab14_dsp/lab14_solution/controller_solution.sv}
remove_input_file {D:/sandbox/svd_labs/lab14_dsp/lab14_solution/controller_solution.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp3a.sv}
add_input_file {../../../dvcon_paper_examples/exmp3a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3a.sv" ...
# Info: [656]: Top module of the design is set to: adder_subtractor.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module adder_subtractor: Pre-processing...
# Info: [44523]: Root Module adder_subtractor: Compiling...
# Warning: [45784]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3a.sv", line 6: Module adder_subtractor, Net(s) a[7:0], b[7:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [45205]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3a.sv", line 6: Module adder_subtractor, Net(s) o1[7:0]: Latch inferred.
# Info: [45205]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3a.sv", line 6: Module adder_subtractor, Net(s) o2[7:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.6 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.adder_subtractor.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:mode
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/adder_subtractor.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp3b.sv}
add_input_file {../../../dvcon_paper_examples/exmp3b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3b.sv" ...
# Info: [656]: Top module of the design is set to: exmp3b.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp3b: Pre-processing...
# Info: [44523]: Root Module exmp3b: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp3b.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp3b.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp3d.sv}
add_input_file {../../../dvcon_paper_examples/exmp3d.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3d.sv" ...
# Info: [656]: Top module of the design is set to: always_ff_test.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module always_ff_test: Pre-processing...
# Info: [44523]: Root Module always_ff_test: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.always_ff_test.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/always_ff_test.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.0 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3d.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3d.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp3c.sv}
add_input_file {../../../dvcon_paper_examples/exmp3c.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3c.sv" ...
# Info: [656]: Top module of the design is set to: adder_subtractor.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module adder_subtractor: Pre-processing...
# Info: [44523]: Root Module adder_subtractor: Compiling...
# Warning: [45568]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3c.sv", line 6: Latch inferred for net o1[7:0] inside always_comb block
# Warning: [45568]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp3c.sv", line 6: Latch inferred for net o2[7:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3c.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp3c.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp4a.sv}
add_input_file {../../../dvcon_paper_examples/exmp4a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp4a.sv" ...
# Info: [656]: Top module of the design is set to: rtl_adder.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module rtl_adder: Pre-processing...
# Info: [44523]: Root Module rtl_adder: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.rtl_adder.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/rtl_adder.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp4a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp4a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp5a.sv}
add_input_file {../../../dvcon_paper_examples/exmp5a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv" ...
# Info: [656]: Top module of the design is set to: add_third_byte.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module add_third_byte: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port a[31:25] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port a[16:0] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port b[31:25] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port b[16:0] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 3: Input port ci has never been used.
# Info: [44523]: Root Module add_third_byte: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.add_third_byte.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/add_third_byte.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv" ...
# Info: [656]: Top module of the design is set to: add_third_byte.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module add_third_byte: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port a[31:25] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port a[16:0] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port b[31:25] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 2: Input port b[16:0] has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5a.sv", line 3: Input port ci has never been used.
# Info: [44523]: Root Module add_third_byte: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.add_third_byte.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/add_third_byte.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp5a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp5a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp5b.sv}
add_input_file {../../../dvcon_paper_examples/exmp5b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv" ...
# Info: [656]: Top module of the design is set to: add_third_byte.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module add_third_byte: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port a(3) has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port a(1 : 0) has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port b(3) has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port b(1 : 0) has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 3: Input port ci has never been used.
# Info: [44523]: Root Module add_third_byte: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv" ...
# Error: [41607]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 7: Identifier ( co ) not declared in current scope.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv" ...
# Info: [656]: Top module of the design is set to: add_third_byte.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module add_third_byte: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port a(3) has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port a(1 : 0) has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port b(3) has never been used.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp5b.sv", line 2: Input port b(1 : 0) has never been used.
# Info: [44523]: Root Module add_third_byte: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.add_third_byte.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/add_third_byte.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp5b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp5b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp6a.sv}
add_input_file {../../../dvcon_paper_examples/exmp6a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv" ...
# Info: [656]: Top module of the design is set to: bad_fsm_verilog_style.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module bad_fsm_verilog_style: Pre-processing...
# Info: [44523]: Root Module bad_fsm_verilog_style: Compiling...
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 20: Sharing register state[1] with state[0]
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 20: Optimizing state bit(s) state[2] to constant 0
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 27: Optimizing state bit(s) n_state[2] to constant 0
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 27: Optimizing state bit(s) n_state[1:0] to constant 1
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 2: Net clock is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 2: Net resetN is unused after optimization
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 35: Optimizing state bit(s) control[2] to constant 0
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 35: Optimizing state bit(s) control[0] to constant 0
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6a.sv", line 35: Optimizing state bit(s) control[1] to constant 1
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 40.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.bad_fsm_verilog_style.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/bad_fsm_verilog_style.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.0 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp6a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp6a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp6b.sv}
add_input_file {../../../dvcon_paper_examples/exmp6b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv" ...
# Error: [42427]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 9: Enum member ( DONE ) does not have unique value.
# Error: [42427]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 9: Enum member ( DONE ) does not have unique value.
# Error: [42425]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 14: Size ( 3 ) of enum member ( READY ) does not match with enum size ( 2 ).
# Error: [42429]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 20: Enum can only be assigned to same enum type or enum member.
# Error: [42429]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 27: Enum can only be assigned to same enum type or enum member.
# Error: [42429]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 28: Enum can only be assigned to same enum type or enum member.
# Error: [42429]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 29: Enum can only be assigned to same enum type or enum member.
# Error: [42429]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp6b.sv", line 37: Enum can only be assigned to same enum type or enum member.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp6b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp6b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp8a.sv}
add_input_file {../../../dvcon_paper_examples/exmp8a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv" ...
# Info: [656]: Top module of the design is set to: uni_atm.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module uni_atm: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 17: Input port Payload47_in has never been used.
# Info: [44523]: Root Module uni_atm: Compiling...
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[0] with Payload47_out[0]
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[1] with Payload47_out[1]
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[2] with Payload47_out[2]
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[3] with Payload47_out[3]
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[4] with Payload47_out[4]
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[5] with Payload47_out[5]
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[6] with Payload47_out[6]
# Info: [44812]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv", line 37: Sharing register Payload02_out[7] with Payload47_out[7]
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 61.
# Info: [44835]: Total CPU time for compilation: 0.6 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8a.sv" ...
# Info: [656]: Top module of the design is set to: uni_atm.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module uni_atm: Pre-processing...
# Info: [44523]: Root Module uni_atm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 61.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.uni_atm.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uni_atm.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp8a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp8a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp8c.sv}
add_input_file {../../../dvcon_paper_examples/exmp8c.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp8c.sv" ...
# Info: [656]: Top module of the design is set to: uni_atm.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module uni_atm: Pre-processing...
# Info: [44523]: Root Module uni_atm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 14.
# Info: [44835]: Total CPU time for compilation: 0.7 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.uni_atm.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: ***********************************************
# Info: Device Utilization for v50bg256
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               850     180     472.22%
# Info: Global Buffers                    1       4        25.00%
# Info: LUTs                              1       1536      0.07%
# Info: CLB Slices                        212     768      27.60%
# Info: Dffs or Latches                   424     1536     27.60%
# Info: Block RAMs                        0       8         0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: This design does not fit into any device in this technology!
# Info: ***********************************************
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/uni_atm.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.9 s secs.
# Info: [11020]: Overall running time for synthesis: 0.9 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp8c.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp8c.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp9a.sv}
add_input_file {../../../dvcon_paper_examples/exmp9a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp9a.sv" ...
# Error: [15257]: No design(s)  found in the specified HDL files.
compile
# Info: [600]: Attempting to stop operation...
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp9b.sv}
add_input_file {../../../dvcon_paper_examples/exmp9b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp9b.sv" ...
# Info: [656]: Top module of the design is set to: alu.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module alu: Pre-processing...
# Info: [44523]: Root Module alu: Compiling...
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp9b.sv", line 18: Net instruction[3:1] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.alu.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/alu.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.3 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp9c.sv}
add_input_file {../../../dvcon_paper_examples/exmp9c.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp9c.sv" ...
# Info: [656]: Top module of the design is set to: alu.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module alu: Pre-processing...
# Info: [44523]: Root Module alu: Compiling...
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp9c.sv", line 19: Net instruction[3:1] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.alu.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/alu.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9c.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9c.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp9c-alt.sv}
add_input_file {../../../dvcon_paper_examples/exmp9c-alt.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp9c-alt.sv" ...
# Info: [656]: Top module of the design is set to: alu.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module alu: Pre-processing...
# Info: [44523]: Root Module alu: Compiling...
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp9c-alt.sv", line 20: Net instruction[3:1] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9c-alt.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp9c-alt.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp10a.sv}
add_input_file {../../../dvcon_paper_examples/exmp10a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10a.sv" ...
# Info: [656]: Top module of the design is set to: foo.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module foo: Pre-processing...
# Info: [44523]: Root Module foo: Compiling...
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10a.sv", line 2: Net address[11:4] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.foo.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/foo.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10a.sv" ...
# Info: [656]: Top module of the design is set to: foo.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module foo: Pre-processing...
# Warning: [45731]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10a.sv", line 3: Output port pass1 has never been assigned a value.
# Info: [44523]: Root Module foo: Compiling...
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10a.sv", line 2: Net address[11:4] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp10b.sv}
add_input_file {../../../dvcon_paper_examples/exmp10b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10b.sv" ...
# Info: [656]: Top module of the design is set to: foo.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module foo: Pre-processing...
# Info: [44523]: Root Module foo: Compiling...
# Info: [45308]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10b.sv", line 7: The comparison operator has been optimized to constant 1.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.foo.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/foo.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp10d.sv}
add_input_file {../../../dvcon_paper_examples/exmp10d.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv" ...
# Info: [656]: Top module of the design is set to: mod_24a.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module mod_24a: Pre-processing...
# Warning: [45415]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 7: Case item expression containing values 'x','?','z' inside case will be ignored.
# Warning: [45423]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 7: Statement never reached...
# Warning: [45415]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 8: Case item expression containing values 'x','?','z' inside case will be ignored.
# Warning: [45423]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 8: Statement never reached...
# Warning: [45782]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 10: Module mod_24a: Reading 4-state value ('X' or 'U' or 'W' or 'Z') for assignment or comparison.  This may lead to simulation mismatch.
# Info: [44523]: Root Module mod_24a: Compiling...
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 3: Net opcode[3:0] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10d.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10d.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp10a.sv}
add_input_file {../../../dvcon_paper_examples/exmp10a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10a.sv" ...
# Info: [656]: Top module of the design is set to: decoder.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module decoder: Pre-processing...
# Info: [44523]: Root Module decoder: Compiling...
# Info: [45308]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10a.sv", line 7: The comparison operator has been optimized to constant 1.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.decoder.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/decoder.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp10c.sv}
add_input_file {../../../dvcon_paper_examples/exmp10c.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10c.sv" ...
# Info: [656]: Top module of the design is set to: exmp10c.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp10c: Pre-processing...
# Info: [44895]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10c.sv", line 12: There might be potential overlap in the conditions of Unique case.
# Info: [44896]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10c.sv", line 12: Default Condition is not given for Unique case.
# Info: [44523]: Root Module exmp10c: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp10c.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp10c.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.0 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10c.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10c.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp10d.sv}
add_input_file {../../../dvcon_paper_examples/exmp10d.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv" ...
# Info: [656]: Top module of the design is set to: exmp10d.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp10d: Pre-processing...
# Info: [44895]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 13: There might be potential overlap in the conditions of Unique0 case.
# Info: [44523]: Root Module exmp10d: Compiling...
# Warning: [45568]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10d.sv", line 13: Latch inferred for net nextstate[2:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp10d.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp10d.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10d.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10d.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp10e.sv}
add_input_file {../../../dvcon_paper_examples/exmp10e.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10e.sv" ...
# Info: [656]: Top module of the design is set to: exmp10e.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp10e: Pre-processing...
# Info: [44896]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10e.sv", line 12: Default Condition is not given for Priority case.
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp10e.sv", line 9: Input port state[2] has never been used.
# Info: [44523]: Root Module exmp10e: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10e.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp10e.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp11a.sv}
add_input_file {../../../dvcon_paper_examples/exmp11a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp11a.sv" ...
# Info: [656]: Top module of the design is set to: exmp11a.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp11a: Pre-processing...
# Error: [46815]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp11a.sv", line 21: Invalid Part Select Expression [0:(WIDTH - 1)] . Continuing ...
# Warning: [45383]: Module exmp11a: This module cannot be compiled because it contains non-RTL constructs.
# Info: [44536]: No modules were compiled in this run of RTLC, please check the logs for blackboxes or non-rtl constructs in the design.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: exmp11a
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [671]: Unable to elaborate design work.exmp11a in verilog.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp11b.sv}
add_input_file {../../../dvcon_paper_examples/exmp11b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp11b.sv" ...
# Info: [656]: Top module of the design is set to: exmp11b.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp11b: Pre-processing...
# Info: [44523]: Root Module exmp11b: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 23.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp11b.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clock
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp11b.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp11c.sv}
add_input_file {../../../dvcon_paper_examples/exmp11c.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp11c.sv" ...
# Info: [656]: Top module of the design is set to: exmp11c.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp11c: Pre-processing...
# Info: [44523]: Root Module exmp11c: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 26.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp11c.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clock
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp11c.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.3 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11c.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11c.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp11d.sv}
add_input_file {../../../dvcon_paper_examples/exmp11d.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp11d.sv" ...
# Info: [656]: Top module of the design is set to: exmp11d.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp11d: Pre-processing...
# Info: [44523]: Root Module exmp11d: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 26.
# Info: [44835]: Total CPU time for compilation: 0.6 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp11d.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clock
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp11d.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11d.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11d.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp11e.sv}
add_input_file {../../../dvcon_paper_examples/exmp11e.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp11e.sv" ...
# Info: [656]: Top module of the design is set to: exmp11e.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp11e: Pre-processing...
# Info: [44523]: Root Module exmp11e: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.6 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11e.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11e.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp11f.sv}
add_input_file {../../../dvcon_paper_examples/exmp11f.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp11f.sv" ...
# Info: [656]: Top module of the design is set to: exmp11f.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp11f: Pre-processing...
# Info: [44523]: Root Module exmp11f: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp11f.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clock
# Info: ***********************************************
# Info: Device Utilization for v50bg256
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               195     180     108.33%
# Info: Global Buffers                    1       4        25.00%
# Info: LUTs                              128     1536      8.33%
# Info: CLB Slices                        64      768       8.33%
# Info: Dffs or Latches                   128     1536      8.33%
# Info: Block RAMs                        0       8         0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device v150bg352
# Info: ***********************************************
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp11f.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.6 s secs.
# Info: [11020]: Overall running time for synthesis: 0.6 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11f.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp11f.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp12_snip1.sv}
add_input_file {../../../dvcon_paper_examples/exmp12_snip1.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1: Compiling...
# Info: [44838]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 7: Macro Modgen_Counter "counter_up_aclear_clock_0_8" inferred for node "count".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 5: Optimizing state bit(s) count[1:0] to constant 0
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 5: Optimizing state bit(s) count[3:0] to constant 0
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 5: Optimizing state bit(s) count[1:0] to constant 0
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1: Compiling...
# Info: [44838]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 7: Macro Modgen_Counter "counter_up_aclear_clock_0_8" inferred for node "count".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1: Compiling...
# Info: [45309]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 5: Optimizing state bit(s) count[7:0] to constant 0
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 2: Net clk is unused after optimization
# Info: [45193]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 2: Net rstn is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 8.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp12_snip1.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp12_snip1.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv" ...
# Error: [41482]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1.sv", line 7: Syntax error near ( [ ).
# Info: [40000]: else count <= ({count,count,count} >> count)[ <-
# Error: [40008]: HDL analysis failed.
compile
# Info: [600]: Attempting to stop operation...
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp12_snip1.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp12_snip1.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp12_snip1_alt.sv}
add_input_file {../../../dvcon_paper_examples/exmp12_snip1_alt.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1_alt.sv" ...
# Info: [656]: Top module of the design is set to: exmp12_snip1_alt.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exmp12_snip1_alt: Pre-processing...
# Info: [44523]: Root Module exmp12_snip1_alt: Compiling...
# Info: [44838]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1_alt.sv", line 8: Macro Add_Sub "M_RTLSIM_ADD_SUB_8" inferred for node "count".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (0 / 0 / 1), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.exmp12_snip1_alt.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/exmp12_snip1_alt.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [3008]: Cannot find  file D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp12_snip1_alt.sv.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp15a.sv}
add_input_file {../../../dvcon_paper_examples/exmp15a.sv}
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp12_snip1_alt.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp12_snip1_alt.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp15a.sv" ...
# Info: [656]: Top module of the design is set to: dffN.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dffN: Pre-processing...
# Info: [44523]: Root Module dffN: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 14.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp15a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp15a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp15b.sv}
add_input_file {../../../dvcon_paper_examples/exmp15b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp15b.sv" ...
# Info: [656]: Top module of the design is set to: dffN.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dffN: Pre-processing...
# Info: [44523]: Root Module dffN: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.dffN.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/dffN.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp15b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp15b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp16a.sv}
add_input_file {../../../dvcon_paper_examples/exmp16a.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp16a.sv" ...
# Info: [656]: Top module of the design is set to: test.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': "test.storage depth = 32, width = 8"'.
# Info: [44522]: Root Module test: Pre-processing...
# Info: [44523]: Root Module test: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 19.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.test.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:i_clk
# Info: [8045]: Added global buffer BUFGP for Port port:o_clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/test.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp16a.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp16a.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp16b.sv}
add_input_file {../../../dvcon_paper_examples/exmp16b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp16b.sv" ...
# Info: [656]: Top module of the design is set to: fifo.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': "fifo.storage depth = 32, width = 8"'.
# Info: [44522]: Root Module fifo: Pre-processing...
# Info: [44523]: Root Module fifo: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 19.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.fifo.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:i_clk
# Info: [8045]: Added global buffer BUFGP for Port port:o_clk
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/fifo.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/exmp16b.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/exmp16b.sv}
# COMMAND: add_input_file {../../../dvcon_paper_examples/exmp16c.sv}
add_input_file {../../../dvcon_paper_examples/exmp16c.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp16c.sv" ...
# Info: [656]: Top module of the design is set to: my_chip.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module my_chip: Pre-processing...
# Warning: [45729]: "D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp16c.sv", line 14: Input port in[581:512] has never been used.
# Info: [44523]: Root Module my_chip: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.my_chip.INTERFACE
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: ***********************************************
# Info: Device Utilization for v50bg256
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               1095    180     608.33%
# Info: Global Buffers                    1       4        25.00%
# Info: LUTs                              0       1536      0.00%
# Info: CLB Slices                        256     768      33.33%
# Info: Dffs or Latches                   512     1536     33.33%
# Info: Block RAMs                        0       8         0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: This design does not fit into any device in this technology!
# Info: ***********************************************
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/my_chip.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.0 s secs.
# Info: [11020]: Overall running time for synthesis: 1.0 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
save_project
# COMMAND: exit -force
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [3008]: Cannot find  file D:/sandbox/book_examples/chapter-05/synplify/../../../dvcon_paper_examples/exmp16c.sv.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: set_input_dir D:/sandbox/dvcon_paper_examples
# Info: [9574]: Input directory: D:/sandbox/dvcon_paper_examples
set_input_dir D:/sandbox/dvcon_paper_examples
# COMMAND: remove_input_file {D:/dvcon_paper_examples/exmp16c.sv}
remove_input_file {D:/dvcon_paper_examples/exmp16c.sv}
# COMMAND: add_input_file {example16c.sv}
add_input_file {example16c.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/dvcon_paper_examples/example16c.sv" ...
# Info: [656]: Top module of the design is set to: fifo.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': "fifo.storage depth = 32, width = 8"'.
# Info: [44522]: Root Module fifo: Pre-processing...
# Info: [44523]: Root Module fifo: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/example16c.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/example16c.sv}
# COMMAND: add_input_file {example07b.sv}
add_input_file {example07b.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/dvcon_paper_examples/example07b.sv" ...
# Info: [656]: Top module of the design is set to: rgb_array_collector.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module rgb_array_collector: Pre-processing...
# Info: [44523]: Root Module rgb_array_collector: Compiling...
# Info: [44838]: "D:/sandbox/dvcon_paper_examples/example07b.sv", line 51: Macro Modgen_Counter "counter_up_aclear_clock_0_4" inferred for node "frame1_addr".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 32.
# Info: [44835]: Total CPU time for compilation: 1.1 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation project_1_impl_1.
# Info: [9565]: Appending project transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file D:/sandbox/book_examples/synplify/project_1_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcv.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15323]: Setting Part to: "v50bg256".
# Info: [15324]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_1_impl_1 in project D:/sandbox/book_examples/synplify/project_1.psp.
open_project D:/sandbox/book_examples/synplify/project_1.psp
# COMMAND: remove_input_file {D:/sandbox/dvcon_paper_examples/example16c.sv}
remove_input_file {D:/sandbox/dvcon_paper_examples/example16c.sv}
# COMMAND: add_input_file {example10c_alt.sv}
add_input_file {example10c_alt.sv}
# COMMAND: compile
# Info: [631]: Loading library initialization file C:/PROGRA~1/MENTOR~1/PRECIS~1.9/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2013a.14
# Info: [41002]: Analyzing input file "D:/sandbox/dvcon_paper_examples/example10c_alt.sv" ...
# Info: [656]: Top module of the design is set to: range_comparator.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 11:53:26
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2013a.14
# Info: [40000]: Last compiled on Aug  7 2013 12:00:04
# Info: [44512]: Initializing...
# Info: [44522]: Root Module range_comparator: Pre-processing...
# Info: [44523]: Root Module range_comparator: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: D:/sandbox/book_examples/synplify/project_1_impl_1.
# Info: [15002]: Optimizing design view:.work.range_comparator.INTERFACE
# Info: [3027]: Writing file: D:/sandbox/book_examples/synplify/project_1_impl_1/range_comparator.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.3 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation project_1_impl_1.
