#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep  6 15:29:03 2020
# Process ID: 12682
# Current directory: /home/y/fpga/axi-test5/axi-test5.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/y/fpga/axi-test5/axi-test5.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/y/fpga/axi-test5/axi-test5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2286.059 ; gain = 112.055 ; free physical = 4028 ; free virtual = 11179
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12962
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2617.355 ; gain = 5.934 ; free physical = 3003 ; free virtual = 10184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (1#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_v1_0_0_0' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_myip_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_v1_0_0_0' (2#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_myip_v1_0_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'design_1_myip_v1_0_0_0' is unconnected for instance 'myip_v1_0_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'design_1_myip_v1_0_0_0' is unconnected for instance 'myip_v1_0_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7071] port 'm00_axi_wuser' of module 'design_1_myip_v1_0_0_0' is unconnected for instance 'myip_v1_0_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:267]
WARNING: [Synth 8-7023] instance 'myip_v1_0_0' of module 'design_1_myip_v1_0_0_0' has 67 connections declared, but only 64 given [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:267]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:561]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:1221]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (3#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:1221]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:1367]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (4#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (5#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (6#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:1367]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:1777]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (7#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (8#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (9#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:1777]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (10#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (11#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:561]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (12#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:434]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:434]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:434]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:434]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:434]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (13#1) [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/.Xil/Vivado-12682-y-Blade-Stealth/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:441]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:441]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:441]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:441]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:441]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:441]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 123 connections declared, but only 117 given [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:441]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (14#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (15#1) [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.262 ; gain = 49.840 ; free physical = 3108 ; free virtual = 10277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.105 ; gain = 65.684 ; free physical = 3114 ; free virtual = 10276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2677.105 ; gain = 65.684 ; free physical = 3114 ; free virtual = 10276
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2677.105 ; gain = 0.000 ; free physical = 3107 ; free virtual = 10269
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
WARNING: [Vivado 12-584] No ports matched ''. [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc:2]
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_0_0/design_1_myip_v1_0_0_0/design_1_myip_v1_0_0_0_in_context.xdc] for cell 'design_1_i/myip_v1_0_0'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_myip_v1_0_0_0/design_1_myip_v1_0_0_0/design_1_myip_v1_0_0_0_in_context.xdc] for cell 'design_1_i/myip_v1_0_0'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_v1_0_0/inst/write_start'. [/home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_v1_0_0/inst/myip_v1_0_M00_AXI_inst/init_txn_ff'. [/home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc:123]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/myip_v1_0_0/inst/myip_v1_0_M00_AXI_inst/init_txn_ff2'. [/home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc:124]
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/y/fpga/axi-test5/axi-test5.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2763.777 ; gain = 0.000 ; free physical = 3015 ; free virtual = 10247
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2763.777 ; gain = 0.000 ; free physical = 3015 ; free virtual = 10247
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2763.777 ; gain = 152.355 ; free physical = 2901 ; free virtual = 10164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2763.777 ; gain = 152.355 ; free physical = 2901 ; free virtual = 10164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWADDR[3]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 2).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWBURST[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 34).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWCACHE[3]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 36).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWID. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 40).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWLEN[3]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 41).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWLOCK. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 49).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWPROT[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 50).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWQOS[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 53).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWSIZE[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 57).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWUSER. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 60).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWVALID. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 61).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_BREADY. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 62).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_WDATA[18]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 63).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_WLAST. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 95).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_WVALID. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 96).
Applied set_property MARK_DEBUG = true for design_1_i/ps8_0_axi_periph_M00_AXI_AWREADY. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 97).
Applied set_property MARK_DEBUG = true for design_1_i/ps8_0_axi_periph_M00_AXI_BRESP[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 98).
Applied set_property MARK_DEBUG = true for design_1_i/ps8_0_axi_periph_M00_AXI_BVALID. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 100).
Applied set_property MARK_DEBUG = true for design_1_i/ps8_0_axi_periph_M00_AXI_WREADY. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 101).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_AWREADY. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 102).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_BID. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 103).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_BRESP[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 104).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_BUSER. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 106).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_BVALID. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 107).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_WREADY. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 108).
Applied set_property MARK_DEBUG = false for design_1_i/ps8_0_axi_periph_M00_AXI_AWPROT[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 109).
Applied set_property MARK_DEBUG = false for design_1_i/ps8_0_axi_periph_M00_AXI_AWADDR[0]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 112).
Applied set_property MARK_DEBUG = true for design_1_i/myip_v1_0_0_m00_axi_WSTRB[3]. (constraint file  /home/y/fpga/axi-test5/axi-test5.srcs/constrs_1/new/axi.xdc, line 117).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/myip_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2763.777 ; gain = 152.355 ; free physical = 2900 ; free virtual = 10164
---------------------------------------------------------------------------------
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'myip_v1_0_0'. This will prevent further optimization [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:267]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_smc'. This will prevent further optimization [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:188]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ps8_0_axi_periph'. This will prevent further optimization [/home/y/fpga/axi-test5/axi-test5.srcs/sources_1/bd/design_1/synth/design_1.v:332]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2763.777 ; gain = 152.355 ; free physical = 2902 ; free virtual = 10167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2763.777 ; gain = 152.355 ; free physical = 2899 ; free virtual = 10157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 3256.145 ; gain = 644.723 ; free physical = 2297 ; free virtual = 9501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 3256.145 ; gain = 644.723 ; free physical = 2297 ; free virtual = 9501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 3275.176 ; gain = 663.754 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.113 ; gain = 669.691 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.113 ; gain = 669.691 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.113 ; gain = 669.691 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.113 ; gain = 669.691 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.113 ; gain = 669.691 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.113 ; gain = 669.691 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_smc_0           |         1|
|7     |design_1_myip_v1_0_0_0       |         1|
|8     |design_1_rst_ps8_0_100M_0    |         1|
|9     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_smc           |     1|
|6     |design_1_myip_v1_0_0       |     1|
|7     |design_1_rst_ps8_0_100M    |     1|
|8     |design_1_xbar              |     1|
|9     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.113 ; gain = 669.691 ; free physical = 2295 ; free virtual = 9499
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 3281.113 ; gain = 583.020 ; free physical = 2331 ; free virtual = 9536
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 3281.121 ; gain = 669.691 ; free physical = 2331 ; free virtual = 9536
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3281.121 ; gain = 0.000 ; free physical = 2402 ; free virtual = 9607
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3308.832 ; gain = 0.000 ; free physical = 2344 ; free virtual = 9548
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:13 . Memory (MB): peak = 3322.770 ; gain = 1036.711 ; free physical = 2476 ; free virtual = 9681
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/axi-test5/axi-test5.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 15:30:36 2020...
