<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › chelsio › cxgb › regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * File: regs.h                                                              *</span>
<span class="cm"> * $Revision: 1.8 $                                                          *</span>
<span class="cm"> * $Date: 2005/06/21 18:29:48 $                                              *</span>
<span class="cm"> * Description:                                                              *</span>
<span class="cm"> *  part of the Chelsio 10Gb Ethernet Driver.                                *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify      *</span>
<span class="cm"> * it under the terms of the GNU General Public License, version 2, as       *</span>
<span class="cm"> * published by the Free Software Foundation.                                *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along   *</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,   *</span>
<span class="cm"> * 59 Temple Place - Suite 330, Boston, MA  02111-1307, USA.                 *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY EXPRESS OR IMPLIED    *</span>
<span class="cm"> * WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF      *</span>
<span class="cm"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.                     *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * http://www.chelsio.com                                                    *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Copyright (c) 2003 - 2005 Chelsio Communications, Inc.                    *</span>
<span class="cm"> * All rights reserved.                                                      *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Maintainers: maintainers@chelsio.com                                      *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * Authors: Dimitrios Michailidis   &lt;dm@chelsio.com&gt;                         *</span>
<span class="cm"> *          Tina Yang               &lt;tainay@chelsio.com&gt;                     *</span>
<span class="cm"> *          Felix Marti             &lt;felix@chelsio.com&gt;                      *</span>
<span class="cm"> *          Scott Bardone           &lt;sbardone@chelsio.com&gt;                   *</span>
<span class="cm"> *          Kurt Ottaway            &lt;kottaway@chelsio.com&gt;                   *</span>
<span class="cm"> *          Frank DiMambro          &lt;frank@chelsio.com&gt;                      *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> * History:                                                                  *</span>
<span class="cm"> *                                                                           *</span>
<span class="cm"> ****************************************************************************/</span>

<span class="cp">#ifndef _CXGB_REGS_H_</span>
<span class="cp">#define _CXGB_REGS_H_</span>

<span class="cm">/* SGE registers */</span>
<span class="cp">#define A_SG_CONTROL 0x0</span>

<span class="cp">#define S_CMDQ0_ENABLE    0</span>
<span class="cp">#define V_CMDQ0_ENABLE(x) ((x) &lt;&lt; S_CMDQ0_ENABLE)</span>
<span class="cp">#define F_CMDQ0_ENABLE    V_CMDQ0_ENABLE(1U)</span>

<span class="cp">#define S_CMDQ1_ENABLE    1</span>
<span class="cp">#define V_CMDQ1_ENABLE(x) ((x) &lt;&lt; S_CMDQ1_ENABLE)</span>
<span class="cp">#define F_CMDQ1_ENABLE    V_CMDQ1_ENABLE(1U)</span>

<span class="cp">#define S_FL0_ENABLE    2</span>
<span class="cp">#define V_FL0_ENABLE(x) ((x) &lt;&lt; S_FL0_ENABLE)</span>
<span class="cp">#define F_FL0_ENABLE    V_FL0_ENABLE(1U)</span>

<span class="cp">#define S_FL1_ENABLE    3</span>
<span class="cp">#define V_FL1_ENABLE(x) ((x) &lt;&lt; S_FL1_ENABLE)</span>
<span class="cp">#define F_FL1_ENABLE    V_FL1_ENABLE(1U)</span>

<span class="cp">#define S_CPL_ENABLE    4</span>
<span class="cp">#define V_CPL_ENABLE(x) ((x) &lt;&lt; S_CPL_ENABLE)</span>
<span class="cp">#define F_CPL_ENABLE    V_CPL_ENABLE(1U)</span>

<span class="cp">#define S_RESPONSE_QUEUE_ENABLE    5</span>
<span class="cp">#define V_RESPONSE_QUEUE_ENABLE(x) ((x) &lt;&lt; S_RESPONSE_QUEUE_ENABLE)</span>
<span class="cp">#define F_RESPONSE_QUEUE_ENABLE    V_RESPONSE_QUEUE_ENABLE(1U)</span>

<span class="cp">#define S_CMDQ_PRIORITY    6</span>
<span class="cp">#define M_CMDQ_PRIORITY    0x3</span>
<span class="cp">#define V_CMDQ_PRIORITY(x) ((x) &lt;&lt; S_CMDQ_PRIORITY)</span>
<span class="cp">#define G_CMDQ_PRIORITY(x) (((x) &gt;&gt; S_CMDQ_PRIORITY) &amp; M_CMDQ_PRIORITY)</span>

<span class="cp">#define S_DISABLE_CMDQ0_GTS    8</span>
<span class="cp">#define V_DISABLE_CMDQ0_GTS(x) ((x) &lt;&lt; S_DISABLE_CMDQ0_GTS)</span>
<span class="cp">#define F_DISABLE_CMDQ0_GTS    V_DISABLE_CMDQ0_GTS(1U)</span>

<span class="cp">#define S_DISABLE_CMDQ1_GTS    9</span>
<span class="cp">#define V_DISABLE_CMDQ1_GTS(x) ((x) &lt;&lt; S_DISABLE_CMDQ1_GTS)</span>
<span class="cp">#define F_DISABLE_CMDQ1_GTS    V_DISABLE_CMDQ1_GTS(1U)</span>

<span class="cp">#define S_DISABLE_FL0_GTS    10</span>
<span class="cp">#define V_DISABLE_FL0_GTS(x) ((x) &lt;&lt; S_DISABLE_FL0_GTS)</span>
<span class="cp">#define F_DISABLE_FL0_GTS    V_DISABLE_FL0_GTS(1U)</span>

<span class="cp">#define S_DISABLE_FL1_GTS    11</span>
<span class="cp">#define V_DISABLE_FL1_GTS(x) ((x) &lt;&lt; S_DISABLE_FL1_GTS)</span>
<span class="cp">#define F_DISABLE_FL1_GTS    V_DISABLE_FL1_GTS(1U)</span>

<span class="cp">#define S_ENABLE_BIG_ENDIAN    12</span>
<span class="cp">#define V_ENABLE_BIG_ENDIAN(x) ((x) &lt;&lt; S_ENABLE_BIG_ENDIAN)</span>
<span class="cp">#define F_ENABLE_BIG_ENDIAN    V_ENABLE_BIG_ENDIAN(1U)</span>

<span class="cp">#define S_FL_SELECTION_CRITERIA    13</span>
<span class="cp">#define V_FL_SELECTION_CRITERIA(x) ((x) &lt;&lt; S_FL_SELECTION_CRITERIA)</span>
<span class="cp">#define F_FL_SELECTION_CRITERIA    V_FL_SELECTION_CRITERIA(1U)</span>

<span class="cp">#define S_ISCSI_COALESCE    14</span>
<span class="cp">#define V_ISCSI_COALESCE(x) ((x) &lt;&lt; S_ISCSI_COALESCE)</span>
<span class="cp">#define F_ISCSI_COALESCE    V_ISCSI_COALESCE(1U)</span>

<span class="cp">#define S_RX_PKT_OFFSET    15</span>
<span class="cp">#define M_RX_PKT_OFFSET    0x7</span>
<span class="cp">#define V_RX_PKT_OFFSET(x) ((x) &lt;&lt; S_RX_PKT_OFFSET)</span>
<span class="cp">#define G_RX_PKT_OFFSET(x) (((x) &gt;&gt; S_RX_PKT_OFFSET) &amp; M_RX_PKT_OFFSET)</span>

<span class="cp">#define S_VLAN_XTRACT    18</span>
<span class="cp">#define V_VLAN_XTRACT(x) ((x) &lt;&lt; S_VLAN_XTRACT)</span>
<span class="cp">#define F_VLAN_XTRACT    V_VLAN_XTRACT(1U)</span>

<span class="cp">#define A_SG_DOORBELL 0x4</span>
<span class="cp">#define A_SG_CMD0BASELWR 0x8</span>
<span class="cp">#define A_SG_CMD0BASEUPR 0xc</span>
<span class="cp">#define A_SG_CMD1BASELWR 0x10</span>
<span class="cp">#define A_SG_CMD1BASEUPR 0x14</span>
<span class="cp">#define A_SG_FL0BASELWR 0x18</span>
<span class="cp">#define A_SG_FL0BASEUPR 0x1c</span>
<span class="cp">#define A_SG_FL1BASELWR 0x20</span>
<span class="cp">#define A_SG_FL1BASEUPR 0x24</span>
<span class="cp">#define A_SG_CMD0SIZE 0x28</span>

<span class="cp">#define S_CMDQ0_SIZE    0</span>
<span class="cp">#define M_CMDQ0_SIZE    0x1ffff</span>
<span class="cp">#define V_CMDQ0_SIZE(x) ((x) &lt;&lt; S_CMDQ0_SIZE)</span>
<span class="cp">#define G_CMDQ0_SIZE(x) (((x) &gt;&gt; S_CMDQ0_SIZE) &amp; M_CMDQ0_SIZE)</span>

<span class="cp">#define A_SG_FL0SIZE 0x2c</span>

<span class="cp">#define S_FL0_SIZE    0</span>
<span class="cp">#define M_FL0_SIZE    0x1ffff</span>
<span class="cp">#define V_FL0_SIZE(x) ((x) &lt;&lt; S_FL0_SIZE)</span>
<span class="cp">#define G_FL0_SIZE(x) (((x) &gt;&gt; S_FL0_SIZE) &amp; M_FL0_SIZE)</span>

<span class="cp">#define A_SG_RSPSIZE 0x30</span>

<span class="cp">#define S_RESPQ_SIZE    0</span>
<span class="cp">#define M_RESPQ_SIZE    0x1ffff</span>
<span class="cp">#define V_RESPQ_SIZE(x) ((x) &lt;&lt; S_RESPQ_SIZE)</span>
<span class="cp">#define G_RESPQ_SIZE(x) (((x) &gt;&gt; S_RESPQ_SIZE) &amp; M_RESPQ_SIZE)</span>

<span class="cp">#define A_SG_RSPBASELWR 0x34</span>
<span class="cp">#define A_SG_RSPBASEUPR 0x38</span>
<span class="cp">#define A_SG_FLTHRESHOLD 0x3c</span>

<span class="cp">#define S_FL_THRESHOLD    0</span>
<span class="cp">#define M_FL_THRESHOLD    0xffff</span>
<span class="cp">#define V_FL_THRESHOLD(x) ((x) &lt;&lt; S_FL_THRESHOLD)</span>
<span class="cp">#define G_FL_THRESHOLD(x) (((x) &gt;&gt; S_FL_THRESHOLD) &amp; M_FL_THRESHOLD)</span>

<span class="cp">#define A_SG_RSPQUEUECREDIT 0x40</span>

<span class="cp">#define S_RESPQ_CREDIT    0</span>
<span class="cp">#define M_RESPQ_CREDIT    0x1ffff</span>
<span class="cp">#define V_RESPQ_CREDIT(x) ((x) &lt;&lt; S_RESPQ_CREDIT)</span>
<span class="cp">#define G_RESPQ_CREDIT(x) (((x) &gt;&gt; S_RESPQ_CREDIT) &amp; M_RESPQ_CREDIT)</span>

<span class="cp">#define A_SG_SLEEPING 0x48</span>

<span class="cp">#define S_SLEEPING    0</span>
<span class="cp">#define M_SLEEPING    0xffff</span>
<span class="cp">#define V_SLEEPING(x) ((x) &lt;&lt; S_SLEEPING)</span>
<span class="cp">#define G_SLEEPING(x) (((x) &gt;&gt; S_SLEEPING) &amp; M_SLEEPING)</span>

<span class="cp">#define A_SG_INTRTIMER 0x4c</span>

<span class="cp">#define S_INTERRUPT_TIMER_COUNT    0</span>
<span class="cp">#define M_INTERRUPT_TIMER_COUNT    0xffffff</span>
<span class="cp">#define V_INTERRUPT_TIMER_COUNT(x) ((x) &lt;&lt; S_INTERRUPT_TIMER_COUNT)</span>
<span class="cp">#define G_INTERRUPT_TIMER_COUNT(x) (((x) &gt;&gt; S_INTERRUPT_TIMER_COUNT) &amp; M_INTERRUPT_TIMER_COUNT)</span>

<span class="cp">#define A_SG_CMD0PTR 0x50</span>

<span class="cp">#define S_CMDQ0_POINTER    0</span>
<span class="cp">#define M_CMDQ0_POINTER    0xffff</span>
<span class="cp">#define V_CMDQ0_POINTER(x) ((x) &lt;&lt; S_CMDQ0_POINTER)</span>
<span class="cp">#define G_CMDQ0_POINTER(x) (((x) &gt;&gt; S_CMDQ0_POINTER) &amp; M_CMDQ0_POINTER)</span>

<span class="cp">#define S_CURRENT_GENERATION_BIT    16</span>
<span class="cp">#define V_CURRENT_GENERATION_BIT(x) ((x) &lt;&lt; S_CURRENT_GENERATION_BIT)</span>
<span class="cp">#define F_CURRENT_GENERATION_BIT    V_CURRENT_GENERATION_BIT(1U)</span>

<span class="cp">#define A_SG_CMD1PTR 0x54</span>

<span class="cp">#define S_CMDQ1_POINTER    0</span>
<span class="cp">#define M_CMDQ1_POINTER    0xffff</span>
<span class="cp">#define V_CMDQ1_POINTER(x) ((x) &lt;&lt; S_CMDQ1_POINTER)</span>
<span class="cp">#define G_CMDQ1_POINTER(x) (((x) &gt;&gt; S_CMDQ1_POINTER) &amp; M_CMDQ1_POINTER)</span>

<span class="cp">#define A_SG_FL0PTR 0x58</span>

<span class="cp">#define S_FL0_POINTER    0</span>
<span class="cp">#define M_FL0_POINTER    0xffff</span>
<span class="cp">#define V_FL0_POINTER(x) ((x) &lt;&lt; S_FL0_POINTER)</span>
<span class="cp">#define G_FL0_POINTER(x) (((x) &gt;&gt; S_FL0_POINTER) &amp; M_FL0_POINTER)</span>

<span class="cp">#define A_SG_FL1PTR 0x5c</span>

<span class="cp">#define S_FL1_POINTER    0</span>
<span class="cp">#define M_FL1_POINTER    0xffff</span>
<span class="cp">#define V_FL1_POINTER(x) ((x) &lt;&lt; S_FL1_POINTER)</span>
<span class="cp">#define G_FL1_POINTER(x) (((x) &gt;&gt; S_FL1_POINTER) &amp; M_FL1_POINTER)</span>

<span class="cp">#define A_SG_VERSION 0x6c</span>

<span class="cp">#define S_DAY    0</span>
<span class="cp">#define M_DAY    0x1f</span>
<span class="cp">#define V_DAY(x) ((x) &lt;&lt; S_DAY)</span>
<span class="cp">#define G_DAY(x) (((x) &gt;&gt; S_DAY) &amp; M_DAY)</span>

<span class="cp">#define S_MONTH    5</span>
<span class="cp">#define M_MONTH    0xf</span>
<span class="cp">#define V_MONTH(x) ((x) &lt;&lt; S_MONTH)</span>
<span class="cp">#define G_MONTH(x) (((x) &gt;&gt; S_MONTH) &amp; M_MONTH)</span>

<span class="cp">#define A_SG_CMD1SIZE 0xb0</span>

<span class="cp">#define S_CMDQ1_SIZE    0</span>
<span class="cp">#define M_CMDQ1_SIZE    0x1ffff</span>
<span class="cp">#define V_CMDQ1_SIZE(x) ((x) &lt;&lt; S_CMDQ1_SIZE)</span>
<span class="cp">#define G_CMDQ1_SIZE(x) (((x) &gt;&gt; S_CMDQ1_SIZE) &amp; M_CMDQ1_SIZE)</span>

<span class="cp">#define A_SG_FL1SIZE 0xb4</span>

<span class="cp">#define S_FL1_SIZE    0</span>
<span class="cp">#define M_FL1_SIZE    0x1ffff</span>
<span class="cp">#define V_FL1_SIZE(x) ((x) &lt;&lt; S_FL1_SIZE)</span>
<span class="cp">#define G_FL1_SIZE(x) (((x) &gt;&gt; S_FL1_SIZE) &amp; M_FL1_SIZE)</span>

<span class="cp">#define A_SG_INT_ENABLE 0xb8</span>

<span class="cp">#define S_RESPQ_EXHAUSTED    0</span>
<span class="cp">#define V_RESPQ_EXHAUSTED(x) ((x) &lt;&lt; S_RESPQ_EXHAUSTED)</span>
<span class="cp">#define F_RESPQ_EXHAUSTED    V_RESPQ_EXHAUSTED(1U)</span>

<span class="cp">#define S_RESPQ_OVERFLOW    1</span>
<span class="cp">#define V_RESPQ_OVERFLOW(x) ((x) &lt;&lt; S_RESPQ_OVERFLOW)</span>
<span class="cp">#define F_RESPQ_OVERFLOW    V_RESPQ_OVERFLOW(1U)</span>

<span class="cp">#define S_FL_EXHAUSTED    2</span>
<span class="cp">#define V_FL_EXHAUSTED(x) ((x) &lt;&lt; S_FL_EXHAUSTED)</span>
<span class="cp">#define F_FL_EXHAUSTED    V_FL_EXHAUSTED(1U)</span>

<span class="cp">#define S_PACKET_TOO_BIG    3</span>
<span class="cp">#define V_PACKET_TOO_BIG(x) ((x) &lt;&lt; S_PACKET_TOO_BIG)</span>
<span class="cp">#define F_PACKET_TOO_BIG    V_PACKET_TOO_BIG(1U)</span>

<span class="cp">#define S_PACKET_MISMATCH    4</span>
<span class="cp">#define V_PACKET_MISMATCH(x) ((x) &lt;&lt; S_PACKET_MISMATCH)</span>
<span class="cp">#define F_PACKET_MISMATCH    V_PACKET_MISMATCH(1U)</span>

<span class="cp">#define A_SG_INT_CAUSE 0xbc</span>
<span class="cp">#define A_SG_RESPACCUTIMER 0xc0</span>

<span class="cm">/* MC3 registers */</span>
<span class="cp">#define A_MC3_CFG 0x100</span>

<span class="cp">#define S_CLK_ENABLE    0</span>
<span class="cp">#define V_CLK_ENABLE(x) ((x) &lt;&lt; S_CLK_ENABLE)</span>
<span class="cp">#define F_CLK_ENABLE    V_CLK_ENABLE(1U)</span>

<span class="cp">#define S_READY    1</span>
<span class="cp">#define V_READY(x) ((x) &lt;&lt; S_READY)</span>
<span class="cp">#define F_READY    V_READY(1U)</span>

<span class="cp">#define S_READ_TO_WRITE_DELAY    2</span>
<span class="cp">#define M_READ_TO_WRITE_DELAY    0x7</span>
<span class="cp">#define V_READ_TO_WRITE_DELAY(x) ((x) &lt;&lt; S_READ_TO_WRITE_DELAY)</span>
<span class="cp">#define G_READ_TO_WRITE_DELAY(x) (((x) &gt;&gt; S_READ_TO_WRITE_DELAY) &amp; M_READ_TO_WRITE_DELAY)</span>

<span class="cp">#define S_WRITE_TO_READ_DELAY    5</span>
<span class="cp">#define M_WRITE_TO_READ_DELAY    0x7</span>
<span class="cp">#define V_WRITE_TO_READ_DELAY(x) ((x) &lt;&lt; S_WRITE_TO_READ_DELAY)</span>
<span class="cp">#define G_WRITE_TO_READ_DELAY(x) (((x) &gt;&gt; S_WRITE_TO_READ_DELAY) &amp; M_WRITE_TO_READ_DELAY)</span>

<span class="cp">#define S_MC3_BANK_CYCLE    8</span>
<span class="cp">#define M_MC3_BANK_CYCLE    0xf</span>
<span class="cp">#define V_MC3_BANK_CYCLE(x) ((x) &lt;&lt; S_MC3_BANK_CYCLE)</span>
<span class="cp">#define G_MC3_BANK_CYCLE(x) (((x) &gt;&gt; S_MC3_BANK_CYCLE) &amp; M_MC3_BANK_CYCLE)</span>

<span class="cp">#define S_REFRESH_CYCLE    12</span>
<span class="cp">#define M_REFRESH_CYCLE    0xf</span>
<span class="cp">#define V_REFRESH_CYCLE(x) ((x) &lt;&lt; S_REFRESH_CYCLE)</span>
<span class="cp">#define G_REFRESH_CYCLE(x) (((x) &gt;&gt; S_REFRESH_CYCLE) &amp; M_REFRESH_CYCLE)</span>

<span class="cp">#define S_PRECHARGE_CYCLE    16</span>
<span class="cp">#define M_PRECHARGE_CYCLE    0x3</span>
<span class="cp">#define V_PRECHARGE_CYCLE(x) ((x) &lt;&lt; S_PRECHARGE_CYCLE)</span>
<span class="cp">#define G_PRECHARGE_CYCLE(x) (((x) &gt;&gt; S_PRECHARGE_CYCLE) &amp; M_PRECHARGE_CYCLE)</span>

<span class="cp">#define S_ACTIVE_TO_READ_WRITE_DELAY    18</span>
<span class="cp">#define V_ACTIVE_TO_READ_WRITE_DELAY(x) ((x) &lt;&lt; S_ACTIVE_TO_READ_WRITE_DELAY)</span>
<span class="cp">#define F_ACTIVE_TO_READ_WRITE_DELAY    V_ACTIVE_TO_READ_WRITE_DELAY(1U)</span>

<span class="cp">#define S_ACTIVE_TO_PRECHARGE_DELAY    19</span>
<span class="cp">#define M_ACTIVE_TO_PRECHARGE_DELAY    0x7</span>
<span class="cp">#define V_ACTIVE_TO_PRECHARGE_DELAY(x) ((x) &lt;&lt; S_ACTIVE_TO_PRECHARGE_DELAY)</span>
<span class="cp">#define G_ACTIVE_TO_PRECHARGE_DELAY(x) (((x) &gt;&gt; S_ACTIVE_TO_PRECHARGE_DELAY) &amp; M_ACTIVE_TO_PRECHARGE_DELAY)</span>

<span class="cp">#define S_WRITE_RECOVERY_DELAY    22</span>
<span class="cp">#define M_WRITE_RECOVERY_DELAY    0x3</span>
<span class="cp">#define V_WRITE_RECOVERY_DELAY(x) ((x) &lt;&lt; S_WRITE_RECOVERY_DELAY)</span>
<span class="cp">#define G_WRITE_RECOVERY_DELAY(x) (((x) &gt;&gt; S_WRITE_RECOVERY_DELAY) &amp; M_WRITE_RECOVERY_DELAY)</span>

<span class="cp">#define S_DENSITY    24</span>
<span class="cp">#define M_DENSITY    0x3</span>
<span class="cp">#define V_DENSITY(x) ((x) &lt;&lt; S_DENSITY)</span>
<span class="cp">#define G_DENSITY(x) (((x) &gt;&gt; S_DENSITY) &amp; M_DENSITY)</span>

<span class="cp">#define S_ORGANIZATION    26</span>
<span class="cp">#define V_ORGANIZATION(x) ((x) &lt;&lt; S_ORGANIZATION)</span>
<span class="cp">#define F_ORGANIZATION    V_ORGANIZATION(1U)</span>

<span class="cp">#define S_BANKS    27</span>
<span class="cp">#define V_BANKS(x) ((x) &lt;&lt; S_BANKS)</span>
<span class="cp">#define F_BANKS    V_BANKS(1U)</span>

<span class="cp">#define S_UNREGISTERED    28</span>
<span class="cp">#define V_UNREGISTERED(x) ((x) &lt;&lt; S_UNREGISTERED)</span>
<span class="cp">#define F_UNREGISTERED    V_UNREGISTERED(1U)</span>

<span class="cp">#define S_MC3_WIDTH    29</span>
<span class="cp">#define M_MC3_WIDTH    0x3</span>
<span class="cp">#define V_MC3_WIDTH(x) ((x) &lt;&lt; S_MC3_WIDTH)</span>
<span class="cp">#define G_MC3_WIDTH(x) (((x) &gt;&gt; S_MC3_WIDTH) &amp; M_MC3_WIDTH)</span>

<span class="cp">#define S_MC3_SLOW    31</span>
<span class="cp">#define V_MC3_SLOW(x) ((x) &lt;&lt; S_MC3_SLOW)</span>
<span class="cp">#define F_MC3_SLOW    V_MC3_SLOW(1U)</span>

<span class="cp">#define A_MC3_MODE 0x104</span>

<span class="cp">#define S_MC3_MODE    0</span>
<span class="cp">#define M_MC3_MODE    0x3fff</span>
<span class="cp">#define V_MC3_MODE(x) ((x) &lt;&lt; S_MC3_MODE)</span>
<span class="cp">#define G_MC3_MODE(x) (((x) &gt;&gt; S_MC3_MODE) &amp; M_MC3_MODE)</span>

<span class="cp">#define S_BUSY    31</span>
<span class="cp">#define V_BUSY(x) ((x) &lt;&lt; S_BUSY)</span>
<span class="cp">#define F_BUSY    V_BUSY(1U)</span>

<span class="cp">#define A_MC3_EXT_MODE 0x108</span>

<span class="cp">#define S_MC3_EXTENDED_MODE    0</span>
<span class="cp">#define M_MC3_EXTENDED_MODE    0x3fff</span>
<span class="cp">#define V_MC3_EXTENDED_MODE(x) ((x) &lt;&lt; S_MC3_EXTENDED_MODE)</span>
<span class="cp">#define G_MC3_EXTENDED_MODE(x) (((x) &gt;&gt; S_MC3_EXTENDED_MODE) &amp; M_MC3_EXTENDED_MODE)</span>

<span class="cp">#define A_MC3_PRECHARG 0x10c</span>
<span class="cp">#define A_MC3_REFRESH 0x110</span>

<span class="cp">#define S_REFRESH_ENABLE    0</span>
<span class="cp">#define V_REFRESH_ENABLE(x) ((x) &lt;&lt; S_REFRESH_ENABLE)</span>
<span class="cp">#define F_REFRESH_ENABLE    V_REFRESH_ENABLE(1U)</span>

<span class="cp">#define S_REFRESH_DIVISOR    1</span>
<span class="cp">#define M_REFRESH_DIVISOR    0x3fff</span>
<span class="cp">#define V_REFRESH_DIVISOR(x) ((x) &lt;&lt; S_REFRESH_DIVISOR)</span>
<span class="cp">#define G_REFRESH_DIVISOR(x) (((x) &gt;&gt; S_REFRESH_DIVISOR) &amp; M_REFRESH_DIVISOR)</span>

<span class="cp">#define A_MC3_STROBE 0x114</span>

<span class="cp">#define S_MASTER_DLL_RESET    0</span>
<span class="cp">#define V_MASTER_DLL_RESET(x) ((x) &lt;&lt; S_MASTER_DLL_RESET)</span>
<span class="cp">#define F_MASTER_DLL_RESET    V_MASTER_DLL_RESET(1U)</span>

<span class="cp">#define S_MASTER_DLL_TAP_COUNT    1</span>
<span class="cp">#define M_MASTER_DLL_TAP_COUNT    0xff</span>
<span class="cp">#define V_MASTER_DLL_TAP_COUNT(x) ((x) &lt;&lt; S_MASTER_DLL_TAP_COUNT)</span>
<span class="cp">#define G_MASTER_DLL_TAP_COUNT(x) (((x) &gt;&gt; S_MASTER_DLL_TAP_COUNT) &amp; M_MASTER_DLL_TAP_COUNT)</span>

<span class="cp">#define S_MASTER_DLL_LOCKED    9</span>
<span class="cp">#define V_MASTER_DLL_LOCKED(x) ((x) &lt;&lt; S_MASTER_DLL_LOCKED)</span>
<span class="cp">#define F_MASTER_DLL_LOCKED    V_MASTER_DLL_LOCKED(1U)</span>

<span class="cp">#define S_MASTER_DLL_MAX_TAP_COUNT    10</span>
<span class="cp">#define V_MASTER_DLL_MAX_TAP_COUNT(x) ((x) &lt;&lt; S_MASTER_DLL_MAX_TAP_COUNT)</span>
<span class="cp">#define F_MASTER_DLL_MAX_TAP_COUNT    V_MASTER_DLL_MAX_TAP_COUNT(1U)</span>

<span class="cp">#define S_MASTER_DLL_TAP_COUNT_OFFSET    11</span>
<span class="cp">#define M_MASTER_DLL_TAP_COUNT_OFFSET    0x3f</span>
<span class="cp">#define V_MASTER_DLL_TAP_COUNT_OFFSET(x) ((x) &lt;&lt; S_MASTER_DLL_TAP_COUNT_OFFSET)</span>
<span class="cp">#define G_MASTER_DLL_TAP_COUNT_OFFSET(x) (((x) &gt;&gt; S_MASTER_DLL_TAP_COUNT_OFFSET) &amp; M_MASTER_DLL_TAP_COUNT_OFFSET)</span>

<span class="cp">#define S_SLAVE_DLL_RESET    11</span>
<span class="cp">#define V_SLAVE_DLL_RESET(x) ((x) &lt;&lt; S_SLAVE_DLL_RESET)</span>
<span class="cp">#define F_SLAVE_DLL_RESET    V_SLAVE_DLL_RESET(1U)</span>

<span class="cp">#define S_SLAVE_DLL_DELTA    12</span>
<span class="cp">#define M_SLAVE_DLL_DELTA    0xf</span>
<span class="cp">#define V_SLAVE_DLL_DELTA(x) ((x) &lt;&lt; S_SLAVE_DLL_DELTA)</span>
<span class="cp">#define G_SLAVE_DLL_DELTA(x) (((x) &gt;&gt; S_SLAVE_DLL_DELTA) &amp; M_SLAVE_DLL_DELTA)</span>

<span class="cp">#define S_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT    17</span>
<span class="cp">#define M_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT    0x3f</span>
<span class="cp">#define V_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT(x) ((x) &lt;&lt; S_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT)</span>
<span class="cp">#define G_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT(x) (((x) &gt;&gt; S_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT) &amp; M_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT)</span>

<span class="cp">#define S_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT_ENABLE    23</span>
<span class="cp">#define V_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT_ENABLE(x) ((x) &lt;&lt; S_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT_ENABLE)</span>
<span class="cp">#define F_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT_ENABLE    V_SLAVE_DELAY_LINE_MANUAL_TAP_COUNT_ENABLE(1U)</span>

<span class="cp">#define S_SLAVE_DELAY_LINE_TAP_COUNT    24</span>
<span class="cp">#define M_SLAVE_DELAY_LINE_TAP_COUNT    0x3f</span>
<span class="cp">#define V_SLAVE_DELAY_LINE_TAP_COUNT(x) ((x) &lt;&lt; S_SLAVE_DELAY_LINE_TAP_COUNT)</span>
<span class="cp">#define G_SLAVE_DELAY_LINE_TAP_COUNT(x) (((x) &gt;&gt; S_SLAVE_DELAY_LINE_TAP_COUNT) &amp; M_SLAVE_DELAY_LINE_TAP_COUNT)</span>

<span class="cp">#define A_MC3_ECC_CNTL 0x118</span>

<span class="cp">#define S_ECC_GENERATION_ENABLE    0</span>
<span class="cp">#define V_ECC_GENERATION_ENABLE(x) ((x) &lt;&lt; S_ECC_GENERATION_ENABLE)</span>
<span class="cp">#define F_ECC_GENERATION_ENABLE    V_ECC_GENERATION_ENABLE(1U)</span>

<span class="cp">#define S_ECC_CHECK_ENABLE    1</span>
<span class="cp">#define V_ECC_CHECK_ENABLE(x) ((x) &lt;&lt; S_ECC_CHECK_ENABLE)</span>
<span class="cp">#define F_ECC_CHECK_ENABLE    V_ECC_CHECK_ENABLE(1U)</span>

<span class="cp">#define S_CORRECTABLE_ERROR_COUNT    2</span>
<span class="cp">#define M_CORRECTABLE_ERROR_COUNT    0xff</span>
<span class="cp">#define V_CORRECTABLE_ERROR_COUNT(x) ((x) &lt;&lt; S_CORRECTABLE_ERROR_COUNT)</span>
<span class="cp">#define G_CORRECTABLE_ERROR_COUNT(x) (((x) &gt;&gt; S_CORRECTABLE_ERROR_COUNT) &amp; M_CORRECTABLE_ERROR_COUNT)</span>

<span class="cp">#define S_UNCORRECTABLE_ERROR_COUNT    10</span>
<span class="cp">#define M_UNCORRECTABLE_ERROR_COUNT    0xff</span>
<span class="cp">#define V_UNCORRECTABLE_ERROR_COUNT(x) ((x) &lt;&lt; S_UNCORRECTABLE_ERROR_COUNT)</span>
<span class="cp">#define G_UNCORRECTABLE_ERROR_COUNT(x) (((x) &gt;&gt; S_UNCORRECTABLE_ERROR_COUNT) &amp; M_UNCORRECTABLE_ERROR_COUNT)</span>

<span class="cp">#define A_MC3_CE_ADDR 0x11c</span>

<span class="cp">#define S_MC3_CE_ADDR    4</span>
<span class="cp">#define M_MC3_CE_ADDR    0xfffffff</span>
<span class="cp">#define V_MC3_CE_ADDR(x) ((x) &lt;&lt; S_MC3_CE_ADDR)</span>
<span class="cp">#define G_MC3_CE_ADDR(x) (((x) &gt;&gt; S_MC3_CE_ADDR) &amp; M_MC3_CE_ADDR)</span>

<span class="cp">#define A_MC3_CE_DATA0 0x120</span>
<span class="cp">#define A_MC3_CE_DATA1 0x124</span>
<span class="cp">#define A_MC3_CE_DATA2 0x128</span>
<span class="cp">#define A_MC3_CE_DATA3 0x12c</span>
<span class="cp">#define A_MC3_CE_DATA4 0x130</span>
<span class="cp">#define A_MC3_UE_ADDR 0x134</span>

<span class="cp">#define S_MC3_UE_ADDR    4</span>
<span class="cp">#define M_MC3_UE_ADDR    0xfffffff</span>
<span class="cp">#define V_MC3_UE_ADDR(x) ((x) &lt;&lt; S_MC3_UE_ADDR)</span>
<span class="cp">#define G_MC3_UE_ADDR(x) (((x) &gt;&gt; S_MC3_UE_ADDR) &amp; M_MC3_UE_ADDR)</span>

<span class="cp">#define A_MC3_UE_DATA0 0x138</span>
<span class="cp">#define A_MC3_UE_DATA1 0x13c</span>
<span class="cp">#define A_MC3_UE_DATA2 0x140</span>
<span class="cp">#define A_MC3_UE_DATA3 0x144</span>
<span class="cp">#define A_MC3_UE_DATA4 0x148</span>
<span class="cp">#define A_MC3_BD_ADDR 0x14c</span>
<span class="cp">#define A_MC3_BD_DATA0 0x150</span>
<span class="cp">#define A_MC3_BD_DATA1 0x154</span>
<span class="cp">#define A_MC3_BD_DATA2 0x158</span>
<span class="cp">#define A_MC3_BD_DATA3 0x15c</span>
<span class="cp">#define A_MC3_BD_DATA4 0x160</span>
<span class="cp">#define A_MC3_BD_OP 0x164</span>

<span class="cp">#define S_BACK_DOOR_OPERATION    0</span>
<span class="cp">#define V_BACK_DOOR_OPERATION(x) ((x) &lt;&lt; S_BACK_DOOR_OPERATION)</span>
<span class="cp">#define F_BACK_DOOR_OPERATION    V_BACK_DOOR_OPERATION(1U)</span>

<span class="cp">#define A_MC3_BIST_ADDR_BEG 0x168</span>
<span class="cp">#define A_MC3_BIST_ADDR_END 0x16c</span>
<span class="cp">#define A_MC3_BIST_DATA 0x170</span>
<span class="cp">#define A_MC3_BIST_OP 0x174</span>

<span class="cp">#define S_OP    0</span>
<span class="cp">#define V_OP(x) ((x) &lt;&lt; S_OP)</span>
<span class="cp">#define F_OP    V_OP(1U)</span>

<span class="cp">#define S_DATA_PATTERN    1</span>
<span class="cp">#define M_DATA_PATTERN    0x3</span>
<span class="cp">#define V_DATA_PATTERN(x) ((x) &lt;&lt; S_DATA_PATTERN)</span>
<span class="cp">#define G_DATA_PATTERN(x) (((x) &gt;&gt; S_DATA_PATTERN) &amp; M_DATA_PATTERN)</span>

<span class="cp">#define S_CONTINUOUS    3</span>
<span class="cp">#define V_CONTINUOUS(x) ((x) &lt;&lt; S_CONTINUOUS)</span>
<span class="cp">#define F_CONTINUOUS    V_CONTINUOUS(1U)</span>

<span class="cp">#define A_MC3_INT_ENABLE 0x178</span>

<span class="cp">#define S_MC3_CORR_ERR    0</span>
<span class="cp">#define V_MC3_CORR_ERR(x) ((x) &lt;&lt; S_MC3_CORR_ERR)</span>
<span class="cp">#define F_MC3_CORR_ERR    V_MC3_CORR_ERR(1U)</span>

<span class="cp">#define S_MC3_UNCORR_ERR    1</span>
<span class="cp">#define V_MC3_UNCORR_ERR(x) ((x) &lt;&lt; S_MC3_UNCORR_ERR)</span>
<span class="cp">#define F_MC3_UNCORR_ERR    V_MC3_UNCORR_ERR(1U)</span>

<span class="cp">#define S_MC3_PARITY_ERR    2</span>
<span class="cp">#define M_MC3_PARITY_ERR    0xff</span>
<span class="cp">#define V_MC3_PARITY_ERR(x) ((x) &lt;&lt; S_MC3_PARITY_ERR)</span>
<span class="cp">#define G_MC3_PARITY_ERR(x) (((x) &gt;&gt; S_MC3_PARITY_ERR) &amp; M_MC3_PARITY_ERR)</span>

<span class="cp">#define S_MC3_ADDR_ERR    10</span>
<span class="cp">#define V_MC3_ADDR_ERR(x) ((x) &lt;&lt; S_MC3_ADDR_ERR)</span>
<span class="cp">#define F_MC3_ADDR_ERR    V_MC3_ADDR_ERR(1U)</span>

<span class="cp">#define A_MC3_INT_CAUSE 0x17c</span>

<span class="cm">/* MC4 registers */</span>
<span class="cp">#define A_MC4_CFG 0x180</span>

<span class="cp">#define S_POWER_UP    0</span>
<span class="cp">#define V_POWER_UP(x) ((x) &lt;&lt; S_POWER_UP)</span>
<span class="cp">#define F_POWER_UP    V_POWER_UP(1U)</span>

<span class="cp">#define S_MC4_BANK_CYCLE    8</span>
<span class="cp">#define M_MC4_BANK_CYCLE    0x7</span>
<span class="cp">#define V_MC4_BANK_CYCLE(x) ((x) &lt;&lt; S_MC4_BANK_CYCLE)</span>
<span class="cp">#define G_MC4_BANK_CYCLE(x) (((x) &gt;&gt; S_MC4_BANK_CYCLE) &amp; M_MC4_BANK_CYCLE)</span>

<span class="cp">#define S_MC4_NARROW    24</span>
<span class="cp">#define V_MC4_NARROW(x) ((x) &lt;&lt; S_MC4_NARROW)</span>
<span class="cp">#define F_MC4_NARROW    V_MC4_NARROW(1U)</span>

<span class="cp">#define S_MC4_SLOW    25</span>
<span class="cp">#define V_MC4_SLOW(x) ((x) &lt;&lt; S_MC4_SLOW)</span>
<span class="cp">#define F_MC4_SLOW    V_MC4_SLOW(1U)</span>

<span class="cp">#define S_MC4A_WIDTH    24</span>
<span class="cp">#define M_MC4A_WIDTH    0x3</span>
<span class="cp">#define V_MC4A_WIDTH(x) ((x) &lt;&lt; S_MC4A_WIDTH)</span>
<span class="cp">#define G_MC4A_WIDTH(x) (((x) &gt;&gt; S_MC4A_WIDTH) &amp; M_MC4A_WIDTH)</span>

<span class="cp">#define S_MC4A_SLOW    26</span>
<span class="cp">#define V_MC4A_SLOW(x) ((x) &lt;&lt; S_MC4A_SLOW)</span>
<span class="cp">#define F_MC4A_SLOW    V_MC4A_SLOW(1U)</span>

<span class="cp">#define A_MC4_MODE 0x184</span>

<span class="cp">#define S_MC4_MODE    0</span>
<span class="cp">#define M_MC4_MODE    0x7fff</span>
<span class="cp">#define V_MC4_MODE(x) ((x) &lt;&lt; S_MC4_MODE)</span>
<span class="cp">#define G_MC4_MODE(x) (((x) &gt;&gt; S_MC4_MODE) &amp; M_MC4_MODE)</span>

<span class="cp">#define A_MC4_EXT_MODE 0x188</span>

<span class="cp">#define S_MC4_EXTENDED_MODE    0</span>
<span class="cp">#define M_MC4_EXTENDED_MODE    0x7fff</span>
<span class="cp">#define V_MC4_EXTENDED_MODE(x) ((x) &lt;&lt; S_MC4_EXTENDED_MODE)</span>
<span class="cp">#define G_MC4_EXTENDED_MODE(x) (((x) &gt;&gt; S_MC4_EXTENDED_MODE) &amp; M_MC4_EXTENDED_MODE)</span>

<span class="cp">#define A_MC4_REFRESH 0x190</span>
<span class="cp">#define A_MC4_STROBE 0x194</span>
<span class="cp">#define A_MC4_ECC_CNTL 0x198</span>
<span class="cp">#define A_MC4_CE_ADDR 0x19c</span>

<span class="cp">#define S_MC4_CE_ADDR    4</span>
<span class="cp">#define M_MC4_CE_ADDR    0xffffff</span>
<span class="cp">#define V_MC4_CE_ADDR(x) ((x) &lt;&lt; S_MC4_CE_ADDR)</span>
<span class="cp">#define G_MC4_CE_ADDR(x) (((x) &gt;&gt; S_MC4_CE_ADDR) &amp; M_MC4_CE_ADDR)</span>

<span class="cp">#define A_MC4_CE_DATA0 0x1a0</span>
<span class="cp">#define A_MC4_CE_DATA1 0x1a4</span>
<span class="cp">#define A_MC4_CE_DATA2 0x1a8</span>
<span class="cp">#define A_MC4_CE_DATA3 0x1ac</span>
<span class="cp">#define A_MC4_CE_DATA4 0x1b0</span>
<span class="cp">#define A_MC4_UE_ADDR 0x1b4</span>

<span class="cp">#define S_MC4_UE_ADDR    4</span>
<span class="cp">#define M_MC4_UE_ADDR    0xffffff</span>
<span class="cp">#define V_MC4_UE_ADDR(x) ((x) &lt;&lt; S_MC4_UE_ADDR)</span>
<span class="cp">#define G_MC4_UE_ADDR(x) (((x) &gt;&gt; S_MC4_UE_ADDR) &amp; M_MC4_UE_ADDR)</span>

<span class="cp">#define A_MC4_UE_DATA0 0x1b8</span>
<span class="cp">#define A_MC4_UE_DATA1 0x1bc</span>
<span class="cp">#define A_MC4_UE_DATA2 0x1c0</span>
<span class="cp">#define A_MC4_UE_DATA3 0x1c4</span>
<span class="cp">#define A_MC4_UE_DATA4 0x1c8</span>
<span class="cp">#define A_MC4_BD_ADDR 0x1cc</span>

<span class="cp">#define S_MC4_BACK_DOOR_ADDR    0</span>
<span class="cp">#define M_MC4_BACK_DOOR_ADDR    0xfffffff</span>
<span class="cp">#define V_MC4_BACK_DOOR_ADDR(x) ((x) &lt;&lt; S_MC4_BACK_DOOR_ADDR)</span>
<span class="cp">#define G_MC4_BACK_DOOR_ADDR(x) (((x) &gt;&gt; S_MC4_BACK_DOOR_ADDR) &amp; M_MC4_BACK_DOOR_ADDR)</span>

<span class="cp">#define A_MC4_BD_DATA0 0x1d0</span>
<span class="cp">#define A_MC4_BD_DATA1 0x1d4</span>
<span class="cp">#define A_MC4_BD_DATA2 0x1d8</span>
<span class="cp">#define A_MC4_BD_DATA3 0x1dc</span>
<span class="cp">#define A_MC4_BD_DATA4 0x1e0</span>
<span class="cp">#define A_MC4_BD_OP 0x1e4</span>

<span class="cp">#define S_OPERATION    0</span>
<span class="cp">#define V_OPERATION(x) ((x) &lt;&lt; S_OPERATION)</span>
<span class="cp">#define F_OPERATION    V_OPERATION(1U)</span>

<span class="cp">#define A_MC4_BIST_ADDR_BEG 0x1e8</span>
<span class="cp">#define A_MC4_BIST_ADDR_END 0x1ec</span>
<span class="cp">#define A_MC4_BIST_DATA 0x1f0</span>
<span class="cp">#define A_MC4_BIST_OP 0x1f4</span>
<span class="cp">#define A_MC4_INT_ENABLE 0x1f8</span>

<span class="cp">#define S_MC4_CORR_ERR    0</span>
<span class="cp">#define V_MC4_CORR_ERR(x) ((x) &lt;&lt; S_MC4_CORR_ERR)</span>
<span class="cp">#define F_MC4_CORR_ERR    V_MC4_CORR_ERR(1U)</span>

<span class="cp">#define S_MC4_UNCORR_ERR    1</span>
<span class="cp">#define V_MC4_UNCORR_ERR(x) ((x) &lt;&lt; S_MC4_UNCORR_ERR)</span>
<span class="cp">#define F_MC4_UNCORR_ERR    V_MC4_UNCORR_ERR(1U)</span>

<span class="cp">#define S_MC4_ADDR_ERR    2</span>
<span class="cp">#define V_MC4_ADDR_ERR(x) ((x) &lt;&lt; S_MC4_ADDR_ERR)</span>
<span class="cp">#define F_MC4_ADDR_ERR    V_MC4_ADDR_ERR(1U)</span>

<span class="cp">#define A_MC4_INT_CAUSE 0x1fc</span>

<span class="cm">/* TPI registers */</span>
<span class="cp">#define A_TPI_ADDR 0x280</span>

<span class="cp">#define S_TPI_ADDRESS    0</span>
<span class="cp">#define M_TPI_ADDRESS    0xffffff</span>
<span class="cp">#define V_TPI_ADDRESS(x) ((x) &lt;&lt; S_TPI_ADDRESS)</span>
<span class="cp">#define G_TPI_ADDRESS(x) (((x) &gt;&gt; S_TPI_ADDRESS) &amp; M_TPI_ADDRESS)</span>

<span class="cp">#define A_TPI_WR_DATA 0x284</span>
<span class="cp">#define A_TPI_RD_DATA 0x288</span>
<span class="cp">#define A_TPI_CSR 0x28c</span>

<span class="cp">#define S_TPIWR    0</span>
<span class="cp">#define V_TPIWR(x) ((x) &lt;&lt; S_TPIWR)</span>
<span class="cp">#define F_TPIWR    V_TPIWR(1U)</span>

<span class="cp">#define S_TPIRDY    1</span>
<span class="cp">#define V_TPIRDY(x) ((x) &lt;&lt; S_TPIRDY)</span>
<span class="cp">#define F_TPIRDY    V_TPIRDY(1U)</span>

<span class="cp">#define S_INT_DIR    31</span>
<span class="cp">#define V_INT_DIR(x) ((x) &lt;&lt; S_INT_DIR)</span>
<span class="cp">#define F_INT_DIR    V_INT_DIR(1U)</span>

<span class="cp">#define A_TPI_PAR 0x29c</span>

<span class="cp">#define S_TPIPAR    0</span>
<span class="cp">#define M_TPIPAR    0x7f</span>
<span class="cp">#define V_TPIPAR(x) ((x) &lt;&lt; S_TPIPAR)</span>
<span class="cp">#define G_TPIPAR(x) (((x) &gt;&gt; S_TPIPAR) &amp; M_TPIPAR)</span>


<span class="cm">/* TP registers */</span>
<span class="cp">#define A_TP_IN_CONFIG 0x300</span>

<span class="cp">#define S_TP_IN_CSPI_TUNNEL    0</span>
<span class="cp">#define V_TP_IN_CSPI_TUNNEL(x) ((x) &lt;&lt; S_TP_IN_CSPI_TUNNEL)</span>
<span class="cp">#define F_TP_IN_CSPI_TUNNEL    V_TP_IN_CSPI_TUNNEL(1U)</span>

<span class="cp">#define S_TP_IN_CSPI_ETHERNET    1</span>
<span class="cp">#define V_TP_IN_CSPI_ETHERNET(x) ((x) &lt;&lt; S_TP_IN_CSPI_ETHERNET)</span>
<span class="cp">#define F_TP_IN_CSPI_ETHERNET    V_TP_IN_CSPI_ETHERNET(1U)</span>

<span class="cp">#define S_TP_IN_CSPI_CPL    3</span>
<span class="cp">#define V_TP_IN_CSPI_CPL(x) ((x) &lt;&lt; S_TP_IN_CSPI_CPL)</span>
<span class="cp">#define F_TP_IN_CSPI_CPL    V_TP_IN_CSPI_CPL(1U)</span>

<span class="cp">#define S_TP_IN_CSPI_POS    4</span>
<span class="cp">#define V_TP_IN_CSPI_POS(x) ((x) &lt;&lt; S_TP_IN_CSPI_POS)</span>
<span class="cp">#define F_TP_IN_CSPI_POS    V_TP_IN_CSPI_POS(1U)</span>

<span class="cp">#define S_TP_IN_CSPI_CHECK_IP_CSUM    5</span>
<span class="cp">#define V_TP_IN_CSPI_CHECK_IP_CSUM(x) ((x) &lt;&lt; S_TP_IN_CSPI_CHECK_IP_CSUM)</span>
<span class="cp">#define F_TP_IN_CSPI_CHECK_IP_CSUM    V_TP_IN_CSPI_CHECK_IP_CSUM(1U)</span>

<span class="cp">#define S_TP_IN_CSPI_CHECK_TCP_CSUM    6</span>
<span class="cp">#define V_TP_IN_CSPI_CHECK_TCP_CSUM(x) ((x) &lt;&lt; S_TP_IN_CSPI_CHECK_TCP_CSUM)</span>
<span class="cp">#define F_TP_IN_CSPI_CHECK_TCP_CSUM    V_TP_IN_CSPI_CHECK_TCP_CSUM(1U)</span>

<span class="cp">#define S_TP_IN_ESPI_TUNNEL    7</span>
<span class="cp">#define V_TP_IN_ESPI_TUNNEL(x) ((x) &lt;&lt; S_TP_IN_ESPI_TUNNEL)</span>
<span class="cp">#define F_TP_IN_ESPI_TUNNEL    V_TP_IN_ESPI_TUNNEL(1U)</span>

<span class="cp">#define S_TP_IN_ESPI_ETHERNET    8</span>
<span class="cp">#define V_TP_IN_ESPI_ETHERNET(x) ((x) &lt;&lt; S_TP_IN_ESPI_ETHERNET)</span>
<span class="cp">#define F_TP_IN_ESPI_ETHERNET    V_TP_IN_ESPI_ETHERNET(1U)</span>

<span class="cp">#define S_TP_IN_ESPI_CPL    10</span>
<span class="cp">#define V_TP_IN_ESPI_CPL(x) ((x) &lt;&lt; S_TP_IN_ESPI_CPL)</span>
<span class="cp">#define F_TP_IN_ESPI_CPL    V_TP_IN_ESPI_CPL(1U)</span>

<span class="cp">#define S_TP_IN_ESPI_POS    11</span>
<span class="cp">#define V_TP_IN_ESPI_POS(x) ((x) &lt;&lt; S_TP_IN_ESPI_POS)</span>
<span class="cp">#define F_TP_IN_ESPI_POS    V_TP_IN_ESPI_POS(1U)</span>

<span class="cp">#define S_TP_IN_ESPI_CHECK_IP_CSUM    12</span>
<span class="cp">#define V_TP_IN_ESPI_CHECK_IP_CSUM(x) ((x) &lt;&lt; S_TP_IN_ESPI_CHECK_IP_CSUM)</span>
<span class="cp">#define F_TP_IN_ESPI_CHECK_IP_CSUM    V_TP_IN_ESPI_CHECK_IP_CSUM(1U)</span>

<span class="cp">#define S_TP_IN_ESPI_CHECK_TCP_CSUM    13</span>
<span class="cp">#define V_TP_IN_ESPI_CHECK_TCP_CSUM(x) ((x) &lt;&lt; S_TP_IN_ESPI_CHECK_TCP_CSUM)</span>
<span class="cp">#define F_TP_IN_ESPI_CHECK_TCP_CSUM    V_TP_IN_ESPI_CHECK_TCP_CSUM(1U)</span>

<span class="cp">#define S_OFFLOAD_DISABLE    14</span>
<span class="cp">#define V_OFFLOAD_DISABLE(x) ((x) &lt;&lt; S_OFFLOAD_DISABLE)</span>
<span class="cp">#define F_OFFLOAD_DISABLE    V_OFFLOAD_DISABLE(1U)</span>

<span class="cp">#define A_TP_OUT_CONFIG 0x304</span>

<span class="cp">#define S_TP_OUT_C_ETH    0</span>
<span class="cp">#define V_TP_OUT_C_ETH(x) ((x) &lt;&lt; S_TP_OUT_C_ETH)</span>
<span class="cp">#define F_TP_OUT_C_ETH    V_TP_OUT_C_ETH(1U)</span>

<span class="cp">#define S_TP_OUT_CSPI_CPL    2</span>
<span class="cp">#define V_TP_OUT_CSPI_CPL(x) ((x) &lt;&lt; S_TP_OUT_CSPI_CPL)</span>
<span class="cp">#define F_TP_OUT_CSPI_CPL    V_TP_OUT_CSPI_CPL(1U)</span>

<span class="cp">#define S_TP_OUT_CSPI_POS    3</span>
<span class="cp">#define V_TP_OUT_CSPI_POS(x) ((x) &lt;&lt; S_TP_OUT_CSPI_POS)</span>
<span class="cp">#define F_TP_OUT_CSPI_POS    V_TP_OUT_CSPI_POS(1U)</span>

<span class="cp">#define S_TP_OUT_CSPI_GENERATE_IP_CSUM    4</span>
<span class="cp">#define V_TP_OUT_CSPI_GENERATE_IP_CSUM(x) ((x) &lt;&lt; S_TP_OUT_CSPI_GENERATE_IP_CSUM)</span>
<span class="cp">#define F_TP_OUT_CSPI_GENERATE_IP_CSUM    V_TP_OUT_CSPI_GENERATE_IP_CSUM(1U)</span>

<span class="cp">#define S_TP_OUT_CSPI_GENERATE_TCP_CSUM    5</span>
<span class="cp">#define V_TP_OUT_CSPI_GENERATE_TCP_CSUM(x) ((x) &lt;&lt; S_TP_OUT_CSPI_GENERATE_TCP_CSUM)</span>
<span class="cp">#define F_TP_OUT_CSPI_GENERATE_TCP_CSUM    V_TP_OUT_CSPI_GENERATE_TCP_CSUM(1U)</span>

<span class="cp">#define S_TP_OUT_ESPI_ETHERNET    6</span>
<span class="cp">#define V_TP_OUT_ESPI_ETHERNET(x) ((x) &lt;&lt; S_TP_OUT_ESPI_ETHERNET)</span>
<span class="cp">#define F_TP_OUT_ESPI_ETHERNET    V_TP_OUT_ESPI_ETHERNET(1U)</span>

<span class="cp">#define S_TP_OUT_ESPI_TAG_ETHERNET    7</span>
<span class="cp">#define V_TP_OUT_ESPI_TAG_ETHERNET(x) ((x) &lt;&lt; S_TP_OUT_ESPI_TAG_ETHERNET)</span>
<span class="cp">#define F_TP_OUT_ESPI_TAG_ETHERNET    V_TP_OUT_ESPI_TAG_ETHERNET(1U)</span>

<span class="cp">#define S_TP_OUT_ESPI_CPL    8</span>
<span class="cp">#define V_TP_OUT_ESPI_CPL(x) ((x) &lt;&lt; S_TP_OUT_ESPI_CPL)</span>
<span class="cp">#define F_TP_OUT_ESPI_CPL    V_TP_OUT_ESPI_CPL(1U)</span>

<span class="cp">#define S_TP_OUT_ESPI_POS    9</span>
<span class="cp">#define V_TP_OUT_ESPI_POS(x) ((x) &lt;&lt; S_TP_OUT_ESPI_POS)</span>
<span class="cp">#define F_TP_OUT_ESPI_POS    V_TP_OUT_ESPI_POS(1U)</span>

<span class="cp">#define S_TP_OUT_ESPI_GENERATE_IP_CSUM    10</span>
<span class="cp">#define V_TP_OUT_ESPI_GENERATE_IP_CSUM(x) ((x) &lt;&lt; S_TP_OUT_ESPI_GENERATE_IP_CSUM)</span>
<span class="cp">#define F_TP_OUT_ESPI_GENERATE_IP_CSUM    V_TP_OUT_ESPI_GENERATE_IP_CSUM(1U)</span>

<span class="cp">#define S_TP_OUT_ESPI_GENERATE_TCP_CSUM    11</span>
<span class="cp">#define V_TP_OUT_ESPI_GENERATE_TCP_CSUM(x) ((x) &lt;&lt; S_TP_OUT_ESPI_GENERATE_TCP_CSUM)</span>
<span class="cp">#define F_TP_OUT_ESPI_GENERATE_TCP_CSUM    V_TP_OUT_ESPI_GENERATE_TCP_CSUM(1U)</span>

<span class="cp">#define A_TP_GLOBAL_CONFIG 0x308</span>

<span class="cp">#define S_IP_TTL    0</span>
<span class="cp">#define M_IP_TTL    0xff</span>
<span class="cp">#define V_IP_TTL(x) ((x) &lt;&lt; S_IP_TTL)</span>
<span class="cp">#define G_IP_TTL(x) (((x) &gt;&gt; S_IP_TTL) &amp; M_IP_TTL)</span>

<span class="cp">#define S_TCAM_SERVER_REGION_USAGE    8</span>
<span class="cp">#define M_TCAM_SERVER_REGION_USAGE    0x3</span>
<span class="cp">#define V_TCAM_SERVER_REGION_USAGE(x) ((x) &lt;&lt; S_TCAM_SERVER_REGION_USAGE)</span>
<span class="cp">#define G_TCAM_SERVER_REGION_USAGE(x) (((x) &gt;&gt; S_TCAM_SERVER_REGION_USAGE) &amp; M_TCAM_SERVER_REGION_USAGE)</span>

<span class="cp">#define S_QOS_MAPPING    10</span>
<span class="cp">#define V_QOS_MAPPING(x) ((x) &lt;&lt; S_QOS_MAPPING)</span>
<span class="cp">#define F_QOS_MAPPING    V_QOS_MAPPING(1U)</span>

<span class="cp">#define S_TCP_CSUM    11</span>
<span class="cp">#define V_TCP_CSUM(x) ((x) &lt;&lt; S_TCP_CSUM)</span>
<span class="cp">#define F_TCP_CSUM    V_TCP_CSUM(1U)</span>

<span class="cp">#define S_UDP_CSUM    12</span>
<span class="cp">#define V_UDP_CSUM(x) ((x) &lt;&lt; S_UDP_CSUM)</span>
<span class="cp">#define F_UDP_CSUM    V_UDP_CSUM(1U)</span>

<span class="cp">#define S_IP_CSUM    13</span>
<span class="cp">#define V_IP_CSUM(x) ((x) &lt;&lt; S_IP_CSUM)</span>
<span class="cp">#define F_IP_CSUM    V_IP_CSUM(1U)</span>

<span class="cp">#define S_IP_ID_SPLIT    14</span>
<span class="cp">#define V_IP_ID_SPLIT(x) ((x) &lt;&lt; S_IP_ID_SPLIT)</span>
<span class="cp">#define F_IP_ID_SPLIT    V_IP_ID_SPLIT(1U)</span>

<span class="cp">#define S_PATH_MTU    15</span>
<span class="cp">#define V_PATH_MTU(x) ((x) &lt;&lt; S_PATH_MTU)</span>
<span class="cp">#define F_PATH_MTU    V_PATH_MTU(1U)</span>

<span class="cp">#define S_5TUPLE_LOOKUP    17</span>
<span class="cp">#define M_5TUPLE_LOOKUP    0x3</span>
<span class="cp">#define V_5TUPLE_LOOKUP(x) ((x) &lt;&lt; S_5TUPLE_LOOKUP)</span>
<span class="cp">#define G_5TUPLE_LOOKUP(x) (((x) &gt;&gt; S_5TUPLE_LOOKUP) &amp; M_5TUPLE_LOOKUP)</span>

<span class="cp">#define S_IP_FRAGMENT_DROP    19</span>
<span class="cp">#define V_IP_FRAGMENT_DROP(x) ((x) &lt;&lt; S_IP_FRAGMENT_DROP)</span>
<span class="cp">#define F_IP_FRAGMENT_DROP    V_IP_FRAGMENT_DROP(1U)</span>

<span class="cp">#define S_PING_DROP    20</span>
<span class="cp">#define V_PING_DROP(x) ((x) &lt;&lt; S_PING_DROP)</span>
<span class="cp">#define F_PING_DROP    V_PING_DROP(1U)</span>

<span class="cp">#define S_PROTECT_MODE    21</span>
<span class="cp">#define V_PROTECT_MODE(x) ((x) &lt;&lt; S_PROTECT_MODE)</span>
<span class="cp">#define F_PROTECT_MODE    V_PROTECT_MODE(1U)</span>

<span class="cp">#define S_SYN_COOKIE_ALGORITHM    22</span>
<span class="cp">#define V_SYN_COOKIE_ALGORITHM(x) ((x) &lt;&lt; S_SYN_COOKIE_ALGORITHM)</span>
<span class="cp">#define F_SYN_COOKIE_ALGORITHM    V_SYN_COOKIE_ALGORITHM(1U)</span>

<span class="cp">#define S_ATTACK_FILTER    23</span>
<span class="cp">#define V_ATTACK_FILTER(x) ((x) &lt;&lt; S_ATTACK_FILTER)</span>
<span class="cp">#define F_ATTACK_FILTER    V_ATTACK_FILTER(1U)</span>

<span class="cp">#define S_INTERFACE_TYPE    24</span>
<span class="cp">#define V_INTERFACE_TYPE(x) ((x) &lt;&lt; S_INTERFACE_TYPE)</span>
<span class="cp">#define F_INTERFACE_TYPE    V_INTERFACE_TYPE(1U)</span>

<span class="cp">#define S_DISABLE_RX_FLOW_CONTROL    25</span>
<span class="cp">#define V_DISABLE_RX_FLOW_CONTROL(x) ((x) &lt;&lt; S_DISABLE_RX_FLOW_CONTROL)</span>
<span class="cp">#define F_DISABLE_RX_FLOW_CONTROL    V_DISABLE_RX_FLOW_CONTROL(1U)</span>

<span class="cp">#define S_SYN_COOKIE_PARAMETER    26</span>
<span class="cp">#define M_SYN_COOKIE_PARAMETER    0x3f</span>
<span class="cp">#define V_SYN_COOKIE_PARAMETER(x) ((x) &lt;&lt; S_SYN_COOKIE_PARAMETER)</span>
<span class="cp">#define G_SYN_COOKIE_PARAMETER(x) (((x) &gt;&gt; S_SYN_COOKIE_PARAMETER) &amp; M_SYN_COOKIE_PARAMETER)</span>

<span class="cp">#define A_TP_GLOBAL_RX_CREDITS 0x30c</span>
<span class="cp">#define A_TP_CM_SIZE 0x310</span>
<span class="cp">#define A_TP_CM_MM_BASE 0x314</span>

<span class="cp">#define S_CM_MEMMGR_BASE    0</span>
<span class="cp">#define M_CM_MEMMGR_BASE    0xfffffff</span>
<span class="cp">#define V_CM_MEMMGR_BASE(x) ((x) &lt;&lt; S_CM_MEMMGR_BASE)</span>
<span class="cp">#define G_CM_MEMMGR_BASE(x) (((x) &gt;&gt; S_CM_MEMMGR_BASE) &amp; M_CM_MEMMGR_BASE)</span>

<span class="cp">#define A_TP_CM_TIMER_BASE 0x318</span>

<span class="cp">#define S_CM_TIMER_BASE    0</span>
<span class="cp">#define M_CM_TIMER_BASE    0xfffffff</span>
<span class="cp">#define V_CM_TIMER_BASE(x) ((x) &lt;&lt; S_CM_TIMER_BASE)</span>
<span class="cp">#define G_CM_TIMER_BASE(x) (((x) &gt;&gt; S_CM_TIMER_BASE) &amp; M_CM_TIMER_BASE)</span>

<span class="cp">#define A_TP_PM_SIZE 0x31c</span>
<span class="cp">#define A_TP_PM_TX_BASE 0x320</span>
<span class="cp">#define A_TP_PM_DEFRAG_BASE 0x324</span>
<span class="cp">#define A_TP_PM_RX_BASE 0x328</span>
<span class="cp">#define A_TP_PM_RX_PG_SIZE 0x32c</span>
<span class="cp">#define A_TP_PM_RX_MAX_PGS 0x330</span>
<span class="cp">#define A_TP_PM_TX_PG_SIZE 0x334</span>
<span class="cp">#define A_TP_PM_TX_MAX_PGS 0x338</span>
<span class="cp">#define A_TP_TCP_OPTIONS 0x340</span>

<span class="cp">#define S_TIMESTAMP    0</span>
<span class="cp">#define M_TIMESTAMP    0x3</span>
<span class="cp">#define V_TIMESTAMP(x) ((x) &lt;&lt; S_TIMESTAMP)</span>
<span class="cp">#define G_TIMESTAMP(x) (((x) &gt;&gt; S_TIMESTAMP) &amp; M_TIMESTAMP)</span>

<span class="cp">#define S_WINDOW_SCALE    2</span>
<span class="cp">#define M_WINDOW_SCALE    0x3</span>
<span class="cp">#define V_WINDOW_SCALE(x) ((x) &lt;&lt; S_WINDOW_SCALE)</span>
<span class="cp">#define G_WINDOW_SCALE(x) (((x) &gt;&gt; S_WINDOW_SCALE) &amp; M_WINDOW_SCALE)</span>

<span class="cp">#define S_SACK    4</span>
<span class="cp">#define M_SACK    0x3</span>
<span class="cp">#define V_SACK(x) ((x) &lt;&lt; S_SACK)</span>
<span class="cp">#define G_SACK(x) (((x) &gt;&gt; S_SACK) &amp; M_SACK)</span>

<span class="cp">#define S_ECN    6</span>
<span class="cp">#define M_ECN    0x3</span>
<span class="cp">#define V_ECN(x) ((x) &lt;&lt; S_ECN)</span>
<span class="cp">#define G_ECN(x) (((x) &gt;&gt; S_ECN) &amp; M_ECN)</span>

<span class="cp">#define S_SACK_ALGORITHM    8</span>
<span class="cp">#define M_SACK_ALGORITHM    0x3</span>
<span class="cp">#define V_SACK_ALGORITHM(x) ((x) &lt;&lt; S_SACK_ALGORITHM)</span>
<span class="cp">#define G_SACK_ALGORITHM(x) (((x) &gt;&gt; S_SACK_ALGORITHM) &amp; M_SACK_ALGORITHM)</span>

<span class="cp">#define S_MSS    10</span>
<span class="cp">#define V_MSS(x) ((x) &lt;&lt; S_MSS)</span>
<span class="cp">#define F_MSS    V_MSS(1U)</span>

<span class="cp">#define S_DEFAULT_PEER_MSS    16</span>
<span class="cp">#define M_DEFAULT_PEER_MSS    0xffff</span>
<span class="cp">#define V_DEFAULT_PEER_MSS(x) ((x) &lt;&lt; S_DEFAULT_PEER_MSS)</span>
<span class="cp">#define G_DEFAULT_PEER_MSS(x) (((x) &gt;&gt; S_DEFAULT_PEER_MSS) &amp; M_DEFAULT_PEER_MSS)</span>

<span class="cp">#define A_TP_DACK_CONFIG 0x344</span>

<span class="cp">#define S_DACK_MODE    0</span>
<span class="cp">#define V_DACK_MODE(x) ((x) &lt;&lt; S_DACK_MODE)</span>
<span class="cp">#define F_DACK_MODE    V_DACK_MODE(1U)</span>

<span class="cp">#define S_DACK_AUTO_MGMT    1</span>
<span class="cp">#define V_DACK_AUTO_MGMT(x) ((x) &lt;&lt; S_DACK_AUTO_MGMT)</span>
<span class="cp">#define F_DACK_AUTO_MGMT    V_DACK_AUTO_MGMT(1U)</span>

<span class="cp">#define S_DACK_AUTO_CAREFUL    2</span>
<span class="cp">#define V_DACK_AUTO_CAREFUL(x) ((x) &lt;&lt; S_DACK_AUTO_CAREFUL)</span>
<span class="cp">#define F_DACK_AUTO_CAREFUL    V_DACK_AUTO_CAREFUL(1U)</span>

<span class="cp">#define S_DACK_MSS_SELECTOR    3</span>
<span class="cp">#define M_DACK_MSS_SELECTOR    0x3</span>
<span class="cp">#define V_DACK_MSS_SELECTOR(x) ((x) &lt;&lt; S_DACK_MSS_SELECTOR)</span>
<span class="cp">#define G_DACK_MSS_SELECTOR(x) (((x) &gt;&gt; S_DACK_MSS_SELECTOR) &amp; M_DACK_MSS_SELECTOR)</span>

<span class="cp">#define S_DACK_BYTE_THRESHOLD    5</span>
<span class="cp">#define M_DACK_BYTE_THRESHOLD    0xfffff</span>
<span class="cp">#define V_DACK_BYTE_THRESHOLD(x) ((x) &lt;&lt; S_DACK_BYTE_THRESHOLD)</span>
<span class="cp">#define G_DACK_BYTE_THRESHOLD(x) (((x) &gt;&gt; S_DACK_BYTE_THRESHOLD) &amp; M_DACK_BYTE_THRESHOLD)</span>

<span class="cp">#define A_TP_PC_CONFIG 0x348</span>

<span class="cp">#define S_TP_ACCESS_LATENCY    0</span>
<span class="cp">#define M_TP_ACCESS_LATENCY    0xf</span>
<span class="cp">#define V_TP_ACCESS_LATENCY(x) ((x) &lt;&lt; S_TP_ACCESS_LATENCY)</span>
<span class="cp">#define G_TP_ACCESS_LATENCY(x) (((x) &gt;&gt; S_TP_ACCESS_LATENCY) &amp; M_TP_ACCESS_LATENCY)</span>

<span class="cp">#define S_HELD_FIN_DISABLE    4</span>
<span class="cp">#define V_HELD_FIN_DISABLE(x) ((x) &lt;&lt; S_HELD_FIN_DISABLE)</span>
<span class="cp">#define F_HELD_FIN_DISABLE    V_HELD_FIN_DISABLE(1U)</span>

<span class="cp">#define S_DDP_FC_ENABLE    5</span>
<span class="cp">#define V_DDP_FC_ENABLE(x) ((x) &lt;&lt; S_DDP_FC_ENABLE)</span>
<span class="cp">#define F_DDP_FC_ENABLE    V_DDP_FC_ENABLE(1U)</span>

<span class="cp">#define S_RDMA_ERR_ENABLE    6</span>
<span class="cp">#define V_RDMA_ERR_ENABLE(x) ((x) &lt;&lt; S_RDMA_ERR_ENABLE)</span>
<span class="cp">#define F_RDMA_ERR_ENABLE    V_RDMA_ERR_ENABLE(1U)</span>

<span class="cp">#define S_FAST_PDU_DELIVERY    7</span>
<span class="cp">#define V_FAST_PDU_DELIVERY(x) ((x) &lt;&lt; S_FAST_PDU_DELIVERY)</span>
<span class="cp">#define F_FAST_PDU_DELIVERY    V_FAST_PDU_DELIVERY(1U)</span>

<span class="cp">#define S_CLEAR_FIN    8</span>
<span class="cp">#define V_CLEAR_FIN(x) ((x) &lt;&lt; S_CLEAR_FIN)</span>
<span class="cp">#define F_CLEAR_FIN    V_CLEAR_FIN(1U)</span>

<span class="cp">#define S_DIS_TX_FILL_WIN_PUSH    12</span>
<span class="cp">#define V_DIS_TX_FILL_WIN_PUSH(x) ((x) &lt;&lt; S_DIS_TX_FILL_WIN_PUSH)</span>
<span class="cp">#define F_DIS_TX_FILL_WIN_PUSH    V_DIS_TX_FILL_WIN_PUSH(1U)</span>

<span class="cp">#define S_TP_PC_REV    30</span>
<span class="cp">#define M_TP_PC_REV    0x3</span>
<span class="cp">#define V_TP_PC_REV(x) ((x) &lt;&lt; S_TP_PC_REV)</span>
<span class="cp">#define G_TP_PC_REV(x) (((x) &gt;&gt; S_TP_PC_REV) &amp; M_TP_PC_REV)</span>

<span class="cp">#define A_TP_BACKOFF0 0x350</span>

<span class="cp">#define S_ELEMENT0    0</span>
<span class="cp">#define M_ELEMENT0    0xff</span>
<span class="cp">#define V_ELEMENT0(x) ((x) &lt;&lt; S_ELEMENT0)</span>
<span class="cp">#define G_ELEMENT0(x) (((x) &gt;&gt; S_ELEMENT0) &amp; M_ELEMENT0)</span>

<span class="cp">#define S_ELEMENT1    8</span>
<span class="cp">#define M_ELEMENT1    0xff</span>
<span class="cp">#define V_ELEMENT1(x) ((x) &lt;&lt; S_ELEMENT1)</span>
<span class="cp">#define G_ELEMENT1(x) (((x) &gt;&gt; S_ELEMENT1) &amp; M_ELEMENT1)</span>

<span class="cp">#define S_ELEMENT2    16</span>
<span class="cp">#define M_ELEMENT2    0xff</span>
<span class="cp">#define V_ELEMENT2(x) ((x) &lt;&lt; S_ELEMENT2)</span>
<span class="cp">#define G_ELEMENT2(x) (((x) &gt;&gt; S_ELEMENT2) &amp; M_ELEMENT2)</span>

<span class="cp">#define S_ELEMENT3    24</span>
<span class="cp">#define M_ELEMENT3    0xff</span>
<span class="cp">#define V_ELEMENT3(x) ((x) &lt;&lt; S_ELEMENT3)</span>
<span class="cp">#define G_ELEMENT3(x) (((x) &gt;&gt; S_ELEMENT3) &amp; M_ELEMENT3)</span>

<span class="cp">#define A_TP_BACKOFF1 0x354</span>
<span class="cp">#define A_TP_BACKOFF2 0x358</span>
<span class="cp">#define A_TP_BACKOFF3 0x35c</span>
<span class="cp">#define A_TP_PARA_REG0 0x360</span>

<span class="cp">#define S_VAR_MULT    0</span>
<span class="cp">#define M_VAR_MULT    0xf</span>
<span class="cp">#define V_VAR_MULT(x) ((x) &lt;&lt; S_VAR_MULT)</span>
<span class="cp">#define G_VAR_MULT(x) (((x) &gt;&gt; S_VAR_MULT) &amp; M_VAR_MULT)</span>

<span class="cp">#define S_VAR_GAIN    4</span>
<span class="cp">#define M_VAR_GAIN    0xf</span>
<span class="cp">#define V_VAR_GAIN(x) ((x) &lt;&lt; S_VAR_GAIN)</span>
<span class="cp">#define G_VAR_GAIN(x) (((x) &gt;&gt; S_VAR_GAIN) &amp; M_VAR_GAIN)</span>

<span class="cp">#define S_SRTT_GAIN    8</span>
<span class="cp">#define M_SRTT_GAIN    0xf</span>
<span class="cp">#define V_SRTT_GAIN(x) ((x) &lt;&lt; S_SRTT_GAIN)</span>
<span class="cp">#define G_SRTT_GAIN(x) (((x) &gt;&gt; S_SRTT_GAIN) &amp; M_SRTT_GAIN)</span>

<span class="cp">#define S_RTTVAR_INIT    12</span>
<span class="cp">#define M_RTTVAR_INIT    0xf</span>
<span class="cp">#define V_RTTVAR_INIT(x) ((x) &lt;&lt; S_RTTVAR_INIT)</span>
<span class="cp">#define G_RTTVAR_INIT(x) (((x) &gt;&gt; S_RTTVAR_INIT) &amp; M_RTTVAR_INIT)</span>

<span class="cp">#define S_DUP_THRESH    20</span>
<span class="cp">#define M_DUP_THRESH    0xf</span>
<span class="cp">#define V_DUP_THRESH(x) ((x) &lt;&lt; S_DUP_THRESH)</span>
<span class="cp">#define G_DUP_THRESH(x) (((x) &gt;&gt; S_DUP_THRESH) &amp; M_DUP_THRESH)</span>

<span class="cp">#define S_INIT_CONG_WIN    24</span>
<span class="cp">#define M_INIT_CONG_WIN    0x7</span>
<span class="cp">#define V_INIT_CONG_WIN(x) ((x) &lt;&lt; S_INIT_CONG_WIN)</span>
<span class="cp">#define G_INIT_CONG_WIN(x) (((x) &gt;&gt; S_INIT_CONG_WIN) &amp; M_INIT_CONG_WIN)</span>

<span class="cp">#define A_TP_PARA_REG1 0x364</span>

<span class="cp">#define S_INITIAL_SLOW_START_THRESHOLD    0</span>
<span class="cp">#define M_INITIAL_SLOW_START_THRESHOLD    0xffff</span>
<span class="cp">#define V_INITIAL_SLOW_START_THRESHOLD(x) ((x) &lt;&lt; S_INITIAL_SLOW_START_THRESHOLD)</span>
<span class="cp">#define G_INITIAL_SLOW_START_THRESHOLD(x) (((x) &gt;&gt; S_INITIAL_SLOW_START_THRESHOLD) &amp; M_INITIAL_SLOW_START_THRESHOLD)</span>

<span class="cp">#define S_RECEIVE_BUFFER_SIZE    16</span>
<span class="cp">#define M_RECEIVE_BUFFER_SIZE    0xffff</span>
<span class="cp">#define V_RECEIVE_BUFFER_SIZE(x) ((x) &lt;&lt; S_RECEIVE_BUFFER_SIZE)</span>
<span class="cp">#define G_RECEIVE_BUFFER_SIZE(x) (((x) &gt;&gt; S_RECEIVE_BUFFER_SIZE) &amp; M_RECEIVE_BUFFER_SIZE)</span>

<span class="cp">#define A_TP_PARA_REG2 0x368</span>

<span class="cp">#define S_RX_COALESCE_SIZE    0</span>
<span class="cp">#define M_RX_COALESCE_SIZE    0xffff</span>
<span class="cp">#define V_RX_COALESCE_SIZE(x) ((x) &lt;&lt; S_RX_COALESCE_SIZE)</span>
<span class="cp">#define G_RX_COALESCE_SIZE(x) (((x) &gt;&gt; S_RX_COALESCE_SIZE) &amp; M_RX_COALESCE_SIZE)</span>

<span class="cp">#define S_MAX_RX_SIZE    16</span>
<span class="cp">#define M_MAX_RX_SIZE    0xffff</span>
<span class="cp">#define V_MAX_RX_SIZE(x) ((x) &lt;&lt; S_MAX_RX_SIZE)</span>
<span class="cp">#define G_MAX_RX_SIZE(x) (((x) &gt;&gt; S_MAX_RX_SIZE) &amp; M_MAX_RX_SIZE)</span>

<span class="cp">#define A_TP_PARA_REG3 0x36c</span>

<span class="cp">#define S_RX_COALESCING_PSH_DELIVER    0</span>
<span class="cp">#define V_RX_COALESCING_PSH_DELIVER(x) ((x) &lt;&lt; S_RX_COALESCING_PSH_DELIVER)</span>
<span class="cp">#define F_RX_COALESCING_PSH_DELIVER    V_RX_COALESCING_PSH_DELIVER(1U)</span>

<span class="cp">#define S_RX_COALESCING_ENABLE    1</span>
<span class="cp">#define V_RX_COALESCING_ENABLE(x) ((x) &lt;&lt; S_RX_COALESCING_ENABLE)</span>
<span class="cp">#define F_RX_COALESCING_ENABLE    V_RX_COALESCING_ENABLE(1U)</span>

<span class="cp">#define S_TAHOE_ENABLE    2</span>
<span class="cp">#define V_TAHOE_ENABLE(x) ((x) &lt;&lt; S_TAHOE_ENABLE)</span>
<span class="cp">#define F_TAHOE_ENABLE    V_TAHOE_ENABLE(1U)</span>

<span class="cp">#define S_MAX_REORDER_FRAGMENTS    12</span>
<span class="cp">#define M_MAX_REORDER_FRAGMENTS    0x7</span>
<span class="cp">#define V_MAX_REORDER_FRAGMENTS(x) ((x) &lt;&lt; S_MAX_REORDER_FRAGMENTS)</span>
<span class="cp">#define G_MAX_REORDER_FRAGMENTS(x) (((x) &gt;&gt; S_MAX_REORDER_FRAGMENTS) &amp; M_MAX_REORDER_FRAGMENTS)</span>

<span class="cp">#define A_TP_TIMER_RESOLUTION 0x390</span>

<span class="cp">#define S_DELAYED_ACK_TIMER_RESOLUTION    0</span>
<span class="cp">#define M_DELAYED_ACK_TIMER_RESOLUTION    0x3f</span>
<span class="cp">#define V_DELAYED_ACK_TIMER_RESOLUTION(x) ((x) &lt;&lt; S_DELAYED_ACK_TIMER_RESOLUTION)</span>
<span class="cp">#define G_DELAYED_ACK_TIMER_RESOLUTION(x) (((x) &gt;&gt; S_DELAYED_ACK_TIMER_RESOLUTION) &amp; M_DELAYED_ACK_TIMER_RESOLUTION)</span>

<span class="cp">#define S_GENERIC_TIMER_RESOLUTION    16</span>
<span class="cp">#define M_GENERIC_TIMER_RESOLUTION    0x3f</span>
<span class="cp">#define V_GENERIC_TIMER_RESOLUTION(x) ((x) &lt;&lt; S_GENERIC_TIMER_RESOLUTION)</span>
<span class="cp">#define G_GENERIC_TIMER_RESOLUTION(x) (((x) &gt;&gt; S_GENERIC_TIMER_RESOLUTION) &amp; M_GENERIC_TIMER_RESOLUTION)</span>

<span class="cp">#define A_TP_2MSL 0x394</span>

<span class="cp">#define S_2MSL    0</span>
<span class="cp">#define M_2MSL    0x3fffffff</span>
<span class="cp">#define V_2MSL(x) ((x) &lt;&lt; S_2MSL)</span>
<span class="cp">#define G_2MSL(x) (((x) &gt;&gt; S_2MSL) &amp; M_2MSL)</span>

<span class="cp">#define A_TP_RXT_MIN 0x398</span>

<span class="cp">#define S_RETRANSMIT_TIMER_MIN    0</span>
<span class="cp">#define M_RETRANSMIT_TIMER_MIN    0xffff</span>
<span class="cp">#define V_RETRANSMIT_TIMER_MIN(x) ((x) &lt;&lt; S_RETRANSMIT_TIMER_MIN)</span>
<span class="cp">#define G_RETRANSMIT_TIMER_MIN(x) (((x) &gt;&gt; S_RETRANSMIT_TIMER_MIN) &amp; M_RETRANSMIT_TIMER_MIN)</span>

<span class="cp">#define A_TP_RXT_MAX 0x39c</span>

<span class="cp">#define S_RETRANSMIT_TIMER_MAX    0</span>
<span class="cp">#define M_RETRANSMIT_TIMER_MAX    0x3fffffff</span>
<span class="cp">#define V_RETRANSMIT_TIMER_MAX(x) ((x) &lt;&lt; S_RETRANSMIT_TIMER_MAX)</span>
<span class="cp">#define G_RETRANSMIT_TIMER_MAX(x) (((x) &gt;&gt; S_RETRANSMIT_TIMER_MAX) &amp; M_RETRANSMIT_TIMER_MAX)</span>

<span class="cp">#define A_TP_PERS_MIN 0x3a0</span>

<span class="cp">#define S_PERSIST_TIMER_MIN    0</span>
<span class="cp">#define M_PERSIST_TIMER_MIN    0xffff</span>
<span class="cp">#define V_PERSIST_TIMER_MIN(x) ((x) &lt;&lt; S_PERSIST_TIMER_MIN)</span>
<span class="cp">#define G_PERSIST_TIMER_MIN(x) (((x) &gt;&gt; S_PERSIST_TIMER_MIN) &amp; M_PERSIST_TIMER_MIN)</span>

<span class="cp">#define A_TP_PERS_MAX 0x3a4</span>

<span class="cp">#define S_PERSIST_TIMER_MAX    0</span>
<span class="cp">#define M_PERSIST_TIMER_MAX    0x3fffffff</span>
<span class="cp">#define V_PERSIST_TIMER_MAX(x) ((x) &lt;&lt; S_PERSIST_TIMER_MAX)</span>
<span class="cp">#define G_PERSIST_TIMER_MAX(x) (((x) &gt;&gt; S_PERSIST_TIMER_MAX) &amp; M_PERSIST_TIMER_MAX)</span>

<span class="cp">#define A_TP_KEEP_IDLE 0x3ac</span>

<span class="cp">#define S_KEEP_ALIVE_IDLE_TIME    0</span>
<span class="cp">#define M_KEEP_ALIVE_IDLE_TIME    0x3fffffff</span>
<span class="cp">#define V_KEEP_ALIVE_IDLE_TIME(x) ((x) &lt;&lt; S_KEEP_ALIVE_IDLE_TIME)</span>
<span class="cp">#define G_KEEP_ALIVE_IDLE_TIME(x) (((x) &gt;&gt; S_KEEP_ALIVE_IDLE_TIME) &amp; M_KEEP_ALIVE_IDLE_TIME)</span>

<span class="cp">#define A_TP_KEEP_INTVL 0x3b0</span>

<span class="cp">#define S_KEEP_ALIVE_INTERVAL_TIME    0</span>
<span class="cp">#define M_KEEP_ALIVE_INTERVAL_TIME    0x3fffffff</span>
<span class="cp">#define V_KEEP_ALIVE_INTERVAL_TIME(x) ((x) &lt;&lt; S_KEEP_ALIVE_INTERVAL_TIME)</span>
<span class="cp">#define G_KEEP_ALIVE_INTERVAL_TIME(x) (((x) &gt;&gt; S_KEEP_ALIVE_INTERVAL_TIME) &amp; M_KEEP_ALIVE_INTERVAL_TIME)</span>

<span class="cp">#define A_TP_INIT_SRTT 0x3b4</span>

<span class="cp">#define S_INITIAL_SRTT    0</span>
<span class="cp">#define M_INITIAL_SRTT    0xffff</span>
<span class="cp">#define V_INITIAL_SRTT(x) ((x) &lt;&lt; S_INITIAL_SRTT)</span>
<span class="cp">#define G_INITIAL_SRTT(x) (((x) &gt;&gt; S_INITIAL_SRTT) &amp; M_INITIAL_SRTT)</span>

<span class="cp">#define A_TP_DACK_TIME 0x3b8</span>

<span class="cp">#define S_DELAYED_ACK_TIME    0</span>
<span class="cp">#define M_DELAYED_ACK_TIME    0x7ff</span>
<span class="cp">#define V_DELAYED_ACK_TIME(x) ((x) &lt;&lt; S_DELAYED_ACK_TIME)</span>
<span class="cp">#define G_DELAYED_ACK_TIME(x) (((x) &gt;&gt; S_DELAYED_ACK_TIME) &amp; M_DELAYED_ACK_TIME)</span>

<span class="cp">#define A_TP_FINWAIT2_TIME 0x3bc</span>

<span class="cp">#define S_FINWAIT2_TIME    0</span>
<span class="cp">#define M_FINWAIT2_TIME    0x3fffffff</span>
<span class="cp">#define V_FINWAIT2_TIME(x) ((x) &lt;&lt; S_FINWAIT2_TIME)</span>
<span class="cp">#define G_FINWAIT2_TIME(x) (((x) &gt;&gt; S_FINWAIT2_TIME) &amp; M_FINWAIT2_TIME)</span>

<span class="cp">#define A_TP_FAST_FINWAIT2_TIME 0x3c0</span>

<span class="cp">#define S_FAST_FINWAIT2_TIME    0</span>
<span class="cp">#define M_FAST_FINWAIT2_TIME    0x3fffffff</span>
<span class="cp">#define V_FAST_FINWAIT2_TIME(x) ((x) &lt;&lt; S_FAST_FINWAIT2_TIME)</span>
<span class="cp">#define G_FAST_FINWAIT2_TIME(x) (((x) &gt;&gt; S_FAST_FINWAIT2_TIME) &amp; M_FAST_FINWAIT2_TIME)</span>

<span class="cp">#define A_TP_SHIFT_CNT 0x3c4</span>

<span class="cp">#define S_KEEPALIVE_MAX    0</span>
<span class="cp">#define M_KEEPALIVE_MAX    0xff</span>
<span class="cp">#define V_KEEPALIVE_MAX(x) ((x) &lt;&lt; S_KEEPALIVE_MAX)</span>
<span class="cp">#define G_KEEPALIVE_MAX(x) (((x) &gt;&gt; S_KEEPALIVE_MAX) &amp; M_KEEPALIVE_MAX)</span>

<span class="cp">#define S_WINDOWPROBE_MAX    8</span>
<span class="cp">#define M_WINDOWPROBE_MAX    0xff</span>
<span class="cp">#define V_WINDOWPROBE_MAX(x) ((x) &lt;&lt; S_WINDOWPROBE_MAX)</span>
<span class="cp">#define G_WINDOWPROBE_MAX(x) (((x) &gt;&gt; S_WINDOWPROBE_MAX) &amp; M_WINDOWPROBE_MAX)</span>

<span class="cp">#define S_RETRANSMISSION_MAX    16</span>
<span class="cp">#define M_RETRANSMISSION_MAX    0xff</span>
<span class="cp">#define V_RETRANSMISSION_MAX(x) ((x) &lt;&lt; S_RETRANSMISSION_MAX)</span>
<span class="cp">#define G_RETRANSMISSION_MAX(x) (((x) &gt;&gt; S_RETRANSMISSION_MAX) &amp; M_RETRANSMISSION_MAX)</span>

<span class="cp">#define S_SYN_MAX    24</span>
<span class="cp">#define M_SYN_MAX    0xff</span>
<span class="cp">#define V_SYN_MAX(x) ((x) &lt;&lt; S_SYN_MAX)</span>
<span class="cp">#define G_SYN_MAX(x) (((x) &gt;&gt; S_SYN_MAX) &amp; M_SYN_MAX)</span>

<span class="cp">#define A_TP_QOS_REG0 0x3e0</span>

<span class="cp">#define S_L3_VALUE    0</span>
<span class="cp">#define M_L3_VALUE    0x3f</span>
<span class="cp">#define V_L3_VALUE(x) ((x) &lt;&lt; S_L3_VALUE)</span>
<span class="cp">#define G_L3_VALUE(x) (((x) &gt;&gt; S_L3_VALUE) &amp; M_L3_VALUE)</span>

<span class="cp">#define A_TP_QOS_REG1 0x3e4</span>
<span class="cp">#define A_TP_QOS_REG2 0x3e8</span>
<span class="cp">#define A_TP_QOS_REG3 0x3ec</span>
<span class="cp">#define A_TP_QOS_REG4 0x3f0</span>
<span class="cp">#define A_TP_QOS_REG5 0x3f4</span>
<span class="cp">#define A_TP_QOS_REG6 0x3f8</span>
<span class="cp">#define A_TP_QOS_REG7 0x3fc</span>
<span class="cp">#define A_TP_MTU_REG0 0x404</span>
<span class="cp">#define A_TP_MTU_REG1 0x408</span>
<span class="cp">#define A_TP_MTU_REG2 0x40c</span>
<span class="cp">#define A_TP_MTU_REG3 0x410</span>
<span class="cp">#define A_TP_MTU_REG4 0x414</span>
<span class="cp">#define A_TP_MTU_REG5 0x418</span>
<span class="cp">#define A_TP_MTU_REG6 0x41c</span>
<span class="cp">#define A_TP_MTU_REG7 0x420</span>
<span class="cp">#define A_TP_RESET 0x44c</span>

<span class="cp">#define S_TP_RESET    0</span>
<span class="cp">#define V_TP_RESET(x) ((x) &lt;&lt; S_TP_RESET)</span>
<span class="cp">#define F_TP_RESET    V_TP_RESET(1U)</span>

<span class="cp">#define S_CM_MEMMGR_INIT    1</span>
<span class="cp">#define V_CM_MEMMGR_INIT(x) ((x) &lt;&lt; S_CM_MEMMGR_INIT)</span>
<span class="cp">#define F_CM_MEMMGR_INIT    V_CM_MEMMGR_INIT(1U)</span>

<span class="cp">#define A_TP_MIB_INDEX 0x450</span>
<span class="cp">#define A_TP_MIB_DATA 0x454</span>
<span class="cp">#define A_TP_SYNC_TIME_HI 0x458</span>
<span class="cp">#define A_TP_SYNC_TIME_LO 0x45c</span>
<span class="cp">#define A_TP_CM_MM_RX_FLST_BASE 0x460</span>

<span class="cp">#define S_CM_MEMMGR_RX_FREE_LIST_BASE    0</span>
<span class="cp">#define M_CM_MEMMGR_RX_FREE_LIST_BASE    0xfffffff</span>
<span class="cp">#define V_CM_MEMMGR_RX_FREE_LIST_BASE(x) ((x) &lt;&lt; S_CM_MEMMGR_RX_FREE_LIST_BASE)</span>
<span class="cp">#define G_CM_MEMMGR_RX_FREE_LIST_BASE(x) (((x) &gt;&gt; S_CM_MEMMGR_RX_FREE_LIST_BASE) &amp; M_CM_MEMMGR_RX_FREE_LIST_BASE)</span>

<span class="cp">#define A_TP_CM_MM_TX_FLST_BASE 0x464</span>

<span class="cp">#define S_CM_MEMMGR_TX_FREE_LIST_BASE    0</span>
<span class="cp">#define M_CM_MEMMGR_TX_FREE_LIST_BASE    0xfffffff</span>
<span class="cp">#define V_CM_MEMMGR_TX_FREE_LIST_BASE(x) ((x) &lt;&lt; S_CM_MEMMGR_TX_FREE_LIST_BASE)</span>
<span class="cp">#define G_CM_MEMMGR_TX_FREE_LIST_BASE(x) (((x) &gt;&gt; S_CM_MEMMGR_TX_FREE_LIST_BASE) &amp; M_CM_MEMMGR_TX_FREE_LIST_BASE)</span>

<span class="cp">#define A_TP_CM_MM_P_FLST_BASE 0x468</span>

<span class="cp">#define S_CM_MEMMGR_PSTRUCT_FREE_LIST_BASE    0</span>
<span class="cp">#define M_CM_MEMMGR_PSTRUCT_FREE_LIST_BASE    0xfffffff</span>
<span class="cp">#define V_CM_MEMMGR_PSTRUCT_FREE_LIST_BASE(x) ((x) &lt;&lt; S_CM_MEMMGR_PSTRUCT_FREE_LIST_BASE)</span>
<span class="cp">#define G_CM_MEMMGR_PSTRUCT_FREE_LIST_BASE(x) (((x) &gt;&gt; S_CM_MEMMGR_PSTRUCT_FREE_LIST_BASE) &amp; M_CM_MEMMGR_PSTRUCT_FREE_LIST_BASE)</span>

<span class="cp">#define A_TP_CM_MM_MAX_P 0x46c</span>

<span class="cp">#define S_CM_MEMMGR_MAX_PSTRUCT    0</span>
<span class="cp">#define M_CM_MEMMGR_MAX_PSTRUCT    0xfffffff</span>
<span class="cp">#define V_CM_MEMMGR_MAX_PSTRUCT(x) ((x) &lt;&lt; S_CM_MEMMGR_MAX_PSTRUCT)</span>
<span class="cp">#define G_CM_MEMMGR_MAX_PSTRUCT(x) (((x) &gt;&gt; S_CM_MEMMGR_MAX_PSTRUCT) &amp; M_CM_MEMMGR_MAX_PSTRUCT)</span>

<span class="cp">#define A_TP_INT_ENABLE 0x470</span>

<span class="cp">#define S_TX_FREE_LIST_EMPTY    0</span>
<span class="cp">#define V_TX_FREE_LIST_EMPTY(x) ((x) &lt;&lt; S_TX_FREE_LIST_EMPTY)</span>
<span class="cp">#define F_TX_FREE_LIST_EMPTY    V_TX_FREE_LIST_EMPTY(1U)</span>

<span class="cp">#define S_RX_FREE_LIST_EMPTY    1</span>
<span class="cp">#define V_RX_FREE_LIST_EMPTY(x) ((x) &lt;&lt; S_RX_FREE_LIST_EMPTY)</span>
<span class="cp">#define F_RX_FREE_LIST_EMPTY    V_RX_FREE_LIST_EMPTY(1U)</span>

<span class="cp">#define A_TP_INT_CAUSE 0x474</span>
<span class="cp">#define A_TP_TIMER_SEPARATOR 0x4a4</span>

<span class="cp">#define S_DISABLE_PAST_TIMER_INSERTION    0</span>
<span class="cp">#define V_DISABLE_PAST_TIMER_INSERTION(x) ((x) &lt;&lt; S_DISABLE_PAST_TIMER_INSERTION)</span>
<span class="cp">#define F_DISABLE_PAST_TIMER_INSERTION    V_DISABLE_PAST_TIMER_INSERTION(1U)</span>

<span class="cp">#define S_MODULATION_TIMER_SEPARATOR    1</span>
<span class="cp">#define M_MODULATION_TIMER_SEPARATOR    0x7fff</span>
<span class="cp">#define V_MODULATION_TIMER_SEPARATOR(x) ((x) &lt;&lt; S_MODULATION_TIMER_SEPARATOR)</span>
<span class="cp">#define G_MODULATION_TIMER_SEPARATOR(x) (((x) &gt;&gt; S_MODULATION_TIMER_SEPARATOR) &amp; M_MODULATION_TIMER_SEPARATOR)</span>

<span class="cp">#define S_GLOBAL_TIMER_SEPARATOR    16</span>
<span class="cp">#define M_GLOBAL_TIMER_SEPARATOR    0xffff</span>
<span class="cp">#define V_GLOBAL_TIMER_SEPARATOR(x) ((x) &lt;&lt; S_GLOBAL_TIMER_SEPARATOR)</span>
<span class="cp">#define G_GLOBAL_TIMER_SEPARATOR(x) (((x) &gt;&gt; S_GLOBAL_TIMER_SEPARATOR) &amp; M_GLOBAL_TIMER_SEPARATOR)</span>

<span class="cp">#define A_TP_CM_FC_MODE 0x4b0</span>
<span class="cp">#define A_TP_PC_CONGESTION_CNTL 0x4b4</span>
<span class="cp">#define A_TP_TX_DROP_CONFIG 0x4b8</span>

<span class="cp">#define S_ENABLE_TX_DROP    31</span>
<span class="cp">#define V_ENABLE_TX_DROP(x) ((x) &lt;&lt; S_ENABLE_TX_DROP)</span>
<span class="cp">#define F_ENABLE_TX_DROP    V_ENABLE_TX_DROP(1U)</span>

<span class="cp">#define S_ENABLE_TX_ERROR    30</span>
<span class="cp">#define V_ENABLE_TX_ERROR(x) ((x) &lt;&lt; S_ENABLE_TX_ERROR)</span>
<span class="cp">#define F_ENABLE_TX_ERROR    V_ENABLE_TX_ERROR(1U)</span>

<span class="cp">#define S_DROP_TICKS_CNT    4</span>
<span class="cp">#define M_DROP_TICKS_CNT    0x3ffffff</span>
<span class="cp">#define V_DROP_TICKS_CNT(x) ((x) &lt;&lt; S_DROP_TICKS_CNT)</span>
<span class="cp">#define G_DROP_TICKS_CNT(x) (((x) &gt;&gt; S_DROP_TICKS_CNT) &amp; M_DROP_TICKS_CNT)</span>

<span class="cp">#define S_NUM_PKTS_DROPPED    0</span>
<span class="cp">#define M_NUM_PKTS_DROPPED    0xf</span>
<span class="cp">#define V_NUM_PKTS_DROPPED(x) ((x) &lt;&lt; S_NUM_PKTS_DROPPED)</span>
<span class="cp">#define G_NUM_PKTS_DROPPED(x) (((x) &gt;&gt; S_NUM_PKTS_DROPPED) &amp; M_NUM_PKTS_DROPPED)</span>

<span class="cp">#define A_TP_TX_DROP_COUNT 0x4bc</span>

<span class="cm">/* RAT registers */</span>
<span class="cp">#define A_RAT_ROUTE_CONTROL 0x580</span>

<span class="cp">#define S_USE_ROUTE_TABLE    0</span>
<span class="cp">#define V_USE_ROUTE_TABLE(x) ((x) &lt;&lt; S_USE_ROUTE_TABLE)</span>
<span class="cp">#define F_USE_ROUTE_TABLE    V_USE_ROUTE_TABLE(1U)</span>

<span class="cp">#define S_ENABLE_CSPI    1</span>
<span class="cp">#define V_ENABLE_CSPI(x) ((x) &lt;&lt; S_ENABLE_CSPI)</span>
<span class="cp">#define F_ENABLE_CSPI    V_ENABLE_CSPI(1U)</span>

<span class="cp">#define S_ENABLE_PCIX    2</span>
<span class="cp">#define V_ENABLE_PCIX(x) ((x) &lt;&lt; S_ENABLE_PCIX)</span>
<span class="cp">#define F_ENABLE_PCIX    V_ENABLE_PCIX(1U)</span>

<span class="cp">#define A_RAT_ROUTE_TABLE_INDEX 0x584</span>

<span class="cp">#define S_ROUTE_TABLE_INDEX    0</span>
<span class="cp">#define M_ROUTE_TABLE_INDEX    0xf</span>
<span class="cp">#define V_ROUTE_TABLE_INDEX(x) ((x) &lt;&lt; S_ROUTE_TABLE_INDEX)</span>
<span class="cp">#define G_ROUTE_TABLE_INDEX(x) (((x) &gt;&gt; S_ROUTE_TABLE_INDEX) &amp; M_ROUTE_TABLE_INDEX)</span>

<span class="cp">#define A_RAT_ROUTE_TABLE_DATA 0x588</span>
<span class="cp">#define A_RAT_NO_ROUTE 0x58c</span>

<span class="cp">#define S_CPL_OPCODE    0</span>
<span class="cp">#define M_CPL_OPCODE    0xff</span>
<span class="cp">#define V_CPL_OPCODE(x) ((x) &lt;&lt; S_CPL_OPCODE)</span>
<span class="cp">#define G_CPL_OPCODE(x) (((x) &gt;&gt; S_CPL_OPCODE) &amp; M_CPL_OPCODE)</span>

<span class="cp">#define A_RAT_INTR_ENABLE 0x590</span>

<span class="cp">#define S_ZEROROUTEERROR    0</span>
<span class="cp">#define V_ZEROROUTEERROR(x) ((x) &lt;&lt; S_ZEROROUTEERROR)</span>
<span class="cp">#define F_ZEROROUTEERROR    V_ZEROROUTEERROR(1U)</span>

<span class="cp">#define S_CSPIFRAMINGERROR    1</span>
<span class="cp">#define V_CSPIFRAMINGERROR(x) ((x) &lt;&lt; S_CSPIFRAMINGERROR)</span>
<span class="cp">#define F_CSPIFRAMINGERROR    V_CSPIFRAMINGERROR(1U)</span>

<span class="cp">#define S_SGEFRAMINGERROR    2</span>
<span class="cp">#define V_SGEFRAMINGERROR(x) ((x) &lt;&lt; S_SGEFRAMINGERROR)</span>
<span class="cp">#define F_SGEFRAMINGERROR    V_SGEFRAMINGERROR(1U)</span>

<span class="cp">#define S_TPFRAMINGERROR    3</span>
<span class="cp">#define V_TPFRAMINGERROR(x) ((x) &lt;&lt; S_TPFRAMINGERROR)</span>
<span class="cp">#define F_TPFRAMINGERROR    V_TPFRAMINGERROR(1U)</span>

<span class="cp">#define A_RAT_INTR_CAUSE 0x594</span>

<span class="cm">/* CSPI registers */</span>
<span class="cp">#define A_CSPI_RX_AE_WM 0x810</span>
<span class="cp">#define A_CSPI_RX_AF_WM 0x814</span>
<span class="cp">#define A_CSPI_CALENDAR_LEN 0x818</span>

<span class="cp">#define S_CALENDARLENGTH    0</span>
<span class="cp">#define M_CALENDARLENGTH    0xffff</span>
<span class="cp">#define V_CALENDARLENGTH(x) ((x) &lt;&lt; S_CALENDARLENGTH)</span>
<span class="cp">#define G_CALENDARLENGTH(x) (((x) &gt;&gt; S_CALENDARLENGTH) &amp; M_CALENDARLENGTH)</span>

<span class="cp">#define A_CSPI_FIFO_STATUS_ENABLE 0x820</span>

<span class="cp">#define S_FIFOSTATUSENABLE    0</span>
<span class="cp">#define V_FIFOSTATUSENABLE(x) ((x) &lt;&lt; S_FIFOSTATUSENABLE)</span>
<span class="cp">#define F_FIFOSTATUSENABLE    V_FIFOSTATUSENABLE(1U)</span>

<span class="cp">#define A_CSPI_MAXBURST1_MAXBURST2 0x828</span>

<span class="cp">#define S_MAXBURST1    0</span>
<span class="cp">#define M_MAXBURST1    0xffff</span>
<span class="cp">#define V_MAXBURST1(x) ((x) &lt;&lt; S_MAXBURST1)</span>
<span class="cp">#define G_MAXBURST1(x) (((x) &gt;&gt; S_MAXBURST1) &amp; M_MAXBURST1)</span>

<span class="cp">#define S_MAXBURST2    16</span>
<span class="cp">#define M_MAXBURST2    0xffff</span>
<span class="cp">#define V_MAXBURST2(x) ((x) &lt;&lt; S_MAXBURST2)</span>
<span class="cp">#define G_MAXBURST2(x) (((x) &gt;&gt; S_MAXBURST2) &amp; M_MAXBURST2)</span>

<span class="cp">#define A_CSPI_TRAIN 0x82c</span>

<span class="cp">#define S_CSPI_TRAIN_ALPHA    0</span>
<span class="cp">#define M_CSPI_TRAIN_ALPHA    0xffff</span>
<span class="cp">#define V_CSPI_TRAIN_ALPHA(x) ((x) &lt;&lt; S_CSPI_TRAIN_ALPHA)</span>
<span class="cp">#define G_CSPI_TRAIN_ALPHA(x) (((x) &gt;&gt; S_CSPI_TRAIN_ALPHA) &amp; M_CSPI_TRAIN_ALPHA)</span>

<span class="cp">#define S_CSPI_TRAIN_DATA_MAXT    16</span>
<span class="cp">#define M_CSPI_TRAIN_DATA_MAXT    0xffff</span>
<span class="cp">#define V_CSPI_TRAIN_DATA_MAXT(x) ((x) &lt;&lt; S_CSPI_TRAIN_DATA_MAXT)</span>
<span class="cp">#define G_CSPI_TRAIN_DATA_MAXT(x) (((x) &gt;&gt; S_CSPI_TRAIN_DATA_MAXT) &amp; M_CSPI_TRAIN_DATA_MAXT)</span>

<span class="cp">#define A_CSPI_INTR_STATUS 0x848</span>

<span class="cp">#define S_DIP4ERR    0</span>
<span class="cp">#define V_DIP4ERR(x) ((x) &lt;&lt; S_DIP4ERR)</span>
<span class="cp">#define F_DIP4ERR    V_DIP4ERR(1U)</span>

<span class="cp">#define S_RXDROP    1</span>
<span class="cp">#define V_RXDROP(x) ((x) &lt;&lt; S_RXDROP)</span>
<span class="cp">#define F_RXDROP    V_RXDROP(1U)</span>

<span class="cp">#define S_TXDROP    2</span>
<span class="cp">#define V_TXDROP(x) ((x) &lt;&lt; S_TXDROP)</span>
<span class="cp">#define F_TXDROP    V_TXDROP(1U)</span>

<span class="cp">#define S_RXOVERFLOW    3</span>
<span class="cp">#define V_RXOVERFLOW(x) ((x) &lt;&lt; S_RXOVERFLOW)</span>
<span class="cp">#define F_RXOVERFLOW    V_RXOVERFLOW(1U)</span>

<span class="cp">#define S_RAMPARITYERR    4</span>
<span class="cp">#define V_RAMPARITYERR(x) ((x) &lt;&lt; S_RAMPARITYERR)</span>
<span class="cp">#define F_RAMPARITYERR    V_RAMPARITYERR(1U)</span>

<span class="cp">#define A_CSPI_INTR_ENABLE 0x84c</span>

<span class="cm">/* ESPI registers */</span>
<span class="cp">#define A_ESPI_SCH_TOKEN0 0x880</span>

<span class="cp">#define S_SCHTOKEN0    0</span>
<span class="cp">#define M_SCHTOKEN0    0xffff</span>
<span class="cp">#define V_SCHTOKEN0(x) ((x) &lt;&lt; S_SCHTOKEN0)</span>
<span class="cp">#define G_SCHTOKEN0(x) (((x) &gt;&gt; S_SCHTOKEN0) &amp; M_SCHTOKEN0)</span>

<span class="cp">#define A_ESPI_SCH_TOKEN1 0x884</span>

<span class="cp">#define S_SCHTOKEN1    0</span>
<span class="cp">#define M_SCHTOKEN1    0xffff</span>
<span class="cp">#define V_SCHTOKEN1(x) ((x) &lt;&lt; S_SCHTOKEN1)</span>
<span class="cp">#define G_SCHTOKEN1(x) (((x) &gt;&gt; S_SCHTOKEN1) &amp; M_SCHTOKEN1)</span>

<span class="cp">#define A_ESPI_SCH_TOKEN2 0x888</span>

<span class="cp">#define S_SCHTOKEN2    0</span>
<span class="cp">#define M_SCHTOKEN2    0xffff</span>
<span class="cp">#define V_SCHTOKEN2(x) ((x) &lt;&lt; S_SCHTOKEN2)</span>
<span class="cp">#define G_SCHTOKEN2(x) (((x) &gt;&gt; S_SCHTOKEN2) &amp; M_SCHTOKEN2)</span>

<span class="cp">#define A_ESPI_SCH_TOKEN3 0x88c</span>

<span class="cp">#define S_SCHTOKEN3    0</span>
<span class="cp">#define M_SCHTOKEN3    0xffff</span>
<span class="cp">#define V_SCHTOKEN3(x) ((x) &lt;&lt; S_SCHTOKEN3)</span>
<span class="cp">#define G_SCHTOKEN3(x) (((x) &gt;&gt; S_SCHTOKEN3) &amp; M_SCHTOKEN3)</span>

<span class="cp">#define A_ESPI_RX_FIFO_ALMOST_EMPTY_WATERMARK 0x890</span>

<span class="cp">#define S_ALMOSTEMPTY    0</span>
<span class="cp">#define M_ALMOSTEMPTY    0xffff</span>
<span class="cp">#define V_ALMOSTEMPTY(x) ((x) &lt;&lt; S_ALMOSTEMPTY)</span>
<span class="cp">#define G_ALMOSTEMPTY(x) (((x) &gt;&gt; S_ALMOSTEMPTY) &amp; M_ALMOSTEMPTY)</span>

<span class="cp">#define A_ESPI_RX_FIFO_ALMOST_FULL_WATERMARK 0x894</span>

<span class="cp">#define S_ALMOSTFULL    0</span>
<span class="cp">#define M_ALMOSTFULL    0xffff</span>
<span class="cp">#define V_ALMOSTFULL(x) ((x) &lt;&lt; S_ALMOSTFULL)</span>
<span class="cp">#define G_ALMOSTFULL(x) (((x) &gt;&gt; S_ALMOSTFULL) &amp; M_ALMOSTFULL)</span>

<span class="cp">#define A_ESPI_CALENDAR_LENGTH 0x898</span>
<span class="cp">#define A_PORT_CONFIG 0x89c</span>

<span class="cp">#define S_RX_NPORTS    0</span>
<span class="cp">#define M_RX_NPORTS    0xff</span>
<span class="cp">#define V_RX_NPORTS(x) ((x) &lt;&lt; S_RX_NPORTS)</span>
<span class="cp">#define G_RX_NPORTS(x) (((x) &gt;&gt; S_RX_NPORTS) &amp; M_RX_NPORTS)</span>

<span class="cp">#define S_TX_NPORTS    8</span>
<span class="cp">#define M_TX_NPORTS    0xff</span>
<span class="cp">#define V_TX_NPORTS(x) ((x) &lt;&lt; S_TX_NPORTS)</span>
<span class="cp">#define G_TX_NPORTS(x) (((x) &gt;&gt; S_TX_NPORTS) &amp; M_TX_NPORTS)</span>

<span class="cp">#define A_ESPI_FIFO_STATUS_ENABLE 0x8a0</span>

<span class="cp">#define S_RXSTATUSENABLE    0</span>
<span class="cp">#define V_RXSTATUSENABLE(x) ((x) &lt;&lt; S_RXSTATUSENABLE)</span>
<span class="cp">#define F_RXSTATUSENABLE    V_RXSTATUSENABLE(1U)</span>

<span class="cp">#define S_TXDROPENABLE    1</span>
<span class="cp">#define V_TXDROPENABLE(x) ((x) &lt;&lt; S_TXDROPENABLE)</span>
<span class="cp">#define F_TXDROPENABLE    V_TXDROPENABLE(1U)</span>

<span class="cp">#define S_RXENDIANMODE    2</span>
<span class="cp">#define V_RXENDIANMODE(x) ((x) &lt;&lt; S_RXENDIANMODE)</span>
<span class="cp">#define F_RXENDIANMODE    V_RXENDIANMODE(1U)</span>

<span class="cp">#define S_TXENDIANMODE    3</span>
<span class="cp">#define V_TXENDIANMODE(x) ((x) &lt;&lt; S_TXENDIANMODE)</span>
<span class="cp">#define F_TXENDIANMODE    V_TXENDIANMODE(1U)</span>

<span class="cp">#define S_INTEL1010MODE    4</span>
<span class="cp">#define V_INTEL1010MODE(x) ((x) &lt;&lt; S_INTEL1010MODE)</span>
<span class="cp">#define F_INTEL1010MODE    V_INTEL1010MODE(1U)</span>

<span class="cp">#define A_ESPI_MAXBURST1_MAXBURST2 0x8a8</span>
<span class="cp">#define A_ESPI_TRAIN 0x8ac</span>

<span class="cp">#define S_MAXTRAINALPHA    0</span>
<span class="cp">#define M_MAXTRAINALPHA    0xffff</span>
<span class="cp">#define V_MAXTRAINALPHA(x) ((x) &lt;&lt; S_MAXTRAINALPHA)</span>
<span class="cp">#define G_MAXTRAINALPHA(x) (((x) &gt;&gt; S_MAXTRAINALPHA) &amp; M_MAXTRAINALPHA)</span>

<span class="cp">#define S_MAXTRAINDATA    16</span>
<span class="cp">#define M_MAXTRAINDATA    0xffff</span>
<span class="cp">#define V_MAXTRAINDATA(x) ((x) &lt;&lt; S_MAXTRAINDATA)</span>
<span class="cp">#define G_MAXTRAINDATA(x) (((x) &gt;&gt; S_MAXTRAINDATA) &amp; M_MAXTRAINDATA)</span>

<span class="cp">#define A_RAM_STATUS 0x8b0</span>

<span class="cp">#define S_RXFIFOPARITYERROR    0</span>
<span class="cp">#define M_RXFIFOPARITYERROR    0x3ff</span>
<span class="cp">#define V_RXFIFOPARITYERROR(x) ((x) &lt;&lt; S_RXFIFOPARITYERROR)</span>
<span class="cp">#define G_RXFIFOPARITYERROR(x) (((x) &gt;&gt; S_RXFIFOPARITYERROR) &amp; M_RXFIFOPARITYERROR)</span>

<span class="cp">#define S_TXFIFOPARITYERROR    10</span>
<span class="cp">#define M_TXFIFOPARITYERROR    0x3ff</span>
<span class="cp">#define V_TXFIFOPARITYERROR(x) ((x) &lt;&lt; S_TXFIFOPARITYERROR)</span>
<span class="cp">#define G_TXFIFOPARITYERROR(x) (((x) &gt;&gt; S_TXFIFOPARITYERROR) &amp; M_TXFIFOPARITYERROR)</span>

<span class="cp">#define S_RXFIFOOVERFLOW    20</span>
<span class="cp">#define M_RXFIFOOVERFLOW    0x3ff</span>
<span class="cp">#define V_RXFIFOOVERFLOW(x) ((x) &lt;&lt; S_RXFIFOOVERFLOW)</span>
<span class="cp">#define G_RXFIFOOVERFLOW(x) (((x) &gt;&gt; S_RXFIFOOVERFLOW) &amp; M_RXFIFOOVERFLOW)</span>

<span class="cp">#define A_TX_DROP_COUNT0 0x8b4</span>

<span class="cp">#define S_TXPORT0DROPCNT    0</span>
<span class="cp">#define M_TXPORT0DROPCNT    0xffff</span>
<span class="cp">#define V_TXPORT0DROPCNT(x) ((x) &lt;&lt; S_TXPORT0DROPCNT)</span>
<span class="cp">#define G_TXPORT0DROPCNT(x) (((x) &gt;&gt; S_TXPORT0DROPCNT) &amp; M_TXPORT0DROPCNT)</span>

<span class="cp">#define S_TXPORT1DROPCNT    16</span>
<span class="cp">#define M_TXPORT1DROPCNT    0xffff</span>
<span class="cp">#define V_TXPORT1DROPCNT(x) ((x) &lt;&lt; S_TXPORT1DROPCNT)</span>
<span class="cp">#define G_TXPORT1DROPCNT(x) (((x) &gt;&gt; S_TXPORT1DROPCNT) &amp; M_TXPORT1DROPCNT)</span>

<span class="cp">#define A_TX_DROP_COUNT1 0x8b8</span>

<span class="cp">#define S_TXPORT2DROPCNT    0</span>
<span class="cp">#define M_TXPORT2DROPCNT    0xffff</span>
<span class="cp">#define V_TXPORT2DROPCNT(x) ((x) &lt;&lt; S_TXPORT2DROPCNT)</span>
<span class="cp">#define G_TXPORT2DROPCNT(x) (((x) &gt;&gt; S_TXPORT2DROPCNT) &amp; M_TXPORT2DROPCNT)</span>

<span class="cp">#define S_TXPORT3DROPCNT    16</span>
<span class="cp">#define M_TXPORT3DROPCNT    0xffff</span>
<span class="cp">#define V_TXPORT3DROPCNT(x) ((x) &lt;&lt; S_TXPORT3DROPCNT)</span>
<span class="cp">#define G_TXPORT3DROPCNT(x) (((x) &gt;&gt; S_TXPORT3DROPCNT) &amp; M_TXPORT3DROPCNT)</span>

<span class="cp">#define A_RX_DROP_COUNT0 0x8bc</span>

<span class="cp">#define S_RXPORT0DROPCNT    0</span>
<span class="cp">#define M_RXPORT0DROPCNT    0xffff</span>
<span class="cp">#define V_RXPORT0DROPCNT(x) ((x) &lt;&lt; S_RXPORT0DROPCNT)</span>
<span class="cp">#define G_RXPORT0DROPCNT(x) (((x) &gt;&gt; S_RXPORT0DROPCNT) &amp; M_RXPORT0DROPCNT)</span>

<span class="cp">#define S_RXPORT1DROPCNT    16</span>
<span class="cp">#define M_RXPORT1DROPCNT    0xffff</span>
<span class="cp">#define V_RXPORT1DROPCNT(x) ((x) &lt;&lt; S_RXPORT1DROPCNT)</span>
<span class="cp">#define G_RXPORT1DROPCNT(x) (((x) &gt;&gt; S_RXPORT1DROPCNT) &amp; M_RXPORT1DROPCNT)</span>

<span class="cp">#define A_RX_DROP_COUNT1 0x8c0</span>

<span class="cp">#define S_RXPORT2DROPCNT    0</span>
<span class="cp">#define M_RXPORT2DROPCNT    0xffff</span>
<span class="cp">#define V_RXPORT2DROPCNT(x) ((x) &lt;&lt; S_RXPORT2DROPCNT)</span>
<span class="cp">#define G_RXPORT2DROPCNT(x) (((x) &gt;&gt; S_RXPORT2DROPCNT) &amp; M_RXPORT2DROPCNT)</span>

<span class="cp">#define S_RXPORT3DROPCNT    16</span>
<span class="cp">#define M_RXPORT3DROPCNT    0xffff</span>
<span class="cp">#define V_RXPORT3DROPCNT(x) ((x) &lt;&lt; S_RXPORT3DROPCNT)</span>
<span class="cp">#define G_RXPORT3DROPCNT(x) (((x) &gt;&gt; S_RXPORT3DROPCNT) &amp; M_RXPORT3DROPCNT)</span>

<span class="cp">#define A_DIP4_ERROR_COUNT 0x8c4</span>

<span class="cp">#define S_DIP4ERRORCNT    0</span>
<span class="cp">#define M_DIP4ERRORCNT    0xfff</span>
<span class="cp">#define V_DIP4ERRORCNT(x) ((x) &lt;&lt; S_DIP4ERRORCNT)</span>
<span class="cp">#define G_DIP4ERRORCNT(x) (((x) &gt;&gt; S_DIP4ERRORCNT) &amp; M_DIP4ERRORCNT)</span>

<span class="cp">#define S_DIP4ERRORCNTSHADOW    12</span>
<span class="cp">#define M_DIP4ERRORCNTSHADOW    0xfff</span>
<span class="cp">#define V_DIP4ERRORCNTSHADOW(x) ((x) &lt;&lt; S_DIP4ERRORCNTSHADOW)</span>
<span class="cp">#define G_DIP4ERRORCNTSHADOW(x) (((x) &gt;&gt; S_DIP4ERRORCNTSHADOW) &amp; M_DIP4ERRORCNTSHADOW)</span>

<span class="cp">#define S_TRICN_RX_TRAIN_ERR    24</span>
<span class="cp">#define V_TRICN_RX_TRAIN_ERR(x) ((x) &lt;&lt; S_TRICN_RX_TRAIN_ERR)</span>
<span class="cp">#define F_TRICN_RX_TRAIN_ERR    V_TRICN_RX_TRAIN_ERR(1U)</span>

<span class="cp">#define S_TRICN_RX_TRAINING    25</span>
<span class="cp">#define V_TRICN_RX_TRAINING(x) ((x) &lt;&lt; S_TRICN_RX_TRAINING)</span>
<span class="cp">#define F_TRICN_RX_TRAINING    V_TRICN_RX_TRAINING(1U)</span>

<span class="cp">#define S_TRICN_RX_TRAIN_OK    26</span>
<span class="cp">#define V_TRICN_RX_TRAIN_OK(x) ((x) &lt;&lt; S_TRICN_RX_TRAIN_OK)</span>
<span class="cp">#define F_TRICN_RX_TRAIN_OK    V_TRICN_RX_TRAIN_OK(1U)</span>

<span class="cp">#define A_ESPI_INTR_STATUS 0x8c8</span>

<span class="cp">#define S_DIP2PARITYERR    5</span>
<span class="cp">#define V_DIP2PARITYERR(x) ((x) &lt;&lt; S_DIP2PARITYERR)</span>
<span class="cp">#define F_DIP2PARITYERR    V_DIP2PARITYERR(1U)</span>

<span class="cp">#define A_ESPI_INTR_ENABLE 0x8cc</span>
<span class="cp">#define A_RX_DROP_THRESHOLD 0x8d0</span>
<span class="cp">#define A_ESPI_RX_RESET 0x8ec</span>

<span class="cp">#define S_ESPI_RX_LNK_RST    0</span>
<span class="cp">#define V_ESPI_RX_LNK_RST(x) ((x) &lt;&lt; S_ESPI_RX_LNK_RST)</span>
<span class="cp">#define F_ESPI_RX_LNK_RST    V_ESPI_RX_LNK_RST(1U)</span>

<span class="cp">#define S_ESPI_RX_CORE_RST    1</span>
<span class="cp">#define V_ESPI_RX_CORE_RST(x) ((x) &lt;&lt; S_ESPI_RX_CORE_RST)</span>
<span class="cp">#define F_ESPI_RX_CORE_RST    V_ESPI_RX_CORE_RST(1U)</span>

<span class="cp">#define S_RX_CLK_STATUS    2</span>
<span class="cp">#define V_RX_CLK_STATUS(x) ((x) &lt;&lt; S_RX_CLK_STATUS)</span>
<span class="cp">#define F_RX_CLK_STATUS    V_RX_CLK_STATUS(1U)</span>

<span class="cp">#define A_ESPI_MISC_CONTROL 0x8f0</span>

<span class="cp">#define S_OUT_OF_SYNC_COUNT    0</span>
<span class="cp">#define M_OUT_OF_SYNC_COUNT    0xf</span>
<span class="cp">#define V_OUT_OF_SYNC_COUNT(x) ((x) &lt;&lt; S_OUT_OF_SYNC_COUNT)</span>
<span class="cp">#define G_OUT_OF_SYNC_COUNT(x) (((x) &gt;&gt; S_OUT_OF_SYNC_COUNT) &amp; M_OUT_OF_SYNC_COUNT)</span>

<span class="cp">#define S_DIP2_COUNT_MODE_ENABLE    4</span>
<span class="cp">#define V_DIP2_COUNT_MODE_ENABLE(x) ((x) &lt;&lt; S_DIP2_COUNT_MODE_ENABLE)</span>
<span class="cp">#define F_DIP2_COUNT_MODE_ENABLE    V_DIP2_COUNT_MODE_ENABLE(1U)</span>

<span class="cp">#define S_DIP2_PARITY_ERR_THRES    5</span>
<span class="cp">#define M_DIP2_PARITY_ERR_THRES    0xf</span>
<span class="cp">#define V_DIP2_PARITY_ERR_THRES(x) ((x) &lt;&lt; S_DIP2_PARITY_ERR_THRES)</span>
<span class="cp">#define G_DIP2_PARITY_ERR_THRES(x) (((x) &gt;&gt; S_DIP2_PARITY_ERR_THRES) &amp; M_DIP2_PARITY_ERR_THRES)</span>

<span class="cp">#define S_DIP4_THRES    9</span>
<span class="cp">#define M_DIP4_THRES    0xfff</span>
<span class="cp">#define V_DIP4_THRES(x) ((x) &lt;&lt; S_DIP4_THRES)</span>
<span class="cp">#define G_DIP4_THRES(x) (((x) &gt;&gt; S_DIP4_THRES) &amp; M_DIP4_THRES)</span>

<span class="cp">#define S_DIP4_THRES_ENABLE    21</span>
<span class="cp">#define V_DIP4_THRES_ENABLE(x) ((x) &lt;&lt; S_DIP4_THRES_ENABLE)</span>
<span class="cp">#define F_DIP4_THRES_ENABLE    V_DIP4_THRES_ENABLE(1U)</span>

<span class="cp">#define S_FORCE_DISABLE_STATUS    22</span>
<span class="cp">#define V_FORCE_DISABLE_STATUS(x) ((x) &lt;&lt; S_FORCE_DISABLE_STATUS)</span>
<span class="cp">#define F_FORCE_DISABLE_STATUS    V_FORCE_DISABLE_STATUS(1U)</span>

<span class="cp">#define S_DYNAMIC_DESKEW    23</span>
<span class="cp">#define V_DYNAMIC_DESKEW(x) ((x) &lt;&lt; S_DYNAMIC_DESKEW)</span>
<span class="cp">#define F_DYNAMIC_DESKEW    V_DYNAMIC_DESKEW(1U)</span>

<span class="cp">#define S_MONITORED_PORT_NUM    25</span>
<span class="cp">#define M_MONITORED_PORT_NUM    0x3</span>
<span class="cp">#define V_MONITORED_PORT_NUM(x) ((x) &lt;&lt; S_MONITORED_PORT_NUM)</span>
<span class="cp">#define G_MONITORED_PORT_NUM(x) (((x) &gt;&gt; S_MONITORED_PORT_NUM) &amp; M_MONITORED_PORT_NUM)</span>

<span class="cp">#define S_MONITORED_DIRECTION    27</span>
<span class="cp">#define V_MONITORED_DIRECTION(x) ((x) &lt;&lt; S_MONITORED_DIRECTION)</span>
<span class="cp">#define F_MONITORED_DIRECTION    V_MONITORED_DIRECTION(1U)</span>

<span class="cp">#define S_MONITORED_INTERFACE    28</span>
<span class="cp">#define V_MONITORED_INTERFACE(x) ((x) &lt;&lt; S_MONITORED_INTERFACE)</span>
<span class="cp">#define F_MONITORED_INTERFACE    V_MONITORED_INTERFACE(1U)</span>

<span class="cp">#define A_ESPI_DIP2_ERR_COUNT 0x8f4</span>

<span class="cp">#define S_DIP2_ERR_CNT    0</span>
<span class="cp">#define M_DIP2_ERR_CNT    0xf</span>
<span class="cp">#define V_DIP2_ERR_CNT(x) ((x) &lt;&lt; S_DIP2_ERR_CNT)</span>
<span class="cp">#define G_DIP2_ERR_CNT(x) (((x) &gt;&gt; S_DIP2_ERR_CNT) &amp; M_DIP2_ERR_CNT)</span>

<span class="cp">#define A_ESPI_CMD_ADDR 0x8f8</span>

<span class="cp">#define S_WRITE_DATA    0</span>
<span class="cp">#define M_WRITE_DATA    0xff</span>
<span class="cp">#define V_WRITE_DATA(x) ((x) &lt;&lt; S_WRITE_DATA)</span>
<span class="cp">#define G_WRITE_DATA(x) (((x) &gt;&gt; S_WRITE_DATA) &amp; M_WRITE_DATA)</span>

<span class="cp">#define S_REGISTER_OFFSET    8</span>
<span class="cp">#define M_REGISTER_OFFSET    0xf</span>
<span class="cp">#define V_REGISTER_OFFSET(x) ((x) &lt;&lt; S_REGISTER_OFFSET)</span>
<span class="cp">#define G_REGISTER_OFFSET(x) (((x) &gt;&gt; S_REGISTER_OFFSET) &amp; M_REGISTER_OFFSET)</span>

<span class="cp">#define S_CHANNEL_ADDR    12</span>
<span class="cp">#define M_CHANNEL_ADDR    0xf</span>
<span class="cp">#define V_CHANNEL_ADDR(x) ((x) &lt;&lt; S_CHANNEL_ADDR)</span>
<span class="cp">#define G_CHANNEL_ADDR(x) (((x) &gt;&gt; S_CHANNEL_ADDR) &amp; M_CHANNEL_ADDR)</span>

<span class="cp">#define S_MODULE_ADDR    16</span>
<span class="cp">#define M_MODULE_ADDR    0x3</span>
<span class="cp">#define V_MODULE_ADDR(x) ((x) &lt;&lt; S_MODULE_ADDR)</span>
<span class="cp">#define G_MODULE_ADDR(x) (((x) &gt;&gt; S_MODULE_ADDR) &amp; M_MODULE_ADDR)</span>

<span class="cp">#define S_BUNDLE_ADDR    20</span>
<span class="cp">#define M_BUNDLE_ADDR    0x3</span>
<span class="cp">#define V_BUNDLE_ADDR(x) ((x) &lt;&lt; S_BUNDLE_ADDR)</span>
<span class="cp">#define G_BUNDLE_ADDR(x) (((x) &gt;&gt; S_BUNDLE_ADDR) &amp; M_BUNDLE_ADDR)</span>

<span class="cp">#define S_SPI4_COMMAND    24</span>
<span class="cp">#define M_SPI4_COMMAND    0xff</span>
<span class="cp">#define V_SPI4_COMMAND(x) ((x) &lt;&lt; S_SPI4_COMMAND)</span>
<span class="cp">#define G_SPI4_COMMAND(x) (((x) &gt;&gt; S_SPI4_COMMAND) &amp; M_SPI4_COMMAND)</span>

<span class="cp">#define A_ESPI_GOSTAT 0x8fc</span>

<span class="cp">#define S_READ_DATA    0</span>
<span class="cp">#define M_READ_DATA    0xff</span>
<span class="cp">#define V_READ_DATA(x) ((x) &lt;&lt; S_READ_DATA)</span>
<span class="cp">#define G_READ_DATA(x) (((x) &gt;&gt; S_READ_DATA) &amp; M_READ_DATA)</span>

<span class="cp">#define S_ESPI_CMD_BUSY    8</span>
<span class="cp">#define V_ESPI_CMD_BUSY(x) ((x) &lt;&lt; S_ESPI_CMD_BUSY)</span>
<span class="cp">#define F_ESPI_CMD_BUSY    V_ESPI_CMD_BUSY(1U)</span>

<span class="cp">#define S_ERROR_ACK    9</span>
<span class="cp">#define V_ERROR_ACK(x) ((x) &lt;&lt; S_ERROR_ACK)</span>
<span class="cp">#define F_ERROR_ACK    V_ERROR_ACK(1U)</span>

<span class="cp">#define S_UNMAPPED_ERR    10</span>
<span class="cp">#define V_UNMAPPED_ERR(x) ((x) &lt;&lt; S_UNMAPPED_ERR)</span>
<span class="cp">#define F_UNMAPPED_ERR    V_UNMAPPED_ERR(1U)</span>

<span class="cp">#define S_TRANSACTION_TIMER    16</span>
<span class="cp">#define M_TRANSACTION_TIMER    0xff</span>
<span class="cp">#define V_TRANSACTION_TIMER(x) ((x) &lt;&lt; S_TRANSACTION_TIMER)</span>
<span class="cp">#define G_TRANSACTION_TIMER(x) (((x) &gt;&gt; S_TRANSACTION_TIMER) &amp; M_TRANSACTION_TIMER)</span>


<span class="cm">/* ULP registers */</span>
<span class="cp">#define A_ULP_ULIMIT 0x980</span>
<span class="cp">#define A_ULP_TAGMASK 0x984</span>
<span class="cp">#define A_ULP_HREG_INDEX 0x988</span>
<span class="cp">#define A_ULP_HREG_DATA 0x98c</span>
<span class="cp">#define A_ULP_INT_ENABLE 0x990</span>
<span class="cp">#define A_ULP_INT_CAUSE 0x994</span>

<span class="cp">#define S_HREG_PAR_ERR    0</span>
<span class="cp">#define V_HREG_PAR_ERR(x) ((x) &lt;&lt; S_HREG_PAR_ERR)</span>
<span class="cp">#define F_HREG_PAR_ERR    V_HREG_PAR_ERR(1U)</span>

<span class="cp">#define S_EGRS_DATA_PAR_ERR    1</span>
<span class="cp">#define V_EGRS_DATA_PAR_ERR(x) ((x) &lt;&lt; S_EGRS_DATA_PAR_ERR)</span>
<span class="cp">#define F_EGRS_DATA_PAR_ERR    V_EGRS_DATA_PAR_ERR(1U)</span>

<span class="cp">#define S_INGRS_DATA_PAR_ERR    2</span>
<span class="cp">#define V_INGRS_DATA_PAR_ERR(x) ((x) &lt;&lt; S_INGRS_DATA_PAR_ERR)</span>
<span class="cp">#define F_INGRS_DATA_PAR_ERR    V_INGRS_DATA_PAR_ERR(1U)</span>

<span class="cp">#define S_PM_INTR    3</span>
<span class="cp">#define V_PM_INTR(x) ((x) &lt;&lt; S_PM_INTR)</span>
<span class="cp">#define F_PM_INTR    V_PM_INTR(1U)</span>

<span class="cp">#define S_PM_E2C_SYNC_ERR    4</span>
<span class="cp">#define V_PM_E2C_SYNC_ERR(x) ((x) &lt;&lt; S_PM_E2C_SYNC_ERR)</span>
<span class="cp">#define F_PM_E2C_SYNC_ERR    V_PM_E2C_SYNC_ERR(1U)</span>

<span class="cp">#define S_PM_C2E_SYNC_ERR    5</span>
<span class="cp">#define V_PM_C2E_SYNC_ERR(x) ((x) &lt;&lt; S_PM_C2E_SYNC_ERR)</span>
<span class="cp">#define F_PM_C2E_SYNC_ERR    V_PM_C2E_SYNC_ERR(1U)</span>

<span class="cp">#define S_PM_E2C_EMPTY_ERR    6</span>
<span class="cp">#define V_PM_E2C_EMPTY_ERR(x) ((x) &lt;&lt; S_PM_E2C_EMPTY_ERR)</span>
<span class="cp">#define F_PM_E2C_EMPTY_ERR    V_PM_E2C_EMPTY_ERR(1U)</span>

<span class="cp">#define S_PM_C2E_EMPTY_ERR    7</span>
<span class="cp">#define V_PM_C2E_EMPTY_ERR(x) ((x) &lt;&lt; S_PM_C2E_EMPTY_ERR)</span>
<span class="cp">#define F_PM_C2E_EMPTY_ERR    V_PM_C2E_EMPTY_ERR(1U)</span>

<span class="cp">#define S_PM_PAR_ERR    8</span>
<span class="cp">#define M_PM_PAR_ERR    0xffff</span>
<span class="cp">#define V_PM_PAR_ERR(x) ((x) &lt;&lt; S_PM_PAR_ERR)</span>
<span class="cp">#define G_PM_PAR_ERR(x) (((x) &gt;&gt; S_PM_PAR_ERR) &amp; M_PM_PAR_ERR)</span>

<span class="cp">#define S_PM_E2C_WRT_FULL    24</span>
<span class="cp">#define V_PM_E2C_WRT_FULL(x) ((x) &lt;&lt; S_PM_E2C_WRT_FULL)</span>
<span class="cp">#define F_PM_E2C_WRT_FULL    V_PM_E2C_WRT_FULL(1U)</span>

<span class="cp">#define S_PM_C2E_WRT_FULL    25</span>
<span class="cp">#define V_PM_C2E_WRT_FULL(x) ((x) &lt;&lt; S_PM_C2E_WRT_FULL)</span>
<span class="cp">#define F_PM_C2E_WRT_FULL    V_PM_C2E_WRT_FULL(1U)</span>

<span class="cp">#define A_ULP_PIO_CTRL 0x998</span>

<span class="cm">/* PL registers */</span>
<span class="cp">#define A_PL_ENABLE 0xa00</span>

<span class="cp">#define S_PL_INTR_SGE_ERR    0</span>
<span class="cp">#define V_PL_INTR_SGE_ERR(x) ((x) &lt;&lt; S_PL_INTR_SGE_ERR)</span>
<span class="cp">#define F_PL_INTR_SGE_ERR    V_PL_INTR_SGE_ERR(1U)</span>

<span class="cp">#define S_PL_INTR_SGE_DATA    1</span>
<span class="cp">#define V_PL_INTR_SGE_DATA(x) ((x) &lt;&lt; S_PL_INTR_SGE_DATA)</span>
<span class="cp">#define F_PL_INTR_SGE_DATA    V_PL_INTR_SGE_DATA(1U)</span>

<span class="cp">#define S_PL_INTR_MC3    2</span>
<span class="cp">#define V_PL_INTR_MC3(x) ((x) &lt;&lt; S_PL_INTR_MC3)</span>
<span class="cp">#define F_PL_INTR_MC3    V_PL_INTR_MC3(1U)</span>

<span class="cp">#define S_PL_INTR_MC4    3</span>
<span class="cp">#define V_PL_INTR_MC4(x) ((x) &lt;&lt; S_PL_INTR_MC4)</span>
<span class="cp">#define F_PL_INTR_MC4    V_PL_INTR_MC4(1U)</span>

<span class="cp">#define S_PL_INTR_MC5    4</span>
<span class="cp">#define V_PL_INTR_MC5(x) ((x) &lt;&lt; S_PL_INTR_MC5)</span>
<span class="cp">#define F_PL_INTR_MC5    V_PL_INTR_MC5(1U)</span>

<span class="cp">#define S_PL_INTR_RAT    5</span>
<span class="cp">#define V_PL_INTR_RAT(x) ((x) &lt;&lt; S_PL_INTR_RAT)</span>
<span class="cp">#define F_PL_INTR_RAT    V_PL_INTR_RAT(1U)</span>

<span class="cp">#define S_PL_INTR_TP    6</span>
<span class="cp">#define V_PL_INTR_TP(x) ((x) &lt;&lt; S_PL_INTR_TP)</span>
<span class="cp">#define F_PL_INTR_TP    V_PL_INTR_TP(1U)</span>

<span class="cp">#define S_PL_INTR_ULP    7</span>
<span class="cp">#define V_PL_INTR_ULP(x) ((x) &lt;&lt; S_PL_INTR_ULP)</span>
<span class="cp">#define F_PL_INTR_ULP    V_PL_INTR_ULP(1U)</span>

<span class="cp">#define S_PL_INTR_ESPI    8</span>
<span class="cp">#define V_PL_INTR_ESPI(x) ((x) &lt;&lt; S_PL_INTR_ESPI)</span>
<span class="cp">#define F_PL_INTR_ESPI    V_PL_INTR_ESPI(1U)</span>

<span class="cp">#define S_PL_INTR_CSPI    9</span>
<span class="cp">#define V_PL_INTR_CSPI(x) ((x) &lt;&lt; S_PL_INTR_CSPI)</span>
<span class="cp">#define F_PL_INTR_CSPI    V_PL_INTR_CSPI(1U)</span>

<span class="cp">#define S_PL_INTR_PCIX    10</span>
<span class="cp">#define V_PL_INTR_PCIX(x) ((x) &lt;&lt; S_PL_INTR_PCIX)</span>
<span class="cp">#define F_PL_INTR_PCIX    V_PL_INTR_PCIX(1U)</span>

<span class="cp">#define S_PL_INTR_EXT    11</span>
<span class="cp">#define V_PL_INTR_EXT(x) ((x) &lt;&lt; S_PL_INTR_EXT)</span>
<span class="cp">#define F_PL_INTR_EXT    V_PL_INTR_EXT(1U)</span>

<span class="cp">#define A_PL_CAUSE 0xa04</span>

<span class="cm">/* MC5 registers */</span>
<span class="cp">#define A_MC5_CONFIG 0xc04</span>

<span class="cp">#define S_MODE    0</span>
<span class="cp">#define V_MODE(x) ((x) &lt;&lt; S_MODE)</span>
<span class="cp">#define F_MODE    V_MODE(1U)</span>

<span class="cp">#define S_TCAM_RESET    1</span>
<span class="cp">#define V_TCAM_RESET(x) ((x) &lt;&lt; S_TCAM_RESET)</span>
<span class="cp">#define F_TCAM_RESET    V_TCAM_RESET(1U)</span>

<span class="cp">#define S_TCAM_READY    2</span>
<span class="cp">#define V_TCAM_READY(x) ((x) &lt;&lt; S_TCAM_READY)</span>
<span class="cp">#define F_TCAM_READY    V_TCAM_READY(1U)</span>

<span class="cp">#define S_DBGI_ENABLE    4</span>
<span class="cp">#define V_DBGI_ENABLE(x) ((x) &lt;&lt; S_DBGI_ENABLE)</span>
<span class="cp">#define F_DBGI_ENABLE    V_DBGI_ENABLE(1U)</span>

<span class="cp">#define S_M_BUS_ENABLE    5</span>
<span class="cp">#define V_M_BUS_ENABLE(x) ((x) &lt;&lt; S_M_BUS_ENABLE)</span>
<span class="cp">#define F_M_BUS_ENABLE    V_M_BUS_ENABLE(1U)</span>

<span class="cp">#define S_PARITY_ENABLE    6</span>
<span class="cp">#define V_PARITY_ENABLE(x) ((x) &lt;&lt; S_PARITY_ENABLE)</span>
<span class="cp">#define F_PARITY_ENABLE    V_PARITY_ENABLE(1U)</span>

<span class="cp">#define S_SYN_ISSUE_MODE    7</span>
<span class="cp">#define M_SYN_ISSUE_MODE    0x3</span>
<span class="cp">#define V_SYN_ISSUE_MODE(x) ((x) &lt;&lt; S_SYN_ISSUE_MODE)</span>
<span class="cp">#define G_SYN_ISSUE_MODE(x) (((x) &gt;&gt; S_SYN_ISSUE_MODE) &amp; M_SYN_ISSUE_MODE)</span>

<span class="cp">#define S_BUILD    16</span>
<span class="cp">#define V_BUILD(x) ((x) &lt;&lt; S_BUILD)</span>
<span class="cp">#define F_BUILD    V_BUILD(1U)</span>

<span class="cp">#define S_COMPRESSION_ENABLE    17</span>
<span class="cp">#define V_COMPRESSION_ENABLE(x) ((x) &lt;&lt; S_COMPRESSION_ENABLE)</span>
<span class="cp">#define F_COMPRESSION_ENABLE    V_COMPRESSION_ENABLE(1U)</span>

<span class="cp">#define S_NUM_LIP    18</span>
<span class="cp">#define M_NUM_LIP    0x3f</span>
<span class="cp">#define V_NUM_LIP(x) ((x) &lt;&lt; S_NUM_LIP)</span>
<span class="cp">#define G_NUM_LIP(x) (((x) &gt;&gt; S_NUM_LIP) &amp; M_NUM_LIP)</span>

<span class="cp">#define S_TCAM_PART_CNT    24</span>
<span class="cp">#define M_TCAM_PART_CNT    0x3</span>
<span class="cp">#define V_TCAM_PART_CNT(x) ((x) &lt;&lt; S_TCAM_PART_CNT)</span>
<span class="cp">#define G_TCAM_PART_CNT(x) (((x) &gt;&gt; S_TCAM_PART_CNT) &amp; M_TCAM_PART_CNT)</span>

<span class="cp">#define S_TCAM_PART_TYPE    26</span>
<span class="cp">#define M_TCAM_PART_TYPE    0x3</span>
<span class="cp">#define V_TCAM_PART_TYPE(x) ((x) &lt;&lt; S_TCAM_PART_TYPE)</span>
<span class="cp">#define G_TCAM_PART_TYPE(x) (((x) &gt;&gt; S_TCAM_PART_TYPE) &amp; M_TCAM_PART_TYPE)</span>

<span class="cp">#define S_TCAM_PART_SIZE    28</span>
<span class="cp">#define M_TCAM_PART_SIZE    0x3</span>
<span class="cp">#define V_TCAM_PART_SIZE(x) ((x) &lt;&lt; S_TCAM_PART_SIZE)</span>
<span class="cp">#define G_TCAM_PART_SIZE(x) (((x) &gt;&gt; S_TCAM_PART_SIZE) &amp; M_TCAM_PART_SIZE)</span>

<span class="cp">#define S_TCAM_PART_TYPE_HI    30</span>
<span class="cp">#define V_TCAM_PART_TYPE_HI(x) ((x) &lt;&lt; S_TCAM_PART_TYPE_HI)</span>
<span class="cp">#define F_TCAM_PART_TYPE_HI    V_TCAM_PART_TYPE_HI(1U)</span>

<span class="cp">#define A_MC5_SIZE 0xc08</span>

<span class="cp">#define S_SIZE    0</span>
<span class="cp">#define M_SIZE    0x3fffff</span>
<span class="cp">#define V_SIZE(x) ((x) &lt;&lt; S_SIZE)</span>
<span class="cp">#define G_SIZE(x) (((x) &gt;&gt; S_SIZE) &amp; M_SIZE)</span>

<span class="cp">#define A_MC5_ROUTING_TABLE_INDEX 0xc0c</span>

<span class="cp">#define S_START_OF_ROUTING_TABLE    0</span>
<span class="cp">#define M_START_OF_ROUTING_TABLE    0x3fffff</span>
<span class="cp">#define V_START_OF_ROUTING_TABLE(x) ((x) &lt;&lt; S_START_OF_ROUTING_TABLE)</span>
<span class="cp">#define G_START_OF_ROUTING_TABLE(x) (((x) &gt;&gt; S_START_OF_ROUTING_TABLE) &amp; M_START_OF_ROUTING_TABLE)</span>

<span class="cp">#define A_MC5_SERVER_INDEX 0xc14</span>

<span class="cp">#define S_START_OF_SERVER_INDEX    0</span>
<span class="cp">#define M_START_OF_SERVER_INDEX    0x3fffff</span>
<span class="cp">#define V_START_OF_SERVER_INDEX(x) ((x) &lt;&lt; S_START_OF_SERVER_INDEX)</span>
<span class="cp">#define G_START_OF_SERVER_INDEX(x) (((x) &gt;&gt; S_START_OF_SERVER_INDEX) &amp; M_START_OF_SERVER_INDEX)</span>

<span class="cp">#define A_MC5_LIP_RAM_ADDR 0xc18</span>

<span class="cp">#define S_LOCAL_IP_RAM_ADDR    0</span>
<span class="cp">#define M_LOCAL_IP_RAM_ADDR    0x3f</span>
<span class="cp">#define V_LOCAL_IP_RAM_ADDR(x) ((x) &lt;&lt; S_LOCAL_IP_RAM_ADDR)</span>
<span class="cp">#define G_LOCAL_IP_RAM_ADDR(x) (((x) &gt;&gt; S_LOCAL_IP_RAM_ADDR) &amp; M_LOCAL_IP_RAM_ADDR)</span>

<span class="cp">#define S_RAM_WRITE_ENABLE    8</span>
<span class="cp">#define V_RAM_WRITE_ENABLE(x) ((x) &lt;&lt; S_RAM_WRITE_ENABLE)</span>
<span class="cp">#define F_RAM_WRITE_ENABLE    V_RAM_WRITE_ENABLE(1U)</span>

<span class="cp">#define A_MC5_LIP_RAM_DATA 0xc1c</span>
<span class="cp">#define A_MC5_RSP_LATENCY 0xc20</span>

<span class="cp">#define S_SEARCH_RESPONSE_LATENCY    0</span>
<span class="cp">#define M_SEARCH_RESPONSE_LATENCY    0x1f</span>
<span class="cp">#define V_SEARCH_RESPONSE_LATENCY(x) ((x) &lt;&lt; S_SEARCH_RESPONSE_LATENCY)</span>
<span class="cp">#define G_SEARCH_RESPONSE_LATENCY(x) (((x) &gt;&gt; S_SEARCH_RESPONSE_LATENCY) &amp; M_SEARCH_RESPONSE_LATENCY)</span>

<span class="cp">#define S_LEARN_RESPONSE_LATENCY    8</span>
<span class="cp">#define M_LEARN_RESPONSE_LATENCY    0x1f</span>
<span class="cp">#define V_LEARN_RESPONSE_LATENCY(x) ((x) &lt;&lt; S_LEARN_RESPONSE_LATENCY)</span>
<span class="cp">#define G_LEARN_RESPONSE_LATENCY(x) (((x) &gt;&gt; S_LEARN_RESPONSE_LATENCY) &amp; M_LEARN_RESPONSE_LATENCY)</span>

<span class="cp">#define A_MC5_PARITY_LATENCY 0xc24</span>

<span class="cp">#define S_SRCHLAT    0</span>
<span class="cp">#define M_SRCHLAT    0x1f</span>
<span class="cp">#define V_SRCHLAT(x) ((x) &lt;&lt; S_SRCHLAT)</span>
<span class="cp">#define G_SRCHLAT(x) (((x) &gt;&gt; S_SRCHLAT) &amp; M_SRCHLAT)</span>

<span class="cp">#define S_PARLAT    8</span>
<span class="cp">#define M_PARLAT    0x1f</span>
<span class="cp">#define V_PARLAT(x) ((x) &lt;&lt; S_PARLAT)</span>
<span class="cp">#define G_PARLAT(x) (((x) &gt;&gt; S_PARLAT) &amp; M_PARLAT)</span>

<span class="cp">#define A_MC5_WR_LRN_VERIFY 0xc28</span>

<span class="cp">#define S_POVEREN    0</span>
<span class="cp">#define V_POVEREN(x) ((x) &lt;&lt; S_POVEREN)</span>
<span class="cp">#define F_POVEREN    V_POVEREN(1U)</span>

<span class="cp">#define S_LRNVEREN    1</span>
<span class="cp">#define V_LRNVEREN(x) ((x) &lt;&lt; S_LRNVEREN)</span>
<span class="cp">#define F_LRNVEREN    V_LRNVEREN(1U)</span>

<span class="cp">#define S_VWVEREN    2</span>
<span class="cp">#define V_VWVEREN(x) ((x) &lt;&lt; S_VWVEREN)</span>
<span class="cp">#define F_VWVEREN    V_VWVEREN(1U)</span>

<span class="cp">#define A_MC5_PART_ID_INDEX 0xc2c</span>

<span class="cp">#define S_IDINDEX    0</span>
<span class="cp">#define M_IDINDEX    0xf</span>
<span class="cp">#define V_IDINDEX(x) ((x) &lt;&lt; S_IDINDEX)</span>
<span class="cp">#define G_IDINDEX(x) (((x) &gt;&gt; S_IDINDEX) &amp; M_IDINDEX)</span>

<span class="cp">#define A_MC5_RESET_MAX 0xc30</span>

<span class="cp">#define S_RSTMAX    0</span>
<span class="cp">#define M_RSTMAX    0x1ff</span>
<span class="cp">#define V_RSTMAX(x) ((x) &lt;&lt; S_RSTMAX)</span>
<span class="cp">#define G_RSTMAX(x) (((x) &gt;&gt; S_RSTMAX) &amp; M_RSTMAX)</span>

<span class="cp">#define A_MC5_INT_ENABLE 0xc40</span>

<span class="cp">#define S_MC5_INT_HIT_OUT_ACTIVE_REGION_ERR    0</span>
<span class="cp">#define V_MC5_INT_HIT_OUT_ACTIVE_REGION_ERR(x) ((x) &lt;&lt; S_MC5_INT_HIT_OUT_ACTIVE_REGION_ERR)</span>
<span class="cp">#define F_MC5_INT_HIT_OUT_ACTIVE_REGION_ERR    V_MC5_INT_HIT_OUT_ACTIVE_REGION_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_HIT_IN_ACTIVE_REGION_ERR    1</span>
<span class="cp">#define V_MC5_INT_HIT_IN_ACTIVE_REGION_ERR(x) ((x) &lt;&lt; S_MC5_INT_HIT_IN_ACTIVE_REGION_ERR)</span>
<span class="cp">#define F_MC5_INT_HIT_IN_ACTIVE_REGION_ERR    V_MC5_INT_HIT_IN_ACTIVE_REGION_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_HIT_IN_RT_REGION_ERR    2</span>
<span class="cp">#define V_MC5_INT_HIT_IN_RT_REGION_ERR(x) ((x) &lt;&lt; S_MC5_INT_HIT_IN_RT_REGION_ERR)</span>
<span class="cp">#define F_MC5_INT_HIT_IN_RT_REGION_ERR    V_MC5_INT_HIT_IN_RT_REGION_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_MISS_ERR    3</span>
<span class="cp">#define V_MC5_INT_MISS_ERR(x) ((x) &lt;&lt; S_MC5_INT_MISS_ERR)</span>
<span class="cp">#define F_MC5_INT_MISS_ERR    V_MC5_INT_MISS_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_LIP0_ERR    4</span>
<span class="cp">#define V_MC5_INT_LIP0_ERR(x) ((x) &lt;&lt; S_MC5_INT_LIP0_ERR)</span>
<span class="cp">#define F_MC5_INT_LIP0_ERR    V_MC5_INT_LIP0_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_LIP_MISS_ERR    5</span>
<span class="cp">#define V_MC5_INT_LIP_MISS_ERR(x) ((x) &lt;&lt; S_MC5_INT_LIP_MISS_ERR)</span>
<span class="cp">#define F_MC5_INT_LIP_MISS_ERR    V_MC5_INT_LIP_MISS_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_PARITY_ERR    6</span>
<span class="cp">#define V_MC5_INT_PARITY_ERR(x) ((x) &lt;&lt; S_MC5_INT_PARITY_ERR)</span>
<span class="cp">#define F_MC5_INT_PARITY_ERR    V_MC5_INT_PARITY_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_ACTIVE_REGION_FULL    7</span>
<span class="cp">#define V_MC5_INT_ACTIVE_REGION_FULL(x) ((x) &lt;&lt; S_MC5_INT_ACTIVE_REGION_FULL)</span>
<span class="cp">#define F_MC5_INT_ACTIVE_REGION_FULL    V_MC5_INT_ACTIVE_REGION_FULL(1U)</span>

<span class="cp">#define S_MC5_INT_NFA_SRCH_ERR    8</span>
<span class="cp">#define V_MC5_INT_NFA_SRCH_ERR(x) ((x) &lt;&lt; S_MC5_INT_NFA_SRCH_ERR)</span>
<span class="cp">#define F_MC5_INT_NFA_SRCH_ERR    V_MC5_INT_NFA_SRCH_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_SYN_COOKIE    9</span>
<span class="cp">#define V_MC5_INT_SYN_COOKIE(x) ((x) &lt;&lt; S_MC5_INT_SYN_COOKIE)</span>
<span class="cp">#define F_MC5_INT_SYN_COOKIE    V_MC5_INT_SYN_COOKIE(1U)</span>

<span class="cp">#define S_MC5_INT_SYN_COOKIE_BAD    10</span>
<span class="cp">#define V_MC5_INT_SYN_COOKIE_BAD(x) ((x) &lt;&lt; S_MC5_INT_SYN_COOKIE_BAD)</span>
<span class="cp">#define F_MC5_INT_SYN_COOKIE_BAD    V_MC5_INT_SYN_COOKIE_BAD(1U)</span>

<span class="cp">#define S_MC5_INT_SYN_COOKIE_OFF    11</span>
<span class="cp">#define V_MC5_INT_SYN_COOKIE_OFF(x) ((x) &lt;&lt; S_MC5_INT_SYN_COOKIE_OFF)</span>
<span class="cp">#define F_MC5_INT_SYN_COOKIE_OFF    V_MC5_INT_SYN_COOKIE_OFF(1U)</span>

<span class="cp">#define S_MC5_INT_UNKNOWN_CMD    15</span>
<span class="cp">#define V_MC5_INT_UNKNOWN_CMD(x) ((x) &lt;&lt; S_MC5_INT_UNKNOWN_CMD)</span>
<span class="cp">#define F_MC5_INT_UNKNOWN_CMD    V_MC5_INT_UNKNOWN_CMD(1U)</span>

<span class="cp">#define S_MC5_INT_REQUESTQ_PARITY_ERR    16</span>
<span class="cp">#define V_MC5_INT_REQUESTQ_PARITY_ERR(x) ((x) &lt;&lt; S_MC5_INT_REQUESTQ_PARITY_ERR)</span>
<span class="cp">#define F_MC5_INT_REQUESTQ_PARITY_ERR    V_MC5_INT_REQUESTQ_PARITY_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_DISPATCHQ_PARITY_ERR    17</span>
<span class="cp">#define V_MC5_INT_DISPATCHQ_PARITY_ERR(x) ((x) &lt;&lt; S_MC5_INT_DISPATCHQ_PARITY_ERR)</span>
<span class="cp">#define F_MC5_INT_DISPATCHQ_PARITY_ERR    V_MC5_INT_DISPATCHQ_PARITY_ERR(1U)</span>

<span class="cp">#define S_MC5_INT_DEL_ACT_EMPTY    18</span>
<span class="cp">#define V_MC5_INT_DEL_ACT_EMPTY(x) ((x) &lt;&lt; S_MC5_INT_DEL_ACT_EMPTY)</span>
<span class="cp">#define F_MC5_INT_DEL_ACT_EMPTY    V_MC5_INT_DEL_ACT_EMPTY(1U)</span>

<span class="cp">#define A_MC5_INT_CAUSE 0xc44</span>
<span class="cp">#define A_MC5_INT_TID 0xc48</span>
<span class="cp">#define A_MC5_INT_PTID 0xc4c</span>
<span class="cp">#define A_MC5_DBGI_CONFIG 0xc74</span>
<span class="cp">#define A_MC5_DBGI_REQ_CMD 0xc78</span>

<span class="cp">#define S_CMDMODE    0</span>
<span class="cp">#define M_CMDMODE    0x7</span>
<span class="cp">#define V_CMDMODE(x) ((x) &lt;&lt; S_CMDMODE)</span>
<span class="cp">#define G_CMDMODE(x) (((x) &gt;&gt; S_CMDMODE) &amp; M_CMDMODE)</span>

<span class="cp">#define S_SADRSEL    4</span>
<span class="cp">#define V_SADRSEL(x) ((x) &lt;&lt; S_SADRSEL)</span>
<span class="cp">#define F_SADRSEL    V_SADRSEL(1U)</span>

<span class="cp">#define S_WRITE_BURST_SIZE    22</span>
<span class="cp">#define M_WRITE_BURST_SIZE    0x3ff</span>
<span class="cp">#define V_WRITE_BURST_SIZE(x) ((x) &lt;&lt; S_WRITE_BURST_SIZE)</span>
<span class="cp">#define G_WRITE_BURST_SIZE(x) (((x) &gt;&gt; S_WRITE_BURST_SIZE) &amp; M_WRITE_BURST_SIZE)</span>

<span class="cp">#define A_MC5_DBGI_REQ_ADDR0 0xc7c</span>
<span class="cp">#define A_MC5_DBGI_REQ_ADDR1 0xc80</span>
<span class="cp">#define A_MC5_DBGI_REQ_ADDR2 0xc84</span>
<span class="cp">#define A_MC5_DBGI_REQ_DATA0 0xc88</span>
<span class="cp">#define A_MC5_DBGI_REQ_DATA1 0xc8c</span>
<span class="cp">#define A_MC5_DBGI_REQ_DATA2 0xc90</span>
<span class="cp">#define A_MC5_DBGI_REQ_DATA3 0xc94</span>
<span class="cp">#define A_MC5_DBGI_REQ_DATA4 0xc98</span>
<span class="cp">#define A_MC5_DBGI_REQ_MASK0 0xc9c</span>
<span class="cp">#define A_MC5_DBGI_REQ_MASK1 0xca0</span>
<span class="cp">#define A_MC5_DBGI_REQ_MASK2 0xca4</span>
<span class="cp">#define A_MC5_DBGI_REQ_MASK3 0xca8</span>
<span class="cp">#define A_MC5_DBGI_REQ_MASK4 0xcac</span>
<span class="cp">#define A_MC5_DBGI_RSP_STATUS 0xcb0</span>

<span class="cp">#define S_DBGI_RSP_VALID    0</span>
<span class="cp">#define V_DBGI_RSP_VALID(x) ((x) &lt;&lt; S_DBGI_RSP_VALID)</span>
<span class="cp">#define F_DBGI_RSP_VALID    V_DBGI_RSP_VALID(1U)</span>

<span class="cp">#define S_DBGI_RSP_HIT    1</span>
<span class="cp">#define V_DBGI_RSP_HIT(x) ((x) &lt;&lt; S_DBGI_RSP_HIT)</span>
<span class="cp">#define F_DBGI_RSP_HIT    V_DBGI_RSP_HIT(1U)</span>

<span class="cp">#define S_DBGI_RSP_ERR    2</span>
<span class="cp">#define V_DBGI_RSP_ERR(x) ((x) &lt;&lt; S_DBGI_RSP_ERR)</span>
<span class="cp">#define F_DBGI_RSP_ERR    V_DBGI_RSP_ERR(1U)</span>

<span class="cp">#define S_DBGI_RSP_ERR_REASON    8</span>
<span class="cp">#define M_DBGI_RSP_ERR_REASON    0x7</span>
<span class="cp">#define V_DBGI_RSP_ERR_REASON(x) ((x) &lt;&lt; S_DBGI_RSP_ERR_REASON)</span>
<span class="cp">#define G_DBGI_RSP_ERR_REASON(x) (((x) &gt;&gt; S_DBGI_RSP_ERR_REASON) &amp; M_DBGI_RSP_ERR_REASON)</span>

<span class="cp">#define A_MC5_DBGI_RSP_DATA0 0xcb4</span>
<span class="cp">#define A_MC5_DBGI_RSP_DATA1 0xcb8</span>
<span class="cp">#define A_MC5_DBGI_RSP_DATA2 0xcbc</span>
<span class="cp">#define A_MC5_DBGI_RSP_DATA3 0xcc0</span>
<span class="cp">#define A_MC5_DBGI_RSP_DATA4 0xcc4</span>
<span class="cp">#define A_MC5_DBGI_RSP_LAST_CMD 0xcc8</span>
<span class="cp">#define A_MC5_POPEN_DATA_WR_CMD 0xccc</span>
<span class="cp">#define A_MC5_POPEN_MASK_WR_CMD 0xcd0</span>
<span class="cp">#define A_MC5_AOPEN_SRCH_CMD 0xcd4</span>
<span class="cp">#define A_MC5_AOPEN_LRN_CMD 0xcd8</span>
<span class="cp">#define A_MC5_SYN_SRCH_CMD 0xcdc</span>
<span class="cp">#define A_MC5_SYN_LRN_CMD 0xce0</span>
<span class="cp">#define A_MC5_ACK_SRCH_CMD 0xce4</span>
<span class="cp">#define A_MC5_ACK_LRN_CMD 0xce8</span>
<span class="cp">#define A_MC5_ILOOKUP_CMD 0xcec</span>
<span class="cp">#define A_MC5_ELOOKUP_CMD 0xcf0</span>
<span class="cp">#define A_MC5_DATA_WRITE_CMD 0xcf4</span>
<span class="cp">#define A_MC5_DATA_READ_CMD 0xcf8</span>
<span class="cp">#define A_MC5_MASK_WRITE_CMD 0xcfc</span>

<span class="cm">/* PCICFG registers */</span>
<span class="cp">#define A_PCICFG_PM_CSR 0x44</span>
<span class="cp">#define A_PCICFG_VPD_ADDR 0x4a</span>

<span class="cp">#define S_VPD_ADDR    0</span>
<span class="cp">#define M_VPD_ADDR    0x7fff</span>
<span class="cp">#define V_VPD_ADDR(x) ((x) &lt;&lt; S_VPD_ADDR)</span>
<span class="cp">#define G_VPD_ADDR(x) (((x) &gt;&gt; S_VPD_ADDR) &amp; M_VPD_ADDR)</span>

<span class="cp">#define S_VPD_OP_FLAG    15</span>
<span class="cp">#define V_VPD_OP_FLAG(x) ((x) &lt;&lt; S_VPD_OP_FLAG)</span>
<span class="cp">#define F_VPD_OP_FLAG    V_VPD_OP_FLAG(1U)</span>

<span class="cp">#define A_PCICFG_VPD_DATA 0x4c</span>
<span class="cp">#define A_PCICFG_PCIX_CMD 0x60</span>
<span class="cp">#define A_PCICFG_INTR_ENABLE 0xf4</span>

<span class="cp">#define S_MASTER_PARITY_ERR    0</span>
<span class="cp">#define V_MASTER_PARITY_ERR(x) ((x) &lt;&lt; S_MASTER_PARITY_ERR)</span>
<span class="cp">#define F_MASTER_PARITY_ERR    V_MASTER_PARITY_ERR(1U)</span>

<span class="cp">#define S_SIG_TARGET_ABORT    1</span>
<span class="cp">#define V_SIG_TARGET_ABORT(x) ((x) &lt;&lt; S_SIG_TARGET_ABORT)</span>
<span class="cp">#define F_SIG_TARGET_ABORT    V_SIG_TARGET_ABORT(1U)</span>

<span class="cp">#define S_RCV_TARGET_ABORT    2</span>
<span class="cp">#define V_RCV_TARGET_ABORT(x) ((x) &lt;&lt; S_RCV_TARGET_ABORT)</span>
<span class="cp">#define F_RCV_TARGET_ABORT    V_RCV_TARGET_ABORT(1U)</span>

<span class="cp">#define S_RCV_MASTER_ABORT    3</span>
<span class="cp">#define V_RCV_MASTER_ABORT(x) ((x) &lt;&lt; S_RCV_MASTER_ABORT)</span>
<span class="cp">#define F_RCV_MASTER_ABORT    V_RCV_MASTER_ABORT(1U)</span>

<span class="cp">#define S_SIG_SYS_ERR    4</span>
<span class="cp">#define V_SIG_SYS_ERR(x) ((x) &lt;&lt; S_SIG_SYS_ERR)</span>
<span class="cp">#define F_SIG_SYS_ERR    V_SIG_SYS_ERR(1U)</span>

<span class="cp">#define S_DET_PARITY_ERR    5</span>
<span class="cp">#define V_DET_PARITY_ERR(x) ((x) &lt;&lt; S_DET_PARITY_ERR)</span>
<span class="cp">#define F_DET_PARITY_ERR    V_DET_PARITY_ERR(1U)</span>

<span class="cp">#define S_PIO_PARITY_ERR    6</span>
<span class="cp">#define V_PIO_PARITY_ERR(x) ((x) &lt;&lt; S_PIO_PARITY_ERR)</span>
<span class="cp">#define F_PIO_PARITY_ERR    V_PIO_PARITY_ERR(1U)</span>

<span class="cp">#define S_WF_PARITY_ERR    7</span>
<span class="cp">#define V_WF_PARITY_ERR(x) ((x) &lt;&lt; S_WF_PARITY_ERR)</span>
<span class="cp">#define F_WF_PARITY_ERR    V_WF_PARITY_ERR(1U)</span>

<span class="cp">#define S_RF_PARITY_ERR    8</span>
<span class="cp">#define M_RF_PARITY_ERR    0x3</span>
<span class="cp">#define V_RF_PARITY_ERR(x) ((x) &lt;&lt; S_RF_PARITY_ERR)</span>
<span class="cp">#define G_RF_PARITY_ERR(x) (((x) &gt;&gt; S_RF_PARITY_ERR) &amp; M_RF_PARITY_ERR)</span>

<span class="cp">#define S_CF_PARITY_ERR    10</span>
<span class="cp">#define M_CF_PARITY_ERR    0x3</span>
<span class="cp">#define V_CF_PARITY_ERR(x) ((x) &lt;&lt; S_CF_PARITY_ERR)</span>
<span class="cp">#define G_CF_PARITY_ERR(x) (((x) &gt;&gt; S_CF_PARITY_ERR) &amp; M_CF_PARITY_ERR)</span>

<span class="cp">#define A_PCICFG_INTR_CAUSE 0xf8</span>
<span class="cp">#define A_PCICFG_MODE 0xfc</span>

<span class="cp">#define S_PCI_MODE_64BIT    0</span>
<span class="cp">#define V_PCI_MODE_64BIT(x) ((x) &lt;&lt; S_PCI_MODE_64BIT)</span>
<span class="cp">#define F_PCI_MODE_64BIT    V_PCI_MODE_64BIT(1U)</span>

<span class="cp">#define S_PCI_MODE_66MHZ    1</span>
<span class="cp">#define V_PCI_MODE_66MHZ(x) ((x) &lt;&lt; S_PCI_MODE_66MHZ)</span>
<span class="cp">#define F_PCI_MODE_66MHZ    V_PCI_MODE_66MHZ(1U)</span>

<span class="cp">#define S_PCI_MODE_PCIX_INITPAT    2</span>
<span class="cp">#define M_PCI_MODE_PCIX_INITPAT    0x7</span>
<span class="cp">#define V_PCI_MODE_PCIX_INITPAT(x) ((x) &lt;&lt; S_PCI_MODE_PCIX_INITPAT)</span>
<span class="cp">#define G_PCI_MODE_PCIX_INITPAT(x) (((x) &gt;&gt; S_PCI_MODE_PCIX_INITPAT) &amp; M_PCI_MODE_PCIX_INITPAT)</span>

<span class="cp">#define S_PCI_MODE_PCIX    5</span>
<span class="cp">#define V_PCI_MODE_PCIX(x) ((x) &lt;&lt; S_PCI_MODE_PCIX)</span>
<span class="cp">#define F_PCI_MODE_PCIX    V_PCI_MODE_PCIX(1U)</span>

<span class="cp">#define S_PCI_MODE_CLK    6</span>
<span class="cp">#define M_PCI_MODE_CLK    0x3</span>
<span class="cp">#define V_PCI_MODE_CLK(x) ((x) &lt;&lt; S_PCI_MODE_CLK)</span>
<span class="cp">#define G_PCI_MODE_CLK(x) (((x) &gt;&gt; S_PCI_MODE_CLK) &amp; M_PCI_MODE_CLK)</span>

<span class="cp">#endif </span><span class="cm">/* _CXGB_REGS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
