# Reading pref.tcl
# do ex1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ex1.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:08 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ex1.vo 
# -- Compiling module decoder
# -- Compiling module hard_block
# 
# Top level modules:
# 	decoder
# End time: 21:36:08 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 {D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:08 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 21:36:08 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 {D:/1_ASUS/Documents/GitHub/CompArch/Lab13/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:08 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:36:08 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 {D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:08 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/main_decoder.v 
# -- Compiling module main_decoder
# 
# Top level modules:
# 	main_decoder
# End time: 21:36:08 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13 {D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:08 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/1_ASUS/Documents/GitHub/CompArch/Lab13" D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 21:36:09 on Nov 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:36:09 on Nov 26,2020
# Loading work.testbench
# Loading work.decoder
# Loading work.main_decoder
# Loading work.alu_decoder
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (2) for port 'ALUOp'. The port definition is at: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ahahah File: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v Line: 10
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (6) for port 'funct'. The port definition is at: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/alu_decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ahahah File: D:/1_ASUS/Documents/GitHub/CompArch/Lab13/decoder.v Line: 10
# 
# do D:/1_ASUS/Documents/GitHub/CompArch/Lab13/Tcl_script1.tcl
# add wave sim:/testbench/*
# run -all
# opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x20 ALUControl = xxx
# opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x22 ALUControl = xxx
# opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x24 ALUControl = xxx
# opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x25 ALUControl = xxx
# opcode = 0x00 RegWrite = 1 RegDst = z ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x2a ALUControl = xxx
# opcode = 0x23 RegWrite = 1 RegDst = z ALUSrc = 1 Branch = 0 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = xxx
# opcode = 0x2b RegWrite = 0 RegDst = z ALUSrc = 1 Branch = 0 MemWrite = 1 MemtoReg = 1 funct = 0x2a ALUControl = xxx
# opcode = 0x04 RegWrite = 0 RegDst = z ALUSrc = 0 Branch = 1 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = xxx
# wave zoom full
# 0 ps
# 37 ps
# End time: 21:36:50 on Nov 26,2020, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
