INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sources_1/new/parking_lot_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parking_lot_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/FPGA-Intro/FPGA_Prototyping_CH5/FPGA_Prototyping_CH5.srcs/sim_1/new/parking_lot_counter_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parking_lot_counter_test
