{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710110139714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710110139717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 17:35:39 2024 " "Processing started: Sun Mar 10 17:35:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710110139717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110139717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I-O-Guard-NEORV32 -c I-O-Guard-NEORV32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off I-O-Guard-NEORV32 -c I-O-Guard-NEORV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110139718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710110140285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710110140285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/fpga/cyclone v de0-cv/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/fpga/cyclone v de0-cv/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-neorv32_test_on_chip_debugger_rtl " "Found design unit 1: top-neorv32_test_on_chip_debugger_rtl" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 159 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149325 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/mem/neorv32_imem.default.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/mem/neorv32_dmem.default.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_xirq.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149351 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_xirq.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_xip.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_xip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xip-neorv32_xip_rtl " "Found design unit 1: neorv32_xip-neorv32_xip_rtl" {  } { { "../rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_xip.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149355 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_xip_phy-neorv32_xip_phy_rtl " "Found design unit 2: neorv32_xip_phy-neorv32_xip_phy_rtl" {  } { { "../rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_xip.vhd" 490 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149355 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xip " "Found entity 1: neorv32_xip" {  } { { "../rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_xip.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149355 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_xip_phy " "Found entity 2: neorv32_xip_phy" {  } { { "../rtl/core/neorv32_xip.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_xip.vhd" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" {  } { { "../rtl/core/neorv32_wishbone.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_wishbone.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149358 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" {  } { { "../rtl/core/neorv32_wishbone.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_wishbone.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_wdt.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149361 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_wdt.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_uart.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149365 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_uart.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_twi.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149367 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_twi.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_trng.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_trng.vhd" 341 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_trng.vhd" 669 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149370 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_trng.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149370 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_trng.vhd" 323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149370 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_trng.vhd" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 251 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149374 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sysinfo.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149376 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sysinfo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_spi.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149378 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_spi.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_slink.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149380 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_slink.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sdi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sdi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sdi-neorv32_sdi_rtl " "Found design unit 1: neorv32_sdi-neorv32_sdi_rtl" {  } { { "../rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sdi.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149382 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sdi " "Found entity 1: neorv32_sdi" {  } { { "../rtl/core/neorv32_sdi.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sdi.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_pwm.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149383 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_pwm.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_package.vhd 4 0 " "Found 4 design units, including 0 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package " "Found design unit 1: neorv32_package" {  } { { "../rtl/core/neorv32_package.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_package.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../rtl/core/neorv32_package.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_package.vhd" 1223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_bootloader_image " "Found design unit 3: neorv32_bootloader_image" {  } { { "../rtl/core/neorv32_package.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_package.vhd" 1543 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 neorv32_application_image " "Found design unit 4: neorv32_application_image" {  } { { "../rtl/core/neorv32_package.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_package.vhd" 1560 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_onewire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_onewire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_onewire-neorv32_onewire_rtl " "Found design unit 1: neorv32_onewire-neorv32_onewire_rtl" {  } { { "../rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_onewire.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149389 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_onewire " "Found entity 1: neorv32_onewire" {  } { { "../rtl/core/neorv32_onewire.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_onewire.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_neoled.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149391 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_neoled.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_mtime.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149393 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_mtime.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../rtl/core/neorv32_imem.entity.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_imem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" {  } { { "../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_icache.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" {  } { { "../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_icache.vhd" 360 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149397 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" {  } { { "../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_icache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149397 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" {  } { { "../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_icache.vhd" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_gptmr.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149399 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_gptmr.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_gpio.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149400 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_gpio.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_fifo.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149402 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../rtl/core/neorv32_dmem.entity.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_dmem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dma-neorv32_dma_rtl " "Found design unit 1: neorv32_dma-neorv32_dma_rtl" {  } { { "../rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_dma.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149405 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dma " "Found entity 1: neorv32_dma" {  } { { "../rtl/core/neorv32_dma.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_dma.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_debug_dtm.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149407 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_debug_dtm.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_debug_dm.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149410 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_debug_dm.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_dcache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_dcache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dcache-neorv32_dcache_rtl " "Found design unit 1: neorv32_dcache-neorv32_dcache_rtl" {  } { { "../rtl/core/neorv32_dcache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_dcache.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_dcache_memory-neorv32_dcache_memory_rtl " "Found design unit 2: neorv32_dcache_memory-neorv32_dcache_memory_rtl" {  } { { "../rtl/core/neorv32_dcache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_dcache.vhd" 408 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149412 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dcache " "Found entity 1: neorv32_dcache" {  } { { "../rtl/core/neorv32_dcache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_dcache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149412 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_dcache_memory " "Found entity 2: neorv32_dcache_memory" {  } { { "../rtl/core/neorv32_dcache.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_dcache.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_crc-neorv32_crc_rtl " "Found design unit 1: neorv32_crc-neorv32_crc_rtl" {  } { { "../rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_crc.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149414 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_crc " "Found entity 1: neorv32_crc" {  } { { "../rtl/core/neorv32_crc.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_crc.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_regfile.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149416 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_regfile.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_decompressor.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149418 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_decompressor.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_shifter.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149420 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_shifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149422 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_fpu.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149426 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149426 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149426 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149426 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_cond.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_cond.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl " "Found design unit 1: neorv32_cpu_cp_cond-neorv32_cpu_cp_cond_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_cond.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149428 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cond " "Found entity 1: neorv32_cpu_cp_cond" {  } { { "../rtl/core/neorv32_cpu_cp_cond.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_cond.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl " "Found design unit 1: neorv32_cpu_cp_cfu-neorv32_cpu_cp_cfu_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_cfu.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149430 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_cfu " "Found entity 1: neorv32_cpu_cp_cfu" {  } { { "../rtl/core/neorv32_cpu_cp_cfu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_cfu.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149433 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149439 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_bus-neorv32_cpu_bus_rtl " "Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149441 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_bus " "Found entity 1: neorv32_cpu_bus" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_alu.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149443 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149445 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149448 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_busswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_busswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_busswitch-neorv32_busswitch_rtl " "Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl" {  } { { "../rtl/core/neorv32_busswitch.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_busswitch.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149450 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_busswitch " "Found entity 1: neorv32_busswitch" {  } { { "../rtl/core/neorv32_busswitch.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_busswitch.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_bus_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_bus_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_keeper-neorv32_bus_keeper_rtl " "Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl" {  } { { "../rtl/core/neorv32_bus_keeper.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_bus_keeper.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149452 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_keeper " "Found entity 1: neorv32_bus_keeper" {  } { { "../rtl/core/neorv32_bus_keeper.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_bus_keeper.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image-body " "Found design unit 1: neorv32_bootloader_image-body" {  } { { "../rtl/core/neorv32_bootloader_image.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_bootloader_image.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_boot_rom.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149456 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_boot_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image-body " "Found design unit 1: neorv32_application_image-body" {  } { { "../rtl/core/neorv32_application_image.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_application_image.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sha_256_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sha_256_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sha_256_core-neorv32_sha_256_core_ARCH " "Found design unit 1: neorv32_sha_256_core-neorv32_sha_256_core_ARCH" {  } { { "../rtl/core/neorv32_sha_256_core.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha_256_core.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149459 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sha_256_core " "Found entity 1: neorv32_sha_256_core" {  } { { "../rtl/core/neorv32_sha_256_core.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha_256_core.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sha256-neorv32_sha256_rtl " "Found design unit 1: neorv32_sha256-neorv32_sha256_rtl" {  } { { "../rtl/core/neorv32_sha256.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha256.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149461 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sha256 " "Found entity 1: neorv32_sha256" {  } { { "../rtl/core/neorv32_sha256.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha256.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sha_256_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/stevezang/desktop/i-o-guard-neorv32/rtl/core/neorv32_sha_256_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sha_256_pkg " "Found design unit 1: neorv32_sha_256_pkg" {  } { { "../rtl/core/neorv32_sha_256_pkg.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha_256_pkg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149463 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_sha_256_pkg-body " "Found design unit 2: neorv32_sha_256_pkg-body" {  } { { "../rtl/core/neorv32_sha_256_pkg.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha_256_pkg.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110149463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110149463 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(126) " "VHDL type inferencing warning at neorv32_cfs.vhd(126): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 126 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149656 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(127) " "VHDL type inferencing warning at neorv32_cfs.vhd(127): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 127 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149658 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(128) " "VHDL type inferencing warning at neorv32_cfs.vhd(128): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 128 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149659 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(129) " "VHDL type inferencing warning at neorv32_cfs.vhd(129): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 129 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149661 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(130) " "VHDL type inferencing warning at neorv32_cfs.vhd(130): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 130 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149662 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(131) " "VHDL type inferencing warning at neorv32_cfs.vhd(131): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 131 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149663 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(133) " "VHDL type inferencing warning at neorv32_cfs.vhd(133): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 133 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149665 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(134) " "VHDL type inferencing warning at neorv32_cfs.vhd(134): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 134 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149666 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(135) " "VHDL type inferencing warning at neorv32_cfs.vhd(135): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 135 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149668 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(136) " "VHDL type inferencing warning at neorv32_cfs.vhd(136): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 136 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149669 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(137) " "VHDL type inferencing warning at neorv32_cfs.vhd(137): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 137 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149670 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(138) " "VHDL type inferencing warning at neorv32_cfs.vhd(138): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 138 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149672 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(139) " "VHDL type inferencing warning at neorv32_cfs.vhd(139): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 139 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149673 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(140) " "VHDL type inferencing warning at neorv32_cfs.vhd(140): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 140 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149675 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(141) " "VHDL type inferencing warning at neorv32_cfs.vhd(141): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 141 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149676 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(142) " "VHDL type inferencing warning at neorv32_cfs.vhd(142): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 142 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149678 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(143) " "VHDL type inferencing warning at neorv32_cfs.vhd(143): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 143 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149679 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(144) " "VHDL type inferencing warning at neorv32_cfs.vhd(144): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 144 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149681 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(145) " "VHDL type inferencing warning at neorv32_cfs.vhd(145): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 145 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149682 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(146) " "VHDL type inferencing warning at neorv32_cfs.vhd(146): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 146 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149683 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(154) " "VHDL type inferencing warning at neorv32_cfs.vhd(154): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 154 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149685 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(155) " "VHDL type inferencing warning at neorv32_cfs.vhd(155): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 155 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149686 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(193) " "VHDL type inferencing warning at neorv32_cfs.vhd(193): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 193 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149688 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "To_StdULogicVector 0 bit_vector std_logic_vector bit_vector neorv32_cfs.vhd(194) " "VHDL type inferencing warning at neorv32_cfs.vhd(194): two visible identifiers match \"To_StdULogicVector\" because the actual at position 0 has an ambiguous type - it could be \"bit_vector\" or \"std_logic_vector\", assuming \"bit_vector\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 194 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710110149783 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX00 top.vhd(108) " "VHDL Signal Declaration warning at top.vhd(108): used implicit default value for signal \"HEX00\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX01 top.vhd(109) " "VHDL Signal Declaration warning at top.vhd(109): used implicit default value for signal \"HEX01\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX02 top.vhd(110) " "VHDL Signal Declaration warning at top.vhd(110): used implicit default value for signal \"HEX02\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX03 top.vhd(111) " "VHDL Signal Declaration warning at top.vhd(111): used implicit default value for signal \"HEX03\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX04 top.vhd(112) " "VHDL Signal Declaration warning at top.vhd(112): used implicit default value for signal \"HEX04\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX05 top.vhd(113) " "VHDL Signal Declaration warning at top.vhd(113): used implicit default value for signal \"HEX05\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX06 top.vhd(114) " "VHDL Signal Declaration warning at top.vhd(114): used implicit default value for signal \"HEX06\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX10 top.vhd(116) " "VHDL Signal Declaration warning at top.vhd(116): used implicit default value for signal \"HEX10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 116 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX11 top.vhd(117) " "VHDL Signal Declaration warning at top.vhd(117): used implicit default value for signal \"HEX11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX12 top.vhd(118) " "VHDL Signal Declaration warning at top.vhd(118): used implicit default value for signal \"HEX12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX13 top.vhd(119) " "VHDL Signal Declaration warning at top.vhd(119): used implicit default value for signal \"HEX13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149787 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX14 top.vhd(120) " "VHDL Signal Declaration warning at top.vhd(120): used implicit default value for signal \"HEX14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX15 top.vhd(121) " "VHDL Signal Declaration warning at top.vhd(121): used implicit default value for signal \"HEX15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 121 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX16 top.vhd(122) " "VHDL Signal Declaration warning at top.vhd(122): used implicit default value for signal \"HEX16\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX20 top.vhd(124) " "VHDL Signal Declaration warning at top.vhd(124): used implicit default value for signal \"HEX20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 124 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX21 top.vhd(125) " "VHDL Signal Declaration warning at top.vhd(125): used implicit default value for signal \"HEX21\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX22 top.vhd(126) " "VHDL Signal Declaration warning at top.vhd(126): used implicit default value for signal \"HEX22\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 126 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX23 top.vhd(127) " "VHDL Signal Declaration warning at top.vhd(127): used implicit default value for signal \"HEX23\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX24 top.vhd(128) " "VHDL Signal Declaration warning at top.vhd(128): used implicit default value for signal \"HEX24\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 128 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX25 top.vhd(129) " "VHDL Signal Declaration warning at top.vhd(129): used implicit default value for signal \"HEX25\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 129 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX26 top.vhd(130) " "VHDL Signal Declaration warning at top.vhd(130): used implicit default value for signal \"HEX26\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 130 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX30 top.vhd(132) " "VHDL Signal Declaration warning at top.vhd(132): used implicit default value for signal \"HEX30\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 132 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX31 top.vhd(133) " "VHDL Signal Declaration warning at top.vhd(133): used implicit default value for signal \"HEX31\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 133 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX32 top.vhd(134) " "VHDL Signal Declaration warning at top.vhd(134): used implicit default value for signal \"HEX32\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 134 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149788 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX33 top.vhd(135) " "VHDL Signal Declaration warning at top.vhd(135): used implicit default value for signal \"HEX33\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 135 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX34 top.vhd(136) " "VHDL Signal Declaration warning at top.vhd(136): used implicit default value for signal \"HEX34\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX35 top.vhd(137) " "VHDL Signal Declaration warning at top.vhd(137): used implicit default value for signal \"HEX35\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 137 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX36 top.vhd(138) " "VHDL Signal Declaration warning at top.vhd(138): used implicit default value for signal \"HEX36\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 138 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX40 top.vhd(140) " "VHDL Signal Declaration warning at top.vhd(140): used implicit default value for signal \"HEX40\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX41 top.vhd(141) " "VHDL Signal Declaration warning at top.vhd(141): used implicit default value for signal \"HEX41\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX42 top.vhd(142) " "VHDL Signal Declaration warning at top.vhd(142): used implicit default value for signal \"HEX42\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 142 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX43 top.vhd(143) " "VHDL Signal Declaration warning at top.vhd(143): used implicit default value for signal \"HEX43\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 143 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX44 top.vhd(144) " "VHDL Signal Declaration warning at top.vhd(144): used implicit default value for signal \"HEX44\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 144 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX45 top.vhd(145) " "VHDL Signal Declaration warning at top.vhd(145): used implicit default value for signal \"HEX45\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX46 top.vhd(146) " "VHDL Signal Declaration warning at top.vhd(146): used implicit default value for signal \"HEX46\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX50 top.vhd(148) " "VHDL Signal Declaration warning at top.vhd(148): used implicit default value for signal \"HEX50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 148 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX51 top.vhd(149) " "VHDL Signal Declaration warning at top.vhd(149): used implicit default value for signal \"HEX51\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 149 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX52 top.vhd(150) " "VHDL Signal Declaration warning at top.vhd(150): used implicit default value for signal \"HEX52\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 150 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX53 top.vhd(151) " "VHDL Signal Declaration warning at top.vhd(151): used implicit default value for signal \"HEX53\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 151 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX54 top.vhd(152) " "VHDL Signal Declaration warning at top.vhd(152): used implicit default value for signal \"HEX54\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 152 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149789 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX55 top.vhd(153) " "VHDL Signal Declaration warning at top.vhd(153): used implicit default value for signal \"HEX55\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149790 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX56 top.vhd(154) " "VHDL Signal Declaration warning at top.vhd(154): used implicit default value for signal \"HEX56\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149790 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "neorv32_top_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149805 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_sleep neorv32_top.vhd(272) " "Verilog HDL or VHDL warning at neorv32_top.vhd(272): object \"cpu_sleep\" assigned a value but never read" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110149808 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_enable neorv32_top.vhd(331) " "Verilog HDL or VHDL warning at neorv32_top.vhd(331): object \"xip_enable\" assigned a value but never read" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 331 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110149809 "|top|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_page neorv32_top.vhd(332) " "Verilog HDL or VHDL warning at neorv32_top.vhd(332): object \"xip_page\" assigned a value but never read" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110149809 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIGURATION: IMEM DMEM BOOTROM OCD + GPIO MTIME UART0 CFS GPTMR \" neorv32_top.vhd(339) " "VHDL Assertion Statement at neorv32_top.vhd(339): assertion is false - report \"NEORV32 PROCESSOR CONFIGURATION: IMEM DMEM BOOTROM OCD + GPIO MTIME UART0 CFS GPTMR \" (NOTE)" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 339 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110149810 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" neorv32_top.vhd(372) " "VHDL Assertion Statement at neorv32_top.vhd(372): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" (NOTE)" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 372 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110149810 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing on-chip debugger (OCD).\" neorv32_top.vhd(386) " "VHDL Assertion Statement at neorv32_top.vhd(386): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing on-chip debugger (OCD).\" (NOTE)" {  } { { "../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 386 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110149810 "|top|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "neorv32_cpu_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149921 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"The NEORV32 RISC-V Processor (Version 0x01080600) - github.com/stnolting/neorv32\" neorv32_cpu.vhd(144) " "VHDL Assertion Statement at neorv32_cpu.vhd(144): assertion is false - report \"The NEORV32 RISC-V Processor (Version 0x01080600) - github.com/stnolting/neorv32\" (NOTE)" {  } { { "../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 144 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110149924 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Core ISA ('MARCH') = RV32IMCU_Zicsr_Zicntr_Zifencei_Sdext_Sdtrig\" neorv32_cpu.vhd(148) " "VHDL Assertion Statement at neorv32_cpu.vhd(148): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Core ISA ('MARCH') = RV32IMCU_Zicsr_Zicntr_Zifencei_Sdext_Sdtrig\" (NOTE)" {  } { { "../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 148 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110149924 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU NOTE: Assuming this is real hardware.\" neorv32_cpu.vhd(171) " "VHDL Assertion Statement at neorv32_cpu.vhd(171): assertion is false - report \"NEORV32 CPU NOTE: Assuming this is real hardware.\" (NOTE)" {  } { { "../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 171 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110149924 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" neorv32_cpu.vhd(177) " "VHDL Assertion Statement at neorv32_cpu.vhd(177): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Boot from address 0xffff0000.\" (NOTE)" {  } { { "../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 177 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110149924 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Warning" "WVRFX_VHDL_ASSERT_ALWAYS_OCCURS_WARNING" "\"NEORV32 CPU CONFIG WARNING! Overriding <CPU_IPB_ENTRIES> configuration (setting =2) because C ISA extension is enabled.\" neorv32_cpu.vhd(183) " "VHDL Assertion Statement at neorv32_cpu.vhd(183): assertion is false - report \"NEORV32 CPU CONFIG WARNING! Overriding <CPU_IPB_ENTRIES> configuration (setting =2) because C ISA extension is enabled.\" (WARNING)" {  } { { "../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 183 0 0 } }  } 0 10651 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (WARNING)" 0 0 "Analysis & Synthesis" 0 -1 1710110149924 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149926 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(297) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(297): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 297 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(307) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(307): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 307 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(308) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(308): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 308 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hpmevent neorv32_cpu_control.vhd(303) " "VHDL Signal Declaration warning at neorv32_cpu_control.vhd(303): used implicit default value for signal \"hpmevent\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 303 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hpmevent_rd neorv32_cpu_control.vhd(304) " "VHDL Signal Declaration warning at neorv32_cpu_control.vhd(304): used implicit default value for signal \"hpmevent_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pmp neorv32_cpu_control.vhd(317) " "VHDL Signal Declaration warning at neorv32_cpu_control.vhd(317): used implicit default value for signal \"pmp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 317 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_control.vhd(1049) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1049): conditional expression evaluates to a constant" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 1049 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(1995) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(1995): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 1995 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2427) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2427): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 2427 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110149938 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "../rtl/core/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_control.vhd" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110149986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110149986 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710110149986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/db/altsyncram_u2n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110150054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110150054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2n1 neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated " "Elaborating entity \"altsyncram_u2n1\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\|altsyncram:reg_file\[0\]\[31\]__1\|altsyncram_u2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_alu.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_alu.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_bus neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst " "Elaborating entity \"neorv32_cpu_bus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst\"" {  } { { "../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_bus_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150078 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(111) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(111): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 111 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(113) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(113): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 113 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(114) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(114): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 114 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(115) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(115): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 115 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(116) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(116): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 116 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(117) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(117): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 117 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(118) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(118): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 118 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(119) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(119): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 119 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(120) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(120): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 120 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(121) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(121): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 121 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(122) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(122): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 122 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(123) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(123): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 123 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(287) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(287): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 287 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(308) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(308): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 308 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(333) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(333): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 333 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(359) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(359): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 359 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(373) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(373): subtype or type has null range" {  } { { "../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cpu_bus.vhd" 373 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1710110150081 "|top|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_busswitch neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_core_busswitch_inst " "Elaborating entity \"neorv32_busswitch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_core_busswitch_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "neorv32_core_busswitch_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_keeper neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst " "Elaborating entity \"neorv32_bus_keeper\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "neorv32_bus_keeper_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150090 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" neorv32_imem.default.vhd(90) " "VHDL Assertion Statement at neorv32_imem.default.vhd(90): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" (NOTE)" {  } { { "../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/mem/neorv32_imem.default.vhd" 90 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110150091 "|top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (262144 bytes).\" neorv32_imem.default.vhd(97) " "VHDL Assertion Statement at neorv32_imem.default.vhd(97): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (262144 bytes).\" (NOTE)" {  } { { "../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/mem/neorv32_imem.default.vhd" 97 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110150091 "|top|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150093 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" neorv32_dmem.default.vhd(73) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(73): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" (NOTE)" {  } { { "../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/mem/neorv32_dmem.default.vhd" 73 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110150094 "|top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 32768 bytes).\" neorv32_dmem.default.vhd(76) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(76): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 32768 bytes).\" (NOTE)" {  } { { "../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/mem/neorv32_dmem.default.vhd" 76 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110150094 "|top|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150096 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" neorv32_boot_rom.vhd(78) " "VHDL Assertion Statement at neorv32_boot_rom.vhd(78): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" (NOTE)" {  } { { "../rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_boot_rom.vhd" 78 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1710110150101 "|top|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cfs neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst " "Elaborating entity \"neorv32_cfs\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_cfs_inst_true:neorv32_cfs_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr neorv32_cfs.vhd(85) " "Verilog HDL or VHDL warning at neorv32_cfs.vhd(85): object \"addr\" assigned a value but never read" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T1 neorv32_cfs.vhd(126) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(126): used explicit default value for signal \"LOWER_BOUND_T1\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T1 neorv32_cfs.vhd(127) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(127): used explicit default value for signal \"UPPER_BOUND_T1\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 127 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T2 neorv32_cfs.vhd(128) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(128): used explicit default value for signal \"LOWER_BOUND_T2\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T2 neorv32_cfs.vhd(129) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(129): used explicit default value for signal \"UPPER_BOUND_T2\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T3 neorv32_cfs.vhd(130) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(130): used explicit default value for signal \"LOWER_BOUND_T3\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T3 neorv32_cfs.vhd(131) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(131): used explicit default value for signal \"UPPER_BOUND_T3\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T4 neorv32_cfs.vhd(133) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(133): used explicit default value for signal \"LOWER_BOUND_T4\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T4 neorv32_cfs.vhd(134) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(134): used explicit default value for signal \"UPPER_BOUND_T4\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T5 neorv32_cfs.vhd(135) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(135): used explicit default value for signal \"LOWER_BOUND_T5\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T5 neorv32_cfs.vhd(136) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(136): used explicit default value for signal \"UPPER_BOUND_T5\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T6 neorv32_cfs.vhd(137) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(137): used explicit default value for signal \"LOWER_BOUND_T6\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 137 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T6 neorv32_cfs.vhd(138) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(138): used explicit default value for signal \"UPPER_BOUND_T6\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 138 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T7 neorv32_cfs.vhd(139) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(139): used explicit default value for signal \"LOWER_BOUND_T7\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T7 neorv32_cfs.vhd(140) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(140): used explicit default value for signal \"UPPER_BOUND_T7\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 140 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T8 neorv32_cfs.vhd(141) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(141): used explicit default value for signal \"LOWER_BOUND_T8\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T8 neorv32_cfs.vhd(142) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(142): used explicit default value for signal \"UPPER_BOUND_T8\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T9 neorv32_cfs.vhd(143) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(143): used explicit default value for signal \"LOWER_BOUND_T9\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T9 neorv32_cfs.vhd(144) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(144): used explicit default value for signal \"UPPER_BOUND_T9\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T10 neorv32_cfs.vhd(145) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(145): used explicit default value for signal \"LOWER_BOUND_T10\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T10 neorv32_cfs.vhd(146) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(146): used explicit default value for signal \"UPPER_BOUND_T10\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 146 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_T neorv32_cfs.vhd(150) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(150): used explicit default value for signal \"LOWER_BOUND_T\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_T neorv32_cfs.vhd(151) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(151): used explicit default value for signal \"UPPER_BOUND_T\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_FIRQ1 neorv32_cfs.vhd(154) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(154): used explicit default value for signal \"LOWER_BOUND_FIRQ1\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 154 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_FIRQ1 neorv32_cfs.vhd(155) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(155): used explicit default value for signal \"UPPER_BOUND_FIRQ1\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 155 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150115 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread1 neorv32_cfs.vhd(158) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(158): used explicit default value for signal \"thread1\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 158 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread2 neorv32_cfs.vhd(159) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(159): used explicit default value for signal \"thread2\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 159 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread3 neorv32_cfs.vhd(160) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(160): used explicit default value for signal \"thread3\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread4 neorv32_cfs.vhd(162) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(162): used explicit default value for signal \"thread4\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 162 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread5 neorv32_cfs.vhd(163) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(163): used explicit default value for signal \"thread5\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 163 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread6 neorv32_cfs.vhd(164) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(164): used explicit default value for signal \"thread6\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 164 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread7 neorv32_cfs.vhd(165) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(165): used explicit default value for signal \"thread7\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 165 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread8 neorv32_cfs.vhd(166) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(166): used explicit default value for signal \"thread8\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 166 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread9 neorv32_cfs.vhd(167) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(167): used explicit default value for signal \"thread9\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 167 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "thread10 neorv32_cfs.vhd(168) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(168): used explicit default value for signal \"thread10\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 168 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "threads neorv32_cfs.vhd(171) " "Verilog HDL or VHDL warning at neorv32_cfs.vhd(171): object \"threads\" assigned a value but never read" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "thread_in_control neorv32_cfs.vhd(182) " "Verilog HDL or VHDL warning at neorv32_cfs.vhd(182): object \"thread_in_control\" assigned a value but never read" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LOWER_BOUND_SECURE_TASK0 neorv32_cfs.vhd(193) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(193): used explicit default value for signal \"LOWER_BOUND_SECURE_TASK0\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UPPER_BOUND_SECURE_TASK0 neorv32_cfs.vhd(194) " "VHDL Signal Declaration warning at neorv32_cfs.vhd(194): used explicit default value for signal \"UPPER_BOUND_SECURE_TASK0\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CURRENT_TASK_NUM neorv32_cfs.vhd(205) " "Verilog HDL or VHDL warning at neorv32_cfs.vhd(205): object \"CURRENT_TASK_NUM\" assigned a value but never read" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cfs_reg_rd\[10..11\] neorv32_cfs.vhd(94) " "Using initial value X (don't care) for net \"cfs_reg_rd\[10..11\]\" at neorv32_cfs.vhd(94)" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 94 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cfs_reg_rd\[13..47\] neorv32_cfs.vhd(94) " "Using initial value X (don't care) for net \"cfs_reg_rd\[13..47\]\" at neorv32_cfs.vhd(94)" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 94 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "cfs_reg_rd\[56..63\] neorv32_cfs.vhd(94) " "Using initial value X (don't care) for net \"cfs_reg_rd\[56..63\]\" at neorv32_cfs.vhd(94)" {  } { { "../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 94 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110150116 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sha_256_core neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|neorv32_sha_256_core:\\CFS_Functions_Generator:neorv32_sha256 " "Elaborating entity \"neorv32_sha_256_core\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cfs:\\neorv32_cfs_inst_true:neorv32_cfs_inst\|neorv32_sha_256_core:\\CFS_Functions_Generator:neorv32_sha256\"" {  } { { "../rtl/core/neorv32_cfs.vhd" "\\CFS_Functions_Generator:neorv32_sha256" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_cfs.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MSG_BLOCK_COUNTER neorv32_sha_256_core.vhd(57) " "Verilog HDL or VHDL warning at neorv32_sha_256_core.vhd(57): object \"MSG_BLOCK_COUNTER\" assigned a value but never read" {  } { { "../rtl/core/neorv32_sha_256_core.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha_256_core.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1710110150142 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HV_INITIAL_VALUES neorv32_sha_256_core.vhd(120) " "VHDL Signal Declaration warning at neorv32_sha_256_core.vhd(120): used explicit default value for signal \"HV_INITIAL_VALUES\" because signal was never assigned a value" {  } { { "../rtl/core/neorv32_sha_256_core.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_sha_256_core.vhd" 120 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1710110150142 "|top|neorv32_top:neorv32_top_inst|neorv32_cfs:\neorv32_cfs_inst_true:neorv32_cfs_inst|neorv32_sha_256_core:\CFS_Functions_Generator:neorv32_sha256"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "../rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_uart.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gptmr neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\neorv32_gptmr_inst_true:neorv32_gptmr_inst " "Elaborating entity \"neorv32_gptmr\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\neorv32_gptmr_inst_true:neorv32_gptmr_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_gptmr_inst_true:neorv32_gptmr_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "neorv32_sysinfo_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_debug_dtm neorv32_top:neorv32_top_inst\|neorv32_debug_dtm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst " "Elaborating entity \"neorv32_debug_dtm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_debug_dtm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dtm_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_debug_dm neorv32_top:neorv32_top_inst\|neorv32_debug_dm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst " "Elaborating entity \"neorv32_debug_dm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_debug_dm:\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst\"" {  } { { "../rtl/core/neorv32_top.vhd" "\\neorv32_neorv32_ocd_inst_true:neorv32_debug_dm_inst" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/rtl/core/neorv32_top.vhd" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110150199 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|mem_ram_b3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE I-O-Guard-NEORV32.top0.rtl.mif " "Parameter INIT_FILE set to I-O-Guard-NEORV32.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110157753 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1710110157753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110157781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE I-O-Guard-NEORV32.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"I-O-Guard-NEORV32.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157781 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710110157781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a371.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a371.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a371 " "Found entity 1: altsyncram_a371" {  } { { "db/altsyncram_a371.tdf" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/db/altsyncram_a371.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110157825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110157825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110157834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710110157834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0an1 " "Found entity 1: altsyncram_0an1" {  } { { "db/altsyncram_0an1.tdf" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/db/altsyncram_0an1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110157875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110157875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Elaborated megafunction instantiation \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110157900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0 " "Instantiated megafunction \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\|altsyncram:mem_ram_b0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710110157900 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1710110157900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdn1 " "Found entity 1: altsyncram_gdn1" {  } { { "db/altsyncram_gdn1.tdf" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/db/altsyncram_gdn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110157951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110157951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110158044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110158044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/quartus/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710110158085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110158085 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX00 GND " "Pin \"HEX00\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX00"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX01 GND " "Pin \"HEX01\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX01"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX02 GND " "Pin \"HEX02\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX02"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX03 GND " "Pin \"HEX03\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX03"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX04 GND " "Pin \"HEX04\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX04"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX05 GND " "Pin \"HEX05\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX05"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX06 GND " "Pin \"HEX06\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX06"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX10 GND " "Pin \"HEX10\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX10"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX11 GND " "Pin \"HEX11\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX11"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX12 GND " "Pin \"HEX12\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX12"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX13 GND " "Pin \"HEX13\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX13"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX14 GND " "Pin \"HEX14\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX14"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX15 GND " "Pin \"HEX15\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX15"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX16 GND " "Pin \"HEX16\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX16"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX20 GND " "Pin \"HEX20\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX20"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX21 GND " "Pin \"HEX21\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX21"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX22 GND " "Pin \"HEX22\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX22"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX23 GND " "Pin \"HEX23\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX23"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX24 GND " "Pin \"HEX24\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX24"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX25 GND " "Pin \"HEX25\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX25"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX26 GND " "Pin \"HEX26\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 130 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX26"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX30 GND " "Pin \"HEX30\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX30"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX31 GND " "Pin \"HEX31\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX31"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX32 GND " "Pin \"HEX32\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX32"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX33 GND " "Pin \"HEX33\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX33"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX34 GND " "Pin \"HEX34\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX34"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX35 GND " "Pin \"HEX35\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX35"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX36 GND " "Pin \"HEX36\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX36"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX40 GND " "Pin \"HEX40\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 140 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX40"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX41 GND " "Pin \"HEX41\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX41"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX42 GND " "Pin \"HEX42\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX42"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX43 GND " "Pin \"HEX43\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX43"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX44 GND " "Pin \"HEX44\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX44"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX45 GND " "Pin \"HEX45\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX45"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX46 GND " "Pin \"HEX46\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 146 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX46"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX50 GND " "Pin \"HEX50\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX50"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX51 GND " "Pin \"HEX51\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX51"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX52 GND " "Pin \"HEX52\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX52"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX53 GND " "Pin \"HEX53\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX53"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX54 GND " "Pin \"HEX54\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX54"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX55 GND " "Pin \"HEX55\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 153 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX55"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX56 GND " "Pin \"HEX56\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|HEX56"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[8\] GND " "Pin \"gpio_o\[8\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_o\[9\] GND " "Pin \"gpio_o\[9\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[8\] GND " "Pin \"gpio_0_o\[8\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[9\] GND " "Pin \"gpio_0_o\[9\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[10\] GND " "Pin \"gpio_0_o\[10\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[11\] GND " "Pin \"gpio_0_o\[11\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[12\] GND " "Pin \"gpio_0_o\[12\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[13\] GND " "Pin \"gpio_0_o\[13\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[14\] GND " "Pin \"gpio_0_o\[14\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[15\] GND " "Pin \"gpio_0_o\[15\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[16\] GND " "Pin \"gpio_0_o\[16\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[17\] GND " "Pin \"gpio_0_o\[17\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[18\] GND " "Pin \"gpio_0_o\[18\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[19\] GND " "Pin \"gpio_0_o\[19\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[20\] GND " "Pin \"gpio_0_o\[20\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[21\] GND " "Pin \"gpio_0_o\[21\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[22\] GND " "Pin \"gpio_0_o\[22\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[23\] GND " "Pin \"gpio_0_o\[23\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[24\] GND " "Pin \"gpio_0_o\[24\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[25\] GND " "Pin \"gpio_0_o\[25\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[26\] GND " "Pin \"gpio_0_o\[26\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[27\] GND " "Pin \"gpio_0_o\[27\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[28\] GND " "Pin \"gpio_0_o\[28\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[29\] GND " "Pin \"gpio_0_o\[29\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[30\] GND " "Pin \"gpio_0_o\[30\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_0_o\[31\] GND " "Pin \"gpio_0_o\[31\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|gpio_0_o[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_clk_o GND " "Pin \"spi_clk_o\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_clk_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_dat_o GND " "Pin \"spi_dat_o\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_dat_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[0\] VCC " "Pin \"spi_csn_o\[0\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[1\] VCC " "Pin \"spi_csn_o\[1\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[2\] VCC " "Pin \"spi_csn_o\[2\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[3\] VCC " "Pin \"spi_csn_o\[3\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[4\] VCC " "Pin \"spi_csn_o\[4\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[5\] VCC " "Pin \"spi_csn_o\[5\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[6\] VCC " "Pin \"spi_csn_o\[6\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csn_o\[7\] VCC " "Pin \"spi_csn_o\[7\]\" is stuck at VCC" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|spi_csn_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1710110162472 "|top|led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1710110162472 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1710110163061 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1710110166190 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710110167575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710110167575 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW8 " "No output dependent on input pin \"SW8\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[8\] " "No output dependent on input pin \"gpio_1_i\[8\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[9\] " "No output dependent on input pin \"gpio_1_i\[9\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[10\] " "No output dependent on input pin \"gpio_1_i\[10\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[11\] " "No output dependent on input pin \"gpio_1_i\[11\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[12\] " "No output dependent on input pin \"gpio_1_i\[12\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[13\] " "No output dependent on input pin \"gpio_1_i\[13\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[14\] " "No output dependent on input pin \"gpio_1_i\[14\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[15\] " "No output dependent on input pin \"gpio_1_i\[15\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[16\] " "No output dependent on input pin \"gpio_1_i\[16\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[17\] " "No output dependent on input pin \"gpio_1_i\[17\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[18\] " "No output dependent on input pin \"gpio_1_i\[18\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[19\] " "No output dependent on input pin \"gpio_1_i\[19\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[20\] " "No output dependent on input pin \"gpio_1_i\[20\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[21\] " "No output dependent on input pin \"gpio_1_i\[21\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[22\] " "No output dependent on input pin \"gpio_1_i\[22\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[23\] " "No output dependent on input pin \"gpio_1_i\[23\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[24\] " "No output dependent on input pin \"gpio_1_i\[24\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[25\] " "No output dependent on input pin \"gpio_1_i\[25\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[26\] " "No output dependent on input pin \"gpio_1_i\[26\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[27\] " "No output dependent on input pin \"gpio_1_i\[27\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[28\] " "No output dependent on input pin \"gpio_1_i\[28\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[29\] " "No output dependent on input pin \"gpio_1_i\[29\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[30\] " "No output dependent on input pin \"gpio_1_i\[30\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpio_1_i\[31\] " "No output dependent on input pin \"gpio_1_i\[31\]\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|gpio_1_i[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi_dat_i " "No output dependent on input pin \"spi_dat_i\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|spi_dat_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key0 " "No output dependent on input pin \"key0\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|key0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|key3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW0 " "No output dependent on input pin \"SW0\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1 " "No output dependent on input pin \"SW1\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2 " "No output dependent on input pin \"SW2\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW3 " "No output dependent on input pin \"SW3\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW4 " "No output dependent on input pin \"SW4\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW5 " "No output dependent on input pin \"SW5\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW6 " "No output dependent on input pin \"SW6\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW7 " "No output dependent on input pin \"SW7\"" {  } { { "../FPGA/Cyclone V DE0-CV/top.vhd" "" { Text "C:/Users/SteveZang/Desktop/I-O-Guard-NEORV32/FPGA/Cyclone V DE0-CV/top.vhd" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1710110168588 "|top|SW7"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1710110168588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16139 " "Implemented 16139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710110168624 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710110168624 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15595 " "Implemented 15595 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710110168624 ""} { "Info" "ICUT_CUT_TM_RAMS" "384 " "Implemented 384 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1710110168624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710110168624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 270 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 270 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710110168725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 17:36:08 2024 " "Processing ended: Sun Mar 10 17:36:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710110168725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710110168725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710110168725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710110168725 ""}
