

================================================================
== Vivado HLS Report for 'bit_reverse'
================================================================
* Date:           Wed Jul 29 20:31:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13313|  14337|  13313|  14337|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  13312|  14336|  13 ~ 14 |          -|          -|  1024|    no    |
        | + Loop 1.1  |     10|     10|         1|          -|          -|    10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     66|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|     189|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     189|    195|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_15_fu_143_p2        |     +    |      0|  0|  13|           1|          11|
    |i_fu_155_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln102_fu_149_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln114_fu_137_p2  |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln116_fu_191_p2  |   icmp   |      0|  0|  18|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  66|          52|          60|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |X_I_address0         |  15|          3|   10|         30|
    |X_I_address1         |  15|          3|   10|         30|
    |X_R_address0         |  15|          3|   10|         30|
    |X_R_address1         |  15|          3|   10|         30|
    |ap_NS_fsm            |  33|          6|    1|          6|
    |i_0_i_reg_109        |   9|          2|    4|          8|
    |input_assign_reg_86  |   9|          2|   11|         22|
    |p_0_i_reg_120        |   9|          2|   10|         20|
    |reversed_reg_98      |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 129|         26|   98|        240|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |X_I_addr_4_reg_263   |  10|   0|   10|          0|
    |X_I_addr_reg_258     |  10|   0|   10|          0|
    |X_R_addr_4_reg_253   |  10|   0|   10|          0|
    |X_R_addr_reg_248     |  10|   0|   10|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_i_reg_109        |   4|   0|    4|          0|
    |i_15_reg_221         |  11|   0|   11|          0|
    |icmp_ln116_reg_244   |   1|   0|    1|          0|
    |input_assign_reg_86  |  11|   0|   11|          0|
    |p_0_i_reg_120        |  10|   0|   10|          0|
    |reversed_reg_98      |  32|   0|   32|          0|
    |temp_1_reg_273       |  32|   0|   32|          0|
    |temp_reg_268         |  32|   0|   32|          0|
    |zext_ln100_reg_213   |  11|   0|   32|         21|
    +---------------------+----+----+-----+-----------+
    |Total                | 189|   0|  210|         21|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_done       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  bit_reverse | return value |
|X_R_address0  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we0       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d0        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q0        |  in |   32|  ap_memory |      X_R     |     array    |
|X_R_address1  | out |   10|  ap_memory |      X_R     |     array    |
|X_R_ce1       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_we1       | out |    1|  ap_memory |      X_R     |     array    |
|X_R_d1        | out |   32|  ap_memory |      X_R     |     array    |
|X_R_q1        |  in |   32|  ap_memory |      X_R     |     array    |
|X_I_address0  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we0       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d0        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q0        |  in |   32|  ap_memory |      X_I     |     array    |
|X_I_address1  | out |   10|  ap_memory |      X_I     |     array    |
|X_I_ce1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_we1       | out |    1|  ap_memory |      X_I     |     array    |
|X_I_d1        | out |   32|  ap_memory |      X_I     |     array    |
|X_I_q1        |  in |   32|  ap_memory |      X_I     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

