<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMachineScheduler.h source code [llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::SIScheduleBlock,llvm::SIScheduleBlockCreator,llvm::SIScheduleBlockLinkKind,llvm::SIScheduleBlockResult,llvm::SIScheduleBlockScheduler,llvm::SIScheduleBlocks,llvm::SIScheduleCandReason,llvm::SIScheduleDAGMI,llvm::SIScheduler,llvm::SISchedulerBlockCreatorVariant,llvm::SISchedulerBlockSchedulerVariant,llvm::SISchedulerCandidate "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIMachineScheduler.h.html'>SIMachineScheduler.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIMachineScheduler.h - SI Scheduler Interface -----------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// SI Machine Scheduler interface</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H">LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H">LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineScheduler.h.html">"llvm/CodeGen/MachineScheduler.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>enum</b> <dfn class="type def" id="llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</dfn> {</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::SIScheduleCandReason::NoCand" title='llvm::SIScheduleCandReason::NoCand' data-ref="llvm::SIScheduleCandReason::NoCand">NoCand</dfn>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::SIScheduleCandReason::RegUsage" title='llvm::SIScheduleCandReason::RegUsage' data-ref="llvm::SIScheduleCandReason::RegUsage">RegUsage</dfn>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::SIScheduleCandReason::Latency" title='llvm::SIScheduleCandReason::Latency' data-ref="llvm::SIScheduleCandReason::Latency">Latency</dfn>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::SIScheduleCandReason::Successor" title='llvm::SIScheduleCandReason::Successor' data-ref="llvm::SIScheduleCandReason::Successor">Successor</dfn>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::SIScheduleCandReason::Depth" title='llvm::SIScheduleCandReason::Depth' data-ref="llvm::SIScheduleCandReason::Depth">Depth</dfn>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::SIScheduleCandReason::NodeOrder" title='llvm::SIScheduleCandReason::NodeOrder' data-ref="llvm::SIScheduleCandReason::NodeOrder">NodeOrder</dfn></td></tr>
<tr><th id="38">38</th><td>};</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>struct</b> <dfn class="type def" id="llvm::SISchedulerCandidate" title='llvm::SISchedulerCandidate' data-ref="llvm::SISchedulerCandidate">SISchedulerCandidate</dfn> {</td></tr>
<tr><th id="41">41</th><td>  <i>// The reason for this candidate.</i></td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a> <dfn class="decl" id="llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</dfn> = <a class="enum" href="#llvm::SIScheduleCandReason::NoCand" title='llvm::SIScheduleCandReason::NoCand' data-ref="llvm::SIScheduleCandReason::NoCand">NoCand</a>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <i>// Set of reasons that apply to multiple candidates.</i></td></tr>
<tr><th id="45">45</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="llvm::SISchedulerCandidate::RepeatReasonSet" title='llvm::SISchedulerCandidate::RepeatReasonSet' data-ref="llvm::SISchedulerCandidate::RepeatReasonSet">RepeatReasonSet</dfn> = <var>0</var>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <dfn class="decl" id="_ZN4llvm20SISchedulerCandidateC1Ev" title='llvm::SISchedulerCandidate::SISchedulerCandidate' data-ref="_ZN4llvm20SISchedulerCandidateC1Ev">SISchedulerCandidate</dfn>() = <b>default</b>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm20SISchedulerCandidate8isRepeatENS_20SIScheduleCandReasonE" title='llvm::SISchedulerCandidate::isRepeat' data-ref="_ZN4llvm20SISchedulerCandidate8isRepeatENS_20SIScheduleCandReasonE">isRepeat</dfn>(<a class="type" href="#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a> <dfn class="local col9 decl" id="219R" title='R' data-type='llvm::SIScheduleCandReason' data-ref="219R">R</dfn>) { <b>return</b> <a class="member" href="#llvm::SISchedulerCandidate::RepeatReasonSet" title='llvm::SISchedulerCandidate::RepeatReasonSet' data-ref="llvm::SISchedulerCandidate::RepeatReasonSet">RepeatReasonSet</a> &amp; (<var>1</var> &lt;&lt; <a class="local col9 ref" href="#219R" title='R' data-ref="219R">R</a>); }</td></tr>
<tr><th id="50">50</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm20SISchedulerCandidate9setRepeatENS_20SIScheduleCandReasonE" title='llvm::SISchedulerCandidate::setRepeat' data-ref="_ZN4llvm20SISchedulerCandidate9setRepeatENS_20SIScheduleCandReasonE">setRepeat</dfn>(<a class="type" href="#llvm::SIScheduleCandReason" title='llvm::SIScheduleCandReason' data-ref="llvm::SIScheduleCandReason">SIScheduleCandReason</a> <dfn class="local col0 decl" id="220R" title='R' data-type='llvm::SIScheduleCandReason' data-ref="220R">R</dfn>) { <a class="member" href="#llvm::SISchedulerCandidate::RepeatReasonSet" title='llvm::SISchedulerCandidate::RepeatReasonSet' data-ref="llvm::SISchedulerCandidate::RepeatReasonSet">RepeatReasonSet</a> |= (<var>1</var> &lt;&lt; <a class="local col0 ref" href="#220R" title='R' data-ref="220R">R</a>); }</td></tr>
<tr><th id="51">51</th><td>};</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><b>class</b> <a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a>;</td></tr>
<tr><th id="54">54</th><td><b>class</b> <a class="type" href="#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>enum</b> <dfn class="type def" id="llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</dfn> {</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::SIScheduleBlockLinkKind::NoData" title='llvm::SIScheduleBlockLinkKind::NoData' data-ref="llvm::SIScheduleBlockLinkKind::NoData">NoData</dfn>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::SIScheduleBlockLinkKind::Data" title='llvm::SIScheduleBlockLinkKind::Data' data-ref="llvm::SIScheduleBlockLinkKind::Data">Data</dfn></td></tr>
<tr><th id="59">59</th><td>};</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>class</b> <dfn class="type def" id="llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</dfn> {</td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="decl" id="llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</dfn>;</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a> *<dfn class="decl" id="llvm::SIScheduleBlock::BC" title='llvm::SIScheduleBlock::BC' data-ref="llvm::SIScheduleBlock::BC">BC</dfn>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</dfn>;</td></tr>
<tr><th id="66">66</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlock::NodeNum2Index" title='llvm::SIScheduleBlock::NodeNum2Index' data-ref="llvm::SIScheduleBlock::NodeNum2Index">NodeNum2Index</dfn>;</td></tr>
<tr><th id="67">67</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlock::TopReadySUs" title='llvm::SIScheduleBlock::TopReadySUs' data-ref="llvm::SIScheduleBlock::TopReadySUs">TopReadySUs</dfn>;</td></tr>
<tr><th id="68">68</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlock::ScheduledSUnits" title='llvm::SIScheduleBlock::ScheduledSUnits' data-ref="llvm::SIScheduleBlock::ScheduledSUnits">ScheduledSUnits</dfn>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i class="doc">/// The top of the unscheduled zone.</i></td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::IntervalPressure" title='llvm::IntervalPressure' data-ref="llvm::IntervalPressure">IntervalPressure</a> <dfn class="decl" id="llvm::SIScheduleBlock::TopPressure" title='llvm::SIScheduleBlock::TopPressure' data-ref="llvm::SIScheduleBlock::TopPressure">TopPressure</dfn>;</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> <dfn class="decl" id="llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</dfn>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <i>// Pressure: number of said class of registers needed to</i></td></tr>
<tr><th id="75">75</th><td><i>  // store the live virtual and real registers.</i></td></tr>
<tr><th id="76">76</th><td><i>  // We do care only of SGPR32 and VGPR32 and do track only virtual registers.</i></td></tr>
<tr><th id="77">77</th><td><i>  // Pressure of additional registers required inside the block.</i></td></tr>
<tr><th id="78">78</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlock::InternalAdditionnalPressure" title='llvm::SIScheduleBlock::InternalAdditionnalPressure' data-ref="llvm::SIScheduleBlock::InternalAdditionnalPressure">InternalAdditionnalPressure</dfn>;</td></tr>
<tr><th id="79">79</th><td>  <i>// Pressure of input and output registers</i></td></tr>
<tr><th id="80">80</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlock::LiveInPressure" title='llvm::SIScheduleBlock::LiveInPressure' data-ref="llvm::SIScheduleBlock::LiveInPressure">LiveInPressure</dfn>;</td></tr>
<tr><th id="81">81</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlock::LiveOutPressure" title='llvm::SIScheduleBlock::LiveOutPressure' data-ref="llvm::SIScheduleBlock::LiveOutPressure">LiveOutPressure</dfn>;</td></tr>
<tr><th id="82">82</th><td>  <i>// Registers required by the block, and outputs.</i></td></tr>
<tr><th id="83">83</th><td><i>  // We do track only virtual registers.</i></td></tr>
<tr><th id="84">84</th><td><i>  // Note that some registers are not 32 bits,</i></td></tr>
<tr><th id="85">85</th><td><i>  // and thus the pressure is not equal</i></td></tr>
<tr><th id="86">86</th><td><i>  // to the number of live registers.</i></td></tr>
<tr><th id="87">87</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlock::LiveInRegs" title='llvm::SIScheduleBlock::LiveInRegs' data-ref="llvm::SIScheduleBlock::LiveInRegs">LiveInRegs</dfn>;</td></tr>
<tr><th id="88">88</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlock::LiveOutRegs" title='llvm::SIScheduleBlock::LiveOutRegs' data-ref="llvm::SIScheduleBlock::LiveOutRegs">LiveOutRegs</dfn>;</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</dfn> = <b>false</b>;</td></tr>
<tr><th id="91">91</th><td>  <em>bool</em> <dfn class="decl" id="llvm::SIScheduleBlock::HighLatencyBlock" title='llvm::SIScheduleBlock::HighLatencyBlock' data-ref="llvm::SIScheduleBlock::HighLatencyBlock">HighLatencyBlock</dfn> = <b>false</b>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</dfn>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <i>// Unique ID, the index of the Block in the SIScheduleDAGMI Blocks table.</i></td></tr>
<tr><th id="96">96</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlock::ID" title='llvm::SIScheduleBlock::ID' data-ref="llvm::SIScheduleBlock::ID">ID</dfn>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlock::Preds" title='llvm::SIScheduleBlock::Preds' data-ref="llvm::SIScheduleBlock::Preds">Preds</dfn>;  <i>// All blocks predecessors.</i></td></tr>
<tr><th id="99">99</th><td>  <i>// All blocks successors, and the kind of link</i></td></tr>
<tr><th id="100">100</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*, <a class="type" href="#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>&gt;&gt; <dfn class="decl" id="llvm::SIScheduleBlock::Succs" title='llvm::SIScheduleBlock::Succs' data-ref="llvm::SIScheduleBlock::Succs">Succs</dfn>;</td></tr>
<tr><th id="101">101</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlock::NumHighLatencySuccessors" title='llvm::SIScheduleBlock::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlock::NumHighLatencySuccessors">NumHighLatencySuccessors</dfn> = <var>0</var>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><b>public</b>:</td></tr>
<tr><th id="104">104</th><td>  <dfn class="decl def" id="_ZN4llvm15SIScheduleBlockC1EPNS_15SIScheduleDAGMIEPNS_22SIScheduleBlockCreatorEj" title='llvm::SIScheduleBlock::SIScheduleBlock' data-ref="_ZN4llvm15SIScheduleBlockC1EPNS_15SIScheduleDAGMIEPNS_22SIScheduleBlockCreatorEj">SIScheduleBlock</dfn>(<a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="local col1 decl" id="221DAG" title='DAG' data-type='llvm::SIScheduleDAGMI *' data-ref="221DAG">DAG</dfn>, <a class="type" href="#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a> *<dfn class="local col2 decl" id="222BC" title='BC' data-type='llvm::SIScheduleBlockCreator *' data-ref="222BC">BC</dfn>,</td></tr>
<tr><th id="105">105</th><td>                  <em>unsigned</em> <dfn class="local col3 decl" id="223ID" title='ID' data-type='unsigned int' data-ref="223ID">ID</dfn>):</td></tr>
<tr><th id="106">106</th><td>    <a class="member" href="#llvm::SIScheduleBlock::DAG" title='llvm::SIScheduleBlock::DAG' data-ref="llvm::SIScheduleBlock::DAG">DAG</a>(<a class="local col1 ref" href="#221DAG" title='DAG' data-ref="221DAG">DAG</a>), <a class="member" href="#llvm::SIScheduleBlock::BC" title='llvm::SIScheduleBlock::BC' data-ref="llvm::SIScheduleBlock::BC">BC</a>(<a class="local col2 ref" href="#222BC" title='BC' data-ref="222BC">BC</a>), <a class="member" href="#llvm::SIScheduleBlock::TopRPTracker" title='llvm::SIScheduleBlock::TopRPTracker' data-ref="llvm::SIScheduleBlock::TopRPTracker">TopRPTracker</a><a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_16IntervalPressureE">(</a><a class="member" href="#llvm::SIScheduleBlock::TopPressure" title='llvm::SIScheduleBlock::TopPressure' data-ref="llvm::SIScheduleBlock::TopPressure">TopPressure</a>), <a class="member" href="#llvm::SIScheduleBlock::ID" title='llvm::SIScheduleBlock::ID' data-ref="llvm::SIScheduleBlock::ID">ID</a>(<a class="local col3 ref" href="#223ID" title='ID' data-ref="223ID">ID</a>) {}</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <dfn class="decl" id="_ZN4llvm15SIScheduleBlockD1Ev" title='llvm::SIScheduleBlock::~SIScheduleBlock' data-ref="_ZN4llvm15SIScheduleBlockD1Ev">~SIScheduleBlock</dfn>() = <b>default</b>;</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15SIScheduleBlock5getIDEv" title='llvm::SIScheduleBlock::getID' data-ref="_ZNK4llvm15SIScheduleBlock5getIDEv">getID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::ID" title='llvm::SIScheduleBlock::ID' data-ref="llvm::SIScheduleBlock::ID">ID</a>; }</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <i class="doc">/// Functions for Block construction.</i></td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock7addUnitEPNS_5SUnitE" title='llvm::SIScheduleBlock::addUnit' data-ref="_ZN4llvm15SIScheduleBlock7addUnitEPNS_5SUnitE">addUnit</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="224SU" title='SU' data-type='llvm::SUnit *' data-ref="224SU">SU</dfn>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i>// When all SUs have been added.</i></td></tr>
<tr><th id="116">116</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock13finalizeUnitsEv" title='llvm::SIScheduleBlock::finalizeUnits' data-ref="_ZN4llvm15SIScheduleBlock13finalizeUnitsEv">finalizeUnits</dfn>();</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <i>// Add block pred, which has instruction predecessor of SU.</i></td></tr>
<tr><th id="119">119</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock7addPredEPS0_" title='llvm::SIScheduleBlock::addPred' data-ref="_ZN4llvm15SIScheduleBlock7addPredEPS0_">addPred</dfn>(<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col5 decl" id="225Pred" title='Pred' data-type='llvm::SIScheduleBlock *' data-ref="225Pred">Pred</dfn>);</td></tr>
<tr><th id="120">120</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock7addSuccEPS0_NS_23SIScheduleBlockLinkKindE" title='llvm::SIScheduleBlock::addSucc' data-ref="_ZN4llvm15SIScheduleBlock7addSuccEPS0_NS_23SIScheduleBlockLinkKindE">addSucc</dfn>(<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col6 decl" id="226Succ" title='Succ' data-type='llvm::SIScheduleBlock *' data-ref="226Succ">Succ</dfn>, <a class="type" href="#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a> <dfn class="local col7 decl" id="227Kind" title='Kind' data-type='llvm::SIScheduleBlockLinkKind' data-ref="227Kind">Kind</dfn>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt;&amp; <dfn class="decl def" id="_ZNK4llvm15SIScheduleBlock8getPredsEv" title='llvm::SIScheduleBlock::getPreds' data-ref="_ZNK4llvm15SIScheduleBlock8getPredsEv">getPreds</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::Preds" title='llvm::SIScheduleBlock::Preds' data-ref="llvm::SIScheduleBlock::Preds">Preds</a>; }</td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*, <a class="type" href="#llvm::SIScheduleBlockLinkKind" title='llvm::SIScheduleBlockLinkKind' data-ref="llvm::SIScheduleBlockLinkKind">SIScheduleBlockLinkKind</a>&gt;&gt;</td></tr>
<tr><th id="124">124</th><td>    <dfn class="decl def" id="_ZNK4llvm15SIScheduleBlock8getSuccsEv" title='llvm::SIScheduleBlock::getSuccs' data-ref="_ZNK4llvm15SIScheduleBlock8getSuccsEv">getSuccs</dfn>() <em>const</em> { <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_T_E"></a><a class="member" href="#llvm::SIScheduleBlock::Succs" title='llvm::SIScheduleBlock::Succs' data-ref="llvm::SIScheduleBlock::Succs">Succs</a>; }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlock::Height" title='llvm::SIScheduleBlock::Height' data-ref="llvm::SIScheduleBlock::Height">Height</dfn>;  <i>// Maximum topdown path length to block without outputs</i></td></tr>
<tr><th id="127">127</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlock::Depth" title='llvm::SIScheduleBlock::Depth' data-ref="llvm::SIScheduleBlock::Depth">Depth</dfn>;   <i>// Maximum bottomup path length to block without inputs</i></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15SIScheduleBlock27getNumHighLatencySuccessorsEv" title='llvm::SIScheduleBlock::getNumHighLatencySuccessors' data-ref="_ZNK4llvm15SIScheduleBlock27getNumHighLatencySuccessorsEv">getNumHighLatencySuccessors</dfn>() <em>const</em> {</td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::NumHighLatencySuccessors" title='llvm::SIScheduleBlock::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlock::NumHighLatencySuccessors">NumHighLatencySuccessors</a>;</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv" title='llvm::SIScheduleBlock::isHighLatencyBlock' data-ref="_ZN4llvm15SIScheduleBlock18isHighLatencyBlockEv">isHighLatencyBlock</dfn>() { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::HighLatencyBlock" title='llvm::SIScheduleBlock::HighLatencyBlock' data-ref="llvm::SIScheduleBlock::HighLatencyBlock">HighLatencyBlock</a>; }</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <i>// This is approximative.</i></td></tr>
<tr><th id="136">136</th><td><i>  // Ideally should take into accounts some instructions (rcp, etc)</i></td></tr>
<tr><th id="137">137</th><td><i>  // are 4 times slower.</i></td></tr>
<tr><th id="138">138</th><td>  <em>int</em> <dfn class="decl def" id="_ZN4llvm15SIScheduleBlock7getCostEv" title='llvm::SIScheduleBlock::getCost' data-ref="_ZN4llvm15SIScheduleBlock7getCostEv">getCost</dfn>() { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::SUnits" title='llvm::SIScheduleBlock::SUnits' data-ref="llvm::SIScheduleBlock::SUnits">SUnits</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); }</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// The block Predecessors and Successors must be all registered</i></td></tr>
<tr><th id="141">141</th><td><i>  // before fastSchedule().</i></td></tr>
<tr><th id="142">142</th><td><i>  // Fast schedule with no particular requirement.</i></td></tr>
<tr><th id="143">143</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock12fastScheduleEv" title='llvm::SIScheduleBlock::fastSchedule' data-ref="_ZN4llvm15SIScheduleBlock12fastScheduleEv">fastSchedule</dfn>();</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>*&gt; <dfn class="decl def" id="_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv" title='llvm::SIScheduleBlock::getScheduledUnits' data-ref="_ZN4llvm15SIScheduleBlock17getScheduledUnitsEv">getScheduledUnits</dfn>() { <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="member" href="#llvm::SIScheduleBlock::ScheduledSUnits" title='llvm::SIScheduleBlock::ScheduledSUnits' data-ref="llvm::SIScheduleBlock::ScheduledSUnits">ScheduledSUnits</a>; }</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i>// Complete schedule that will try to minimize reg pressure and</i></td></tr>
<tr><th id="148">148</th><td><i>  // low latencies, and will fill liveins and liveouts.</i></td></tr>
<tr><th id="149">149</th><td><i>  // Needs all MIs to be grouped between BeginBlock and EndBlock.</i></td></tr>
<tr><th id="150">150</th><td><i>  // The MIs can be moved after the scheduling,</i></td></tr>
<tr><th id="151">151</th><td><i>  // it is just used to allow correct track of live registers.</i></td></tr>
<tr><th id="152">152</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::SIScheduleBlock::schedule' data-ref="_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">schedule</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col8 decl" id="228BeginBlock" title='BeginBlock' data-type='MachineBasicBlock::iterator' data-ref="228BeginBlock">BeginBlock</dfn>,</td></tr>
<tr><th id="153">153</th><td>                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col9 decl" id="229EndBlock" title='EndBlock' data-type='MachineBasicBlock::iterator' data-ref="229EndBlock">EndBlock</dfn>);</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm15SIScheduleBlock11isScheduledEv" title='llvm::SIScheduleBlock::isScheduled' data-ref="_ZN4llvm15SIScheduleBlock11isScheduledEv">isScheduled</dfn>() { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::Scheduled" title='llvm::SIScheduleBlock::Scheduled' data-ref="llvm::SIScheduleBlock::Scheduled">Scheduled</a>; }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <i>// Needs the block to be scheduled inside</i></td></tr>
<tr><th id="158">158</th><td><i>  // TODO: find a way to compute it.</i></td></tr>
<tr><th id="159">159</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock30getInternalAdditionnalRegUsageEv" title='llvm::SIScheduleBlock::getInternalAdditionnalRegUsage' data-ref="_ZN4llvm15SIScheduleBlock30getInternalAdditionnalRegUsageEv">getInternalAdditionnalRegUsage</dfn>() {</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::InternalAdditionnalPressure" title='llvm::SIScheduleBlock::InternalAdditionnalPressure' data-ref="llvm::SIScheduleBlock::InternalAdditionnalPressure">InternalAdditionnalPressure</a>;</td></tr>
<tr><th id="161">161</th><td>  }</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock9getInRegsEv" title='llvm::SIScheduleBlock::getInRegs' data-ref="_ZN4llvm15SIScheduleBlock9getInRegsEv">getInRegs</dfn>() { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::LiveInRegs" title='llvm::SIScheduleBlock::LiveInRegs' data-ref="llvm::SIScheduleBlock::LiveInRegs">LiveInRegs</a>; }</td></tr>
<tr><th id="164">164</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="decl def" id="_ZN4llvm15SIScheduleBlock10getOutRegsEv" title='llvm::SIScheduleBlock::getOutRegs' data-ref="_ZN4llvm15SIScheduleBlock10getOutRegsEv">getOutRegs</dfn>() { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::LiveOutRegs" title='llvm::SIScheduleBlock::LiveOutRegs' data-ref="llvm::SIScheduleBlock::LiveOutRegs">LiveOutRegs</a>; }</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock10printDebugEb" title='llvm::SIScheduleBlock::printDebug' data-ref="_ZN4llvm15SIScheduleBlock10printDebugEb">printDebug</dfn>(<em>bool</em> <dfn class="local col0 decl" id="230Full" title='Full' data-type='bool' data-ref="230Full">Full</dfn>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><b>private</b>:</td></tr>
<tr><th id="169">169</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</dfn> : <a class="type" href="#llvm::SISchedulerCandidate" title='llvm::SISchedulerCandidate' data-ref="llvm::SISchedulerCandidate">SISchedulerCandidate</a> {</td></tr>
<tr><th id="170">170</th><td>    <i>// The best SUnit candidate.</i></td></tr>
<tr><th id="171">171</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="decl" id="llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage">SGPRUsage</dfn>;</td></tr>
<tr><th id="174">174</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage">VGPRUsage</dfn>;</td></tr>
<tr><th id="175">175</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency" title='llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency' data-ref="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency">IsLowLatency</dfn>;</td></tr>
<tr><th id="176">176</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset" title='llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset' data-ref="llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset">LowLatencyOffset</dfn>;</td></tr>
<tr><th id="177">177</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</dfn>;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>    <dfn class="decl" id="_ZN4llvm15SIScheduleBlock16SISchedCandidateC1Ev" title='llvm::SIScheduleBlock::SISchedCandidate::SISchedCandidate' data-ref="_ZN4llvm15SIScheduleBlock16SISchedCandidateC1Ev">SISchedCandidate</dfn>() = <b>default</b>;</td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm15SIScheduleBlock16SISchedCandidate7isValidEv" title='llvm::SIScheduleBlock::SISchedCandidate::isValid' data-ref="_ZNK4llvm15SIScheduleBlock16SISchedCandidate7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a>; }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <i>// Copy the status of another candidate without changing policy.</i></td></tr>
<tr><th id="184">184</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm15SIScheduleBlock16SISchedCandidate7setBestERS1_" title='llvm::SIScheduleBlock::SISchedCandidate::setBest' data-ref="_ZN4llvm15SIScheduleBlock16SISchedCandidate7setBestERS1_">setBest</dfn>(<a class="type" href="#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col1 decl" id="231Best" title='Best' data-type='llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="231Best">Best</dfn>) {</td></tr>
<tr><th id="185">185</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Best.Reason != NoCand &amp;&amp; &quot;uninitialized Sched candidate&quot;) ? void (0) : __assert_fail (&quot;Best.Reason != NoCand &amp;&amp; \&quot;uninitialized Sched candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.h&quot;, 185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> != <a class="enum" href="#llvm::SIScheduleCandReason::NoCand" title='llvm::SIScheduleCandReason::NoCand' data-ref="llvm::SIScheduleCandReason::NoCand">NoCand</a> &amp;&amp; <q>"uninitialized Sched candidate"</q>);</td></tr>
<tr><th id="186">186</th><td>      <a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a> = <a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::SU" title='llvm::SIScheduleBlock::SISchedCandidate::SU' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SU">SU</a>;</td></tr>
<tr><th id="187">187</th><td>      <a class="member" href="#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a>;</td></tr>
<tr><th id="188">188</th><td>      <a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage">SGPRUsage</a> = <a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::SGPRUsage">SGPRUsage</a>;</td></tr>
<tr><th id="189">189</th><td>      <a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage">VGPRUsage</a> = <a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage" title='llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage' data-ref="llvm::SIScheduleBlock::SISchedCandidate::VGPRUsage">VGPRUsage</a>;</td></tr>
<tr><th id="190">190</th><td>      <a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency" title='llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency' data-ref="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency">IsLowLatency</a> = <a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency" title='llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency' data-ref="llvm::SIScheduleBlock::SISchedCandidate::IsLowLatency">IsLowLatency</a>;</td></tr>
<tr><th id="191">191</th><td>      <a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset" title='llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset' data-ref="llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset">LowLatencyOffset</a> = <a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset" title='llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset' data-ref="llvm::SIScheduleBlock::SISchedCandidate::LowLatencyOffset">LowLatencyOffset</a>;</td></tr>
<tr><th id="192">192</th><td>      <a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a> = <a class="local col1 ref" href="#231Best" title='Best' data-ref="231Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent" title='llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent' data-ref="llvm::SIScheduleBlock::SISchedCandidate::HasLowLatencyNonWaitedParent">HasLowLatencyNonWaitedParent</a>;</td></tr>
<tr><th id="193">193</th><td>    }</td></tr>
<tr><th id="194">194</th><td>  };</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock12undoScheduleEv" title='llvm::SIScheduleBlock::undoSchedule' data-ref="_ZN4llvm15SIScheduleBlock12undoScheduleEv">undoSchedule</dfn>();</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::SIScheduleBlock::undoReleaseSucc' data-ref="_ZN4llvm15SIScheduleBlock15undoReleaseSuccEPNS_5SUnitEPNS_4SDepE">undoReleaseSucc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col2 decl" id="232SU" title='SU' data-type='llvm::SUnit *' data-ref="232SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col3 decl" id="233SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="233SuccEdge">SuccEdge</dfn>);</td></tr>
<tr><th id="199">199</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE" title='llvm::SIScheduleBlock::releaseSucc' data-ref="_ZN4llvm15SIScheduleBlock11releaseSuccEPNS_5SUnitEPNS_4SDepE">releaseSucc</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col4 decl" id="234SU" title='SU' data-type='llvm::SUnit *' data-ref="234SU">SU</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> *<dfn class="local col5 decl" id="235SuccEdge" title='SuccEdge' data-type='llvm::SDep *' data-ref="235SuccEdge">SuccEdge</dfn>);</td></tr>
<tr><th id="200">200</th><td>  <i>// InOrOutBlock: restrict to links pointing inside the block (true),</i></td></tr>
<tr><th id="201">201</th><td><i>  // or restrict to links pointing outside the block (false).</i></td></tr>
<tr><th id="202">202</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb" title='llvm::SIScheduleBlock::releaseSuccessors' data-ref="_ZN4llvm15SIScheduleBlock17releaseSuccessorsEPNS_5SUnitEb">releaseSuccessors</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col6 decl" id="236SU" title='SU' data-type='llvm::SUnit *' data-ref="236SU">SU</dfn>, <em>bool</em> <dfn class="local col7 decl" id="237InOrOutBlock" title='InOrOutBlock' data-type='bool' data-ref="237InOrOutBlock">InOrOutBlock</dfn>);</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE" title='llvm::SIScheduleBlock::nodeScheduled' data-ref="_ZN4llvm15SIScheduleBlock13nodeScheduledEPNS_5SUnitE">nodeScheduled</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="238SU" title='SU' data-type='llvm::SUnit *' data-ref="238SU">SU</dfn>);</td></tr>
<tr><th id="205">205</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock19tryCandidateTopDownERNS0_16SISchedCandidateES2_" title='llvm::SIScheduleBlock::tryCandidateTopDown' data-ref="_ZN4llvm15SIScheduleBlock19tryCandidateTopDownERNS0_16SISchedCandidateES2_">tryCandidateTopDown</dfn>(<a class="type" href="#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col9 decl" id="239Cand" title='Cand' data-type='llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="239Cand">Cand</dfn>, <a class="type" href="#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col0 decl" id="240TryCand" title='TryCand' data-type='llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="240TryCand">TryCand</dfn>);</td></tr>
<tr><th id="206">206</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock20tryCandidateBottomUpERNS0_16SISchedCandidateES2_" title='llvm::SIScheduleBlock::tryCandidateBottomUp' data-ref="_ZN4llvm15SIScheduleBlock20tryCandidateBottomUpERNS0_16SISchedCandidateES2_">tryCandidateBottomUp</dfn>(<a class="type" href="#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col1 decl" id="241Cand" title='Cand' data-type='llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="241Cand">Cand</dfn>, <a class="type" href="#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col2 decl" id="242TryCand" title='TryCand' data-type='llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="242TryCand">TryCand</dfn>);</td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>* <dfn class="decl" id="_ZN4llvm15SIScheduleBlock8pickNodeEv" title='llvm::SIScheduleBlock::pickNode' data-ref="_ZN4llvm15SIScheduleBlock8pickNodeEv">pickNode</dfn>();</td></tr>
<tr><th id="208">208</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock14traceCandidateERKNS0_16SISchedCandidateE" title='llvm::SIScheduleBlock::traceCandidate' data-ref="_ZN4llvm15SIScheduleBlock14traceCandidateERKNS0_16SISchedCandidateE">traceCandidate</dfn>(<em>const</em> <a class="type" href="#llvm::SIScheduleBlock::SISchedCandidate" title='llvm::SIScheduleBlock::SISchedCandidate' data-ref="llvm::SIScheduleBlock::SISchedCandidate">SISchedCandidate</a> &amp;<dfn class="local col3 decl" id="243Cand" title='Cand' data-type='const llvm::SIScheduleBlock::SISchedCandidate &amp;' data-ref="243Cand">Cand</dfn>);</td></tr>
<tr><th id="209">209</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_" title='llvm::SIScheduleBlock::initRegPressure' data-ref="_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_">initRegPressure</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col4 decl" id="244BeginBlock" title='BeginBlock' data-type='MachineBasicBlock::iterator' data-ref="244BeginBlock">BeginBlock</dfn>,</td></tr>
<tr><th id="210">210</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="245EndBlock" title='EndBlock' data-type='MachineBasicBlock::iterator' data-ref="245EndBlock">EndBlock</dfn>);</td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><b>struct</b> <dfn class="type def" id="llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</dfn> {</td></tr>
<tr><th id="214">214</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlocks::Blocks" title='llvm::SIScheduleBlocks::Blocks' data-ref="llvm::SIScheduleBlocks::Blocks">Blocks</dfn>;</td></tr>
<tr><th id="215">215</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlocks::TopDownIndex2Block" title='llvm::SIScheduleBlocks::TopDownIndex2Block' data-ref="llvm::SIScheduleBlocks::TopDownIndex2Block">TopDownIndex2Block</dfn>;</td></tr>
<tr><th id="216">216</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlocks::TopDownBlock2Index" title='llvm::SIScheduleBlocks::TopDownBlock2Index' data-ref="llvm::SIScheduleBlocks::TopDownBlock2Index">TopDownBlock2Index</dfn>;</td></tr>
<tr><th id="217">217</th><td>};</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><b>enum</b> <dfn class="type def" id="llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</dfn> {</td></tr>
<tr><th id="220">220</th><td>  <dfn class="enum" id="llvm::SISchedulerBlockCreatorVariant::LatenciesAlone" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlone' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlone">LatenciesAlone</dfn>,</td></tr>
<tr><th id="221">221</th><td>  <dfn class="enum" id="llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped" title='llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesGrouped">LatenciesGrouped</dfn>,</td></tr>
<tr><th id="222">222</th><td>  <dfn class="enum" id="llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive" title='llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive' data-ref="llvm::SISchedulerBlockCreatorVariant::LatenciesAlonePlusConsecutive">LatenciesAlonePlusConsecutive</dfn></td></tr>
<tr><th id="223">223</th><td>};</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><b>class</b> <dfn class="type def" id="llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</dfn> {</td></tr>
<tr><th id="226">226</th><td>  <a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="decl" id="llvm::SIScheduleBlockCreator::DAG" title='llvm::SIScheduleBlockCreator::DAG' data-ref="llvm::SIScheduleBlockCreator::DAG">DAG</dfn>;</td></tr>
<tr><th id="227">227</th><td>  <i>// unique_ptr handles freeing memory for us.</i></td></tr>
<tr><th id="228">228</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>&gt;&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::BlockPtrs" title='llvm::SIScheduleBlockCreator::BlockPtrs' data-ref="llvm::SIScheduleBlockCreator::BlockPtrs">BlockPtrs</dfn>;</td></tr>
<tr><th id="229">229</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<a class="type" href="#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a>,</td></tr>
<tr><th id="230">230</th><td>           <a class="type" href="#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::Blocks" title='llvm::SIScheduleBlockCreator::Blocks' data-ref="llvm::SIScheduleBlockCreator::Blocks">Blocks</dfn>;</td></tr>
<tr><th id="231">231</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::CurrentBlocks" title='llvm::SIScheduleBlockCreator::CurrentBlocks' data-ref="llvm::SIScheduleBlockCreator::CurrentBlocks">CurrentBlocks</dfn>;</td></tr>
<tr><th id="232">232</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::Node2CurrentBlock" title='llvm::SIScheduleBlockCreator::Node2CurrentBlock' data-ref="llvm::SIScheduleBlockCreator::Node2CurrentBlock">Node2CurrentBlock</dfn>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i>// Topological sort</i></td></tr>
<tr><th id="235">235</th><td><i>  // Maps topological index to the node number.</i></td></tr>
<tr><th id="236">236</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::TopDownIndex2Block" title='llvm::SIScheduleBlockCreator::TopDownIndex2Block' data-ref="llvm::SIScheduleBlockCreator::TopDownIndex2Block">TopDownIndex2Block</dfn>;</td></tr>
<tr><th id="237">237</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::TopDownBlock2Index" title='llvm::SIScheduleBlockCreator::TopDownBlock2Index' data-ref="llvm::SIScheduleBlockCreator::TopDownBlock2Index">TopDownBlock2Index</dfn>;</td></tr>
<tr><th id="238">238</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::BottomUpIndex2Block" title='llvm::SIScheduleBlockCreator::BottomUpIndex2Block' data-ref="llvm::SIScheduleBlockCreator::BottomUpIndex2Block">BottomUpIndex2Block</dfn>;</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i>// 0 -&gt; Color not given.</i></td></tr>
<tr><th id="241">241</th><td><i>  // 1 to SUnits.size() -&gt; Reserved group (you should only add elements to them).</i></td></tr>
<tr><th id="242">242</th><td><i>  // Above -&gt; Other groups.</i></td></tr>
<tr><th id="243">243</th><td>  <em>int</em> <dfn class="decl" id="llvm::SIScheduleBlockCreator::NextReservedID" title='llvm::SIScheduleBlockCreator::NextReservedID' data-ref="llvm::SIScheduleBlockCreator::NextReservedID">NextReservedID</dfn>;</td></tr>
<tr><th id="244">244</th><td>  <em>int</em> <dfn class="decl" id="llvm::SIScheduleBlockCreator::NextNonReservedID" title='llvm::SIScheduleBlockCreator::NextNonReservedID' data-ref="llvm::SIScheduleBlockCreator::NextNonReservedID">NextNonReservedID</dfn>;</td></tr>
<tr><th id="245">245</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::CurrentColoring" title='llvm::SIScheduleBlockCreator::CurrentColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentColoring">CurrentColoring</dfn>;</td></tr>
<tr><th id="246">246</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentTopDownReservedDependencyColoring">CurrentTopDownReservedDependencyColoring</dfn>;</td></tr>
<tr><th id="247">247</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring" title='llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring' data-ref="llvm::SIScheduleBlockCreator::CurrentBottomUpReservedDependencyColoring">CurrentBottomUpReservedDependencyColoring</dfn>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td><b>public</b>:</td></tr>
<tr><th id="250">250</th><td>  <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreatorC1EPNS_15SIScheduleDAGMIE" title='llvm::SIScheduleBlockCreator::SIScheduleBlockCreator' data-ref="_ZN4llvm22SIScheduleBlockCreatorC1EPNS_15SIScheduleDAGMIE">SIScheduleBlockCreator</dfn>(<a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="local col6 decl" id="246DAG" title='DAG' data-type='llvm::SIScheduleDAGMI *' data-ref="246DAG">DAG</dfn>);</td></tr>
<tr><th id="251">251</th><td>  <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreatorD1Ev" title='llvm::SIScheduleBlockCreator::~SIScheduleBlockCreator' data-ref="_ZN4llvm22SIScheduleBlockCreatorD1Ev">~SIScheduleBlockCreator</dfn>();</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>  <a class="type" href="#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a></td></tr>
<tr><th id="254">254</th><td>  <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator9getBlocksENS_30SISchedulerBlockCreatorVariantE" title='llvm::SIScheduleBlockCreator::getBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator9getBlocksENS_30SISchedulerBlockCreatorVariantE">getBlocks</dfn>(<a class="type" href="#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a> <dfn class="local col7 decl" id="247BlockVariant" title='BlockVariant' data-type='llvm::SISchedulerBlockCreatorVariant' data-ref="247BlockVariant">BlockVariant</dfn>);</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj" title='llvm::SIScheduleBlockCreator::isSUInBlock' data-ref="_ZN4llvm22SIScheduleBlockCreator11isSUInBlockEPNS_5SUnitEj">isSUInBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col8 decl" id="248SU" title='SU' data-type='llvm::SUnit *' data-ref="248SU">SU</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="249ID" title='ID' data-type='unsigned int' data-ref="249ID">ID</dfn>);</td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><b>private</b>:</td></tr>
<tr><th id="259">259</th><td>  <i>// Give a Reserved color to every high latency.</i></td></tr>
<tr><th id="260">260</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator23colorHighLatenciesAloneEv" title='llvm::SIScheduleBlockCreator::colorHighLatenciesAlone' data-ref="_ZN4llvm22SIScheduleBlockCreator23colorHighLatenciesAloneEv">colorHighLatenciesAlone</dfn>();</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <i>// Create groups of high latencies with a Reserved color.</i></td></tr>
<tr><th id="263">263</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv" title='llvm::SIScheduleBlockCreator::colorHighLatenciesGroups' data-ref="_ZN4llvm22SIScheduleBlockCreator24colorHighLatenciesGroupsEv">colorHighLatenciesGroups</dfn>();</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// Compute coloring for topdown and bottom traversals with</i></td></tr>
<tr><th id="266">266</th><td><i>  // different colors depending on dependencies on Reserved colors.</i></td></tr>
<tr><th id="267">267</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv" title='llvm::SIScheduleBlockCreator::colorComputeReservedDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorComputeReservedDependenciesEv">colorComputeReservedDependencies</dfn>();</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <i>// Give color to all non-colored SUs according to Reserved groups dependencies.</i></td></tr>
<tr><th id="270">270</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator36colorAccordingToReservedDependenciesEv" title='llvm::SIScheduleBlockCreator::colorAccordingToReservedDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator36colorAccordingToReservedDependenciesEv">colorAccordingToReservedDependencies</dfn>();</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <i>// Divides Blocks having no bottom up or top down dependencies on Reserved groups.</i></td></tr>
<tr><th id="273">273</th><td><i>  // The new colors are computed according to the dependencies on the other blocks</i></td></tr>
<tr><th id="274">274</th><td><i>  // formed with colorAccordingToReservedDependencies.</i></td></tr>
<tr><th id="275">275</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator32colorEndsAccordingToDependenciesEv" title='llvm::SIScheduleBlockCreator::colorEndsAccordingToDependencies' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorEndsAccordingToDependenciesEv">colorEndsAccordingToDependencies</dfn>();</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i>// Cut groups into groups with SUs in consecutive order (except for Reserved groups).</i></td></tr>
<tr><th id="278">278</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator33colorForceConsecutiveOrderInGroupEv" title='llvm::SIScheduleBlockCreator::colorForceConsecutiveOrderInGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator33colorForceConsecutiveOrderInGroupEv">colorForceConsecutiveOrderInGroup</dfn>();</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// Merge Constant loads that have all their users into another group to the group.</i></td></tr>
<tr><th id="281">281</th><td><i>  // (TODO: else if all their users depend on the same group, put them there)</i></td></tr>
<tr><th id="282">282</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator32colorMergeConstantLoadsNextGroupEv" title='llvm::SIScheduleBlockCreator::colorMergeConstantLoadsNextGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator32colorMergeConstantLoadsNextGroupEv">colorMergeConstantLoadsNextGroup</dfn>();</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>  <i>// Merge SUs that have all their users into another group to the group</i></td></tr>
<tr><th id="285">285</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator29colorMergeIfPossibleNextGroupEv" title='llvm::SIScheduleBlockCreator::colorMergeIfPossibleNextGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator29colorMergeIfPossibleNextGroupEv">colorMergeIfPossibleNextGroup</dfn>();</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i>// Merge SUs that have all their users into another group to the group,</i></td></tr>
<tr><th id="288">288</th><td><i>  // but only for Reserved groups.</i></td></tr>
<tr><th id="289">289</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator44colorMergeIfPossibleNextGroupOnlyForReservedEv" title='llvm::SIScheduleBlockCreator::colorMergeIfPossibleNextGroupOnlyForReserved' data-ref="_ZN4llvm22SIScheduleBlockCreator44colorMergeIfPossibleNextGroupOnlyForReservedEv">colorMergeIfPossibleNextGroupOnlyForReserved</dfn>();</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <i>// Merge SUs that have all their users into another group to the group,</i></td></tr>
<tr><th id="292">292</th><td><i>  // but only if the group is no more than a few SUs.</i></td></tr>
<tr><th id="293">293</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator42colorMergeIfPossibleSmallGroupsToNextGroupEv" title='llvm::SIScheduleBlockCreator::colorMergeIfPossibleSmallGroupsToNextGroup' data-ref="_ZN4llvm22SIScheduleBlockCreator42colorMergeIfPossibleSmallGroupsToNextGroupEv">colorMergeIfPossibleSmallGroupsToNextGroup</dfn>();</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <i>// Divides Blocks with important size.</i></td></tr>
<tr><th id="296">296</th><td><i>  // Idea of implementation: attribute new colors depending on topdown and</i></td></tr>
<tr><th id="297">297</th><td><i>  // bottom up links to other blocks.</i></td></tr>
<tr><th id="298">298</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator13cutHugeBlocksEv" title='llvm::SIScheduleBlockCreator::cutHugeBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator13cutHugeBlocksEv">cutHugeBlocks</dfn>();</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <i>// Put in one group all instructions with no users in this scheduling region</i></td></tr>
<tr><th id="301">301</th><td><i>  // (we'd want these groups be at the end).</i></td></tr>
<tr><th id="302">302</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator25regroupNoUserInstructionsEv" title='llvm::SIScheduleBlockCreator::regroupNoUserInstructions' data-ref="_ZN4llvm22SIScheduleBlockCreator25regroupNoUserInstructionsEv">regroupNoUserInstructions</dfn>();</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// Give Reserved color to export instructions</i></td></tr>
<tr><th id="305">305</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator12colorExportsEv" title='llvm::SIScheduleBlockCreator::colorExports' data-ref="_ZN4llvm22SIScheduleBlockCreator12colorExportsEv">colorExports</dfn>();</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE" title='llvm::SIScheduleBlockCreator::createBlocksForVariant' data-ref="_ZN4llvm22SIScheduleBlockCreator22createBlocksForVariantENS_30SISchedulerBlockCreatorVariantE">createBlocksForVariant</dfn>(<a class="type" href="#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a> <dfn class="local col0 decl" id="250BlockVariant" title='BlockVariant' data-type='llvm::SISchedulerBlockCreatorVariant' data-ref="250BlockVariant">BlockVariant</dfn>);</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator15topologicalSortEv" title='llvm::SIScheduleBlockCreator::topologicalSort' data-ref="_ZN4llvm22SIScheduleBlockCreator15topologicalSortEv">topologicalSort</dfn>();</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv" title='llvm::SIScheduleBlockCreator::scheduleInsideBlocks' data-ref="_ZN4llvm22SIScheduleBlockCreator20scheduleInsideBlocksEv">scheduleInsideBlocks</dfn>();</td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm22SIScheduleBlockCreator9fillStatsEv" title='llvm::SIScheduleBlockCreator::fillStats' data-ref="_ZN4llvm22SIScheduleBlockCreator9fillStatsEv">fillStats</dfn>();</td></tr>
<tr><th id="314">314</th><td>};</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td><b>enum</b> <dfn class="type def" id="llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</dfn> {</td></tr>
<tr><th id="317">317</th><td>  <dfn class="enum" id="llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockLatencyRegUsage">BlockLatencyRegUsage</dfn>,</td></tr>
<tr><th id="318">318</th><td>  <dfn class="enum" id="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsageLatency">BlockRegUsageLatency</dfn>,</td></tr>
<tr><th id="319">319</th><td>  <dfn class="enum" id="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage" title='llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage' data-ref="llvm::SISchedulerBlockSchedulerVariant::BlockRegUsage">BlockRegUsage</dfn></td></tr>
<tr><th id="320">320</th><td>};</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td><b>class</b> <dfn class="type def" id="llvm::SIScheduleBlockScheduler" title='llvm::SIScheduleBlockScheduler' data-ref="llvm::SIScheduleBlockScheduler">SIScheduleBlockScheduler</dfn> {</td></tr>
<tr><th id="323">323</th><td>  <a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="decl" id="llvm::SIScheduleBlockScheduler::DAG" title='llvm::SIScheduleBlockScheduler::DAG' data-ref="llvm::SIScheduleBlockScheduler::DAG">DAG</dfn>;</td></tr>
<tr><th id="324">324</th><td>  <a class="type" href="#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::Variant" title='llvm::SIScheduleBlockScheduler::Variant' data-ref="llvm::SIScheduleBlockScheduler::Variant">Variant</dfn>;</td></tr>
<tr><th id="325">325</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::Blocks" title='llvm::SIScheduleBlockScheduler::Blocks' data-ref="llvm::SIScheduleBlockScheduler::Blocks">Blocks</dfn>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages" title='llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages' data-ref="llvm::SIScheduleBlockScheduler::LiveOutRegsNumUsages">LiveOutRegsNumUsages</dfn>;</td></tr>
<tr><th id="328">328</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::LiveRegs" title='llvm::SIScheduleBlockScheduler::LiveRegs' data-ref="llvm::SIScheduleBlockScheduler::LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="329">329</th><td>  <i>// Num of schedulable unscheduled blocks reading the register.</i></td></tr>
<tr><th id="330">330</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::LiveRegsConsumers" title='llvm::SIScheduleBlockScheduler::LiveRegsConsumers' data-ref="llvm::SIScheduleBlockScheduler::LiveRegsConsumers">LiveRegsConsumers</dfn>;</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled" title='llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::LastPosHighLatencyParentScheduled">LastPosHighLatencyParentScheduled</dfn>;</td></tr>
<tr><th id="333">333</th><td>  <em>int</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency" title='llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency' data-ref="llvm::SIScheduleBlockScheduler::LastPosWaitedHighLatency">LastPosWaitedHighLatency</dfn>;</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::BlocksScheduled" title='llvm::SIScheduleBlockScheduler::BlocksScheduled' data-ref="llvm::SIScheduleBlockScheduler::BlocksScheduled">BlocksScheduled</dfn>;</td></tr>
<tr><th id="336">336</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::NumBlockScheduled" title='llvm::SIScheduleBlockScheduler::NumBlockScheduled' data-ref="llvm::SIScheduleBlockScheduler::NumBlockScheduled">NumBlockScheduled</dfn>;</td></tr>
<tr><th id="337">337</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::ReadyBlocks" title='llvm::SIScheduleBlockScheduler::ReadyBlocks' data-ref="llvm::SIScheduleBlockScheduler::ReadyBlocks">ReadyBlocks</dfn>;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::VregCurrentUsage" title='llvm::SIScheduleBlockScheduler::VregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::VregCurrentUsage">VregCurrentUsage</dfn>;</td></tr>
<tr><th id="340">340</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::SregCurrentUsage" title='llvm::SIScheduleBlockScheduler::SregCurrentUsage' data-ref="llvm::SIScheduleBlockScheduler::SregCurrentUsage">SregCurrentUsage</dfn>;</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <i>// Currently is only approximation.</i></td></tr>
<tr><th id="343">343</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::maxVregUsage" title='llvm::SIScheduleBlockScheduler::maxVregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxVregUsage">maxVregUsage</dfn>;</td></tr>
<tr><th id="344">344</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::maxSregUsage" title='llvm::SIScheduleBlockScheduler::maxSregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxSregUsage">maxSregUsage</dfn>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::BlockNumPredsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumPredsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumPredsLeft">BlockNumPredsLeft</dfn>;</td></tr>
<tr><th id="347">347</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft" title='llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft' data-ref="llvm::SIScheduleBlockScheduler::BlockNumSuccsLeft">BlockNumSuccsLeft</dfn>;</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><b>public</b>:</td></tr>
<tr><th id="350">350</th><td>  <dfn class="decl" id="_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE" title='llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler' data-ref="_ZN4llvm24SIScheduleBlockSchedulerC1EPNS_15SIScheduleDAGMIENS_32SISchedulerBlockSchedulerVariantENS_16SIScheduleBlocksE">SIScheduleBlockScheduler</dfn>(<a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="local col1 decl" id="251DAG" title='DAG' data-type='llvm::SIScheduleDAGMI *' data-ref="251DAG">DAG</dfn>,</td></tr>
<tr><th id="351">351</th><td>                           <a class="type" href="#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a> <dfn class="local col2 decl" id="252Variant" title='Variant' data-type='llvm::SISchedulerBlockSchedulerVariant' data-ref="252Variant">Variant</dfn>,</td></tr>
<tr><th id="352">352</th><td>                           <a class="type" href="#llvm::SIScheduleBlocks" title='llvm::SIScheduleBlocks' data-ref="llvm::SIScheduleBlocks">SIScheduleBlocks</a> <dfn class="local col3 decl" id="253BlocksStruct" title='BlocksStruct' data-type='llvm::SIScheduleBlocks' data-ref="253BlocksStruct">BlocksStruct</dfn>);</td></tr>
<tr><th id="353">353</th><td>  <dfn class="decl" id="_ZN4llvm24SIScheduleBlockSchedulerD1Ev" title='llvm::SIScheduleBlockScheduler::~SIScheduleBlockScheduler' data-ref="_ZN4llvm24SIScheduleBlockSchedulerD1Ev">~SIScheduleBlockScheduler</dfn>() = <b>default</b>;</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a>*&gt; <dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler9getBlocksEv" title='llvm::SIScheduleBlockScheduler::getBlocks' data-ref="_ZN4llvm24SIScheduleBlockScheduler9getBlocksEv">getBlocks</dfn>() { <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="member" href="#llvm::SIScheduleBlockScheduler::BlocksScheduled" title='llvm::SIScheduleBlockScheduler::BlocksScheduled' data-ref="llvm::SIScheduleBlockScheduler::BlocksScheduled">BlocksScheduled</a>; }</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler12getVGPRUsageEv" title='llvm::SIScheduleBlockScheduler::getVGPRUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler12getVGPRUsageEv">getVGPRUsage</dfn>() { <b>return</b> <a class="member" href="#llvm::SIScheduleBlockScheduler::maxVregUsage" title='llvm::SIScheduleBlockScheduler::maxVregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxVregUsage">maxVregUsage</a>; }</td></tr>
<tr><th id="358">358</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler12getSGPRUsageEv" title='llvm::SIScheduleBlockScheduler::getSGPRUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler12getSGPRUsageEv">getSGPRUsage</dfn>() { <b>return</b> <a class="member" href="#llvm::SIScheduleBlockScheduler::maxSregUsage" title='llvm::SIScheduleBlockScheduler::maxSregUsage' data-ref="llvm::SIScheduleBlockScheduler::maxSregUsage">maxSregUsage</a>; }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><b>private</b>:</td></tr>
<tr><th id="361">361</th><td>  <b>struct</b> <dfn class="type def" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</dfn> : <a class="type" href="#llvm::SISchedulerCandidate" title='llvm::SISchedulerCandidate' data-ref="llvm::SISchedulerCandidate">SISchedulerCandidate</a> {</td></tr>
<tr><th id="362">362</th><td>    <i>// The best Block candidate.</i></td></tr>
<tr><th id="363">363</th><td>    <a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="decl" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>    <em>bool</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</dfn>;</td></tr>
<tr><th id="366">366</th><td>    <em>int</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</dfn>;</td></tr>
<tr><th id="367">367</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors">NumSuccessors</dfn>;</td></tr>
<tr><th id="368">368</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors">NumHighLatencySuccessors</dfn>;</td></tr>
<tr><th id="369">369</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled">LastPosHighLatParentScheduled</dfn>;</td></tr>
<tr><th id="370">370</th><td>    <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</dfn>;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>    <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidateC1Ev" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::SIBlockSchedCandidate' data-ref="_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidateC1Ev">SIBlockSchedCandidate</dfn>() = <b>default</b>;</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7isValidEv" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::isValid' data-ref="_ZNK4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7isValidEv">isValid</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>; }</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>    <i>// Copy the status of another candidate without changing policy.</i></td></tr>
<tr><th id="377">377</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7setBestERS1_" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::setBest' data-ref="_ZN4llvm24SIScheduleBlockScheduler21SIBlockSchedCandidate7setBestERS1_">setBest</dfn>(<a class="type" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col4 decl" id="254Best" title='Best' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="254Best">Best</dfn>) {</td></tr>
<tr><th id="378">378</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Best.Reason != NoCand &amp;&amp; &quot;uninitialized Sched candidate&quot;) ? void (0) : __assert_fail (&quot;Best.Reason != NoCand &amp;&amp; \&quot;uninitialized Sched candidate\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIMachineScheduler.h&quot;, 378, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> != <a class="enum" href="#llvm::SIScheduleCandReason::NoCand" title='llvm::SIScheduleCandReason::NoCand' data-ref="llvm::SIScheduleCandReason::NoCand">NoCand</a> &amp;&amp; <q>"uninitialized Sched candidate"</q>);</td></tr>
<tr><th id="379">379</th><td>      <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Block">Block</a>;</td></tr>
<tr><th id="380">380</th><td>      <a class="member" href="#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SISchedulerCandidate::Reason" title='llvm::SISchedulerCandidate::Reason' data-ref="llvm::SISchedulerCandidate::Reason">Reason</a>;</td></tr>
<tr><th id="381">381</th><td>      <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::IsHighLatency">IsHighLatency</a>;</td></tr>
<tr><th id="382">382</th><td>      <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::VGPRUsageDiff">VGPRUsageDiff</a>;</td></tr>
<tr><th id="383">383</th><td>      <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors">NumSuccessors</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumSuccessors">NumSuccessors</a>;</td></tr>
<tr><th id="384">384</th><td>      <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors">NumHighLatencySuccessors</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::NumHighLatencySuccessors">NumHighLatencySuccessors</a>;</td></tr>
<tr><th id="385">385</th><td>      <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled">LastPosHighLatParentScheduled</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::LastPosHighLatParentScheduled">LastPosHighLatParentScheduled</a>;</td></tr>
<tr><th id="386">386</th><td>      <a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</a> = <a class="local col4 ref" href="#254Best" title='Best' data-ref="254Best">Best</a>.<a class="member" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate::Height">Height</a>;</td></tr>
<tr><th id="387">387</th><td>    }</td></tr>
<tr><th id="388">388</th><td>  };</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateLatency' data-ref="_ZN4llvm24SIScheduleBlockScheduler19tryCandidateLatencyERNS0_21SIBlockSchedCandidateES2_">tryCandidateLatency</dfn>(<a class="type" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col5 decl" id="255Cand" title='Cand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="255Cand">Cand</dfn>,</td></tr>
<tr><th id="391">391</th><td>                           <a class="type" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col6 decl" id="256TryCand" title='TryCand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="256TryCand">TryCand</dfn>);</td></tr>
<tr><th id="392">392</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_" title='llvm::SIScheduleBlockScheduler::tryCandidateRegUsage' data-ref="_ZN4llvm24SIScheduleBlockScheduler20tryCandidateRegUsageERNS0_21SIBlockSchedCandidateES2_">tryCandidateRegUsage</dfn>(<a class="type" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col7 decl" id="257Cand" title='Cand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="257Cand">Cand</dfn>,</td></tr>
<tr><th id="393">393</th><td>                            <a class="type" href="#llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate" title='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate' data-ref="llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate">SIBlockSchedCandidate</a> &amp;<dfn class="local col8 decl" id="258TryCand" title='TryCand' data-type='llvm::SIScheduleBlockScheduler::SIBlockSchedCandidate &amp;' data-ref="258TryCand">TryCand</dfn>);</td></tr>
<tr><th id="394">394</th><td>  <a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler9pickBlockEv" title='llvm::SIScheduleBlockScheduler::pickBlock' data-ref="_ZN4llvm24SIScheduleBlockScheduler9pickBlockEv">pickBlock</dfn>();</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE" title='llvm::SIScheduleBlockScheduler::addLiveRegs' data-ref="_ZN4llvm24SIScheduleBlockScheduler11addLiveRegsERSt3setIjSt4lessIjESaIjEE">addLiveRegs</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="259Regs" title='Regs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="259Regs">Regs</dfn>);</td></tr>
<tr><th id="397">397</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE" title='llvm::SIScheduleBlockScheduler::decreaseLiveRegs' data-ref="_ZN4llvm24SIScheduleBlockScheduler16decreaseLiveRegsEPNS_15SIScheduleBlockERSt3setIjSt4lessIjESaIjEE">decreaseLiveRegs</dfn>(<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col0 decl" id="260Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="260Block">Block</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="261Regs" title='Regs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="261Regs">Regs</dfn>);</td></tr>
<tr><th id="398">398</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler17releaseBlockSuccsEPNS_15SIScheduleBlockE" title='llvm::SIScheduleBlockScheduler::releaseBlockSuccs' data-ref="_ZN4llvm24SIScheduleBlockScheduler17releaseBlockSuccsEPNS_15SIScheduleBlockE">releaseBlockSuccs</dfn>(<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col2 decl" id="262Parent" title='Parent' data-type='llvm::SIScheduleBlock *' data-ref="262Parent">Parent</dfn>);</td></tr>
<tr><th id="399">399</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE" title='llvm::SIScheduleBlockScheduler::blockScheduled' data-ref="_ZN4llvm24SIScheduleBlockScheduler14blockScheduledEPNS_15SIScheduleBlockE">blockScheduled</dfn>(<a class="type" href="#llvm::SIScheduleBlock" title='llvm::SIScheduleBlock' data-ref="llvm::SIScheduleBlock">SIScheduleBlock</a> *<dfn class="local col3 decl" id="263Block" title='Block' data-type='llvm::SIScheduleBlock *' data-ref="263Block">Block</dfn>);</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// Check register pressure change</i></td></tr>
<tr><th id="402">402</th><td><i>  // by scheduling a block with these LiveIn and LiveOut.</i></td></tr>
<tr><th id="403">403</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_" title='llvm::SIScheduleBlockScheduler::checkRegUsageImpact' data-ref="_ZN4llvm24SIScheduleBlockScheduler19checkRegUsageImpactERSt3setIjSt4lessIjESaIjEES6_">checkRegUsageImpact</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="264InRegs" title='InRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="264InRegs">InRegs</dfn>,</td></tr>
<tr><th id="404">404</th><td>                                       <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="265OutRegs" title='OutRegs' data-type='std::set&lt;unsigned int&gt; &amp;' data-ref="265OutRegs">OutRegs</dfn>);</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm24SIScheduleBlockScheduler8scheduleEv" title='llvm::SIScheduleBlockScheduler::schedule' data-ref="_ZN4llvm24SIScheduleBlockScheduler8scheduleEv">schedule</dfn>();</td></tr>
<tr><th id="407">407</th><td>};</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><b>struct</b> <dfn class="type def" id="llvm::SIScheduleBlockResult" title='llvm::SIScheduleBlockResult' data-ref="llvm::SIScheduleBlockResult">SIScheduleBlockResult</dfn> {</td></tr>
<tr><th id="410">410</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleBlockResult::SUs" title='llvm::SIScheduleBlockResult::SUs' data-ref="llvm::SIScheduleBlockResult::SUs">SUs</dfn>;</td></tr>
<tr><th id="411">411</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockResult::MaxSGPRUsage" title='llvm::SIScheduleBlockResult::MaxSGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxSGPRUsage">MaxSGPRUsage</dfn>;</td></tr>
<tr><th id="412">412</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleBlockResult::MaxVGPRUsage" title='llvm::SIScheduleBlockResult::MaxVGPRUsage' data-ref="llvm::SIScheduleBlockResult::MaxVGPRUsage">MaxVGPRUsage</dfn>;</td></tr>
<tr><th id="413">413</th><td>};</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td><b>class</b> <dfn class="type def" id="llvm::SIScheduler" title='llvm::SIScheduler' data-ref="llvm::SIScheduler">SIScheduler</dfn> {</td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="decl" id="llvm::SIScheduler::DAG" title='llvm::SIScheduler::DAG' data-ref="llvm::SIScheduler::DAG">DAG</dfn>;</td></tr>
<tr><th id="417">417</th><td>  <a class="type" href="#llvm::SIScheduleBlockCreator" title='llvm::SIScheduleBlockCreator' data-ref="llvm::SIScheduleBlockCreator">SIScheduleBlockCreator</a> <dfn class="decl" id="llvm::SIScheduler::BlockCreator" title='llvm::SIScheduler::BlockCreator' data-ref="llvm::SIScheduler::BlockCreator">BlockCreator</dfn>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><b>public</b>:</td></tr>
<tr><th id="420">420</th><td>  <dfn class="decl def" id="_ZN4llvm11SISchedulerC1EPNS_15SIScheduleDAGMIE" title='llvm::SIScheduler::SIScheduler' data-ref="_ZN4llvm11SISchedulerC1EPNS_15SIScheduleDAGMIE">SIScheduler</dfn>(<a class="type" href="#llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</a> *<dfn class="local col6 decl" id="266DAG" title='DAG' data-type='llvm::SIScheduleDAGMI *' data-ref="266DAG">DAG</dfn>) : <a class="member" href="#llvm::SIScheduler::DAG" title='llvm::SIScheduler::DAG' data-ref="llvm::SIScheduler::DAG">DAG</a>(<a class="local col6 ref" href="#266DAG" title='DAG' data-ref="266DAG">DAG</a>), <a class="member" href="#llvm::SIScheduler::BlockCreator" title='llvm::SIScheduler::BlockCreator' data-ref="llvm::SIScheduler::BlockCreator">BlockCreator</a><a class="ref" href="#_ZN4llvm22SIScheduleBlockCreatorC1EPNS_15SIScheduleDAGMIE" title='llvm::SIScheduleBlockCreator::SIScheduleBlockCreator' data-ref="_ZN4llvm22SIScheduleBlockCreatorC1EPNS_15SIScheduleDAGMIE">(</a><a class="local col6 ref" href="#266DAG" title='DAG' data-ref="266DAG">DAG</a>) {}</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <dfn class="decl" id="_ZN4llvm11SISchedulerD1Ev" title='llvm::SIScheduler::~SIScheduler' data-ref="_ZN4llvm11SISchedulerD1Ev">~SIScheduler</dfn>() = <b>default</b>;</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <b>struct</b> <a class="type" href="#llvm::SIScheduleBlockResult" title='llvm::SIScheduleBlockResult' data-ref="llvm::SIScheduleBlockResult">SIScheduleBlockResult</a></td></tr>
<tr><th id="425">425</th><td>  <dfn class="decl" id="_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE" title='llvm::SIScheduler::scheduleVariant' data-ref="_ZN4llvm11SIScheduler15scheduleVariantENS_30SISchedulerBlockCreatorVariantENS_32SISchedulerBlockSchedulerVariantE">scheduleVariant</dfn>(<a class="type" href="#llvm::SISchedulerBlockCreatorVariant" title='llvm::SISchedulerBlockCreatorVariant' data-ref="llvm::SISchedulerBlockCreatorVariant">SISchedulerBlockCreatorVariant</a> <dfn class="local col7 decl" id="267BlockVariant" title='BlockVariant' data-type='llvm::SISchedulerBlockCreatorVariant' data-ref="267BlockVariant">BlockVariant</dfn>,</td></tr>
<tr><th id="426">426</th><td>                  <a class="type" href="#llvm::SISchedulerBlockSchedulerVariant" title='llvm::SISchedulerBlockSchedulerVariant' data-ref="llvm::SISchedulerBlockSchedulerVariant">SISchedulerBlockSchedulerVariant</a> <dfn class="local col8 decl" id="268ScheduleVariant" title='ScheduleVariant' data-type='llvm::SISchedulerBlockSchedulerVariant' data-ref="268ScheduleVariant">ScheduleVariant</dfn>);</td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><b>class</b> <dfn class="type def" id="llvm::SIScheduleDAGMI" title='llvm::SIScheduleDAGMI' data-ref="llvm::SIScheduleDAGMI">SIScheduleDAGMI</dfn> final : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive" title='llvm::ScheduleDAGMILive' data-ref="llvm::ScheduleDAGMILive">ScheduleDAGMILive</a> {</td></tr>
<tr><th id="430">430</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="decl" id="llvm::SIScheduleDAGMI::SITII" title='llvm::SIScheduleDAGMI::SITII' data-ref="llvm::SIScheduleDAGMI::SITII">SITII</dfn>;</td></tr>
<tr><th id="431">431</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="decl" id="llvm::SIScheduleDAGMI::SITRI" title='llvm::SIScheduleDAGMI::SITRI' data-ref="llvm::SIScheduleDAGMI::SITRI">SITRI</dfn>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::SUnitsLinksBackup" title='llvm::SIScheduleDAGMI::SUnitsLinksBackup' data-ref="llvm::SIScheduleDAGMI::SUnitsLinksBackup">SUnitsLinksBackup</dfn>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i>// For moveLowLatencies. After all Scheduling variants are tested.</i></td></tr>
<tr><th id="436">436</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::ScheduledSUnits" title='llvm::SIScheduleDAGMI::ScheduledSUnits' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnits">ScheduledSUnits</dfn>;</td></tr>
<tr><th id="437">437</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::ScheduledSUnitsInv" title='llvm::SIScheduleDAGMI::ScheduledSUnitsInv' data-ref="llvm::SIScheduleDAGMI::ScheduledSUnitsInv">ScheduledSUnitsInv</dfn>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleDAGMI::VGPRSetID" title='llvm::SIScheduleDAGMI::VGPRSetID' data-ref="llvm::SIScheduleDAGMI::VGPRSetID">VGPRSetID</dfn>;</td></tr>
<tr><th id="440">440</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::SIScheduleDAGMI::SGPRSetID" title='llvm::SIScheduleDAGMI::SGPRSetID' data-ref="llvm::SIScheduleDAGMI::SGPRSetID">SGPRSetID</dfn>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><b>public</b>:</td></tr>
<tr><th id="443">443</th><td>  <dfn class="decl" id="_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE" title='llvm::SIScheduleDAGMI::SIScheduleDAGMI' data-ref="_ZN4llvm15SIScheduleDAGMIC1EPNS_19MachineSchedContextE">SIScheduleDAGMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::MachineSchedContext" title='llvm::MachineSchedContext' data-ref="llvm::MachineSchedContext">MachineSchedContext</a> *<dfn class="local col9 decl" id="269C" title='C' data-type='llvm::MachineSchedContext *' data-ref="269C">C</dfn>);</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <dfn class="virtual decl" id="_ZN4llvm15SIScheduleDAGMID1Ev" title='llvm::SIScheduleDAGMI::~SIScheduleDAGMI' data-ref="_ZN4llvm15SIScheduleDAGMID1Ev">~SIScheduleDAGMI</dfn>() override;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// Entry point for the schedule.</i></td></tr>
<tr><th id="448">448</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm15SIScheduleDAGMI8scheduleEv" title='llvm::SIScheduleDAGMI::schedule' data-ref="_ZN4llvm15SIScheduleDAGMI8scheduleEv">schedule</dfn>() override;</td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td>  <i>// To init Block's RPTracker.</i></td></tr>
<tr><th id="451">451</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE" title='llvm::SIScheduleDAGMI::initRPTracker' data-ref="_ZN4llvm15SIScheduleDAGMI13initRPTrackerERNS_18RegPressureTrackerE">initRPTracker</dfn>(<a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker">RegPressureTracker</a> &amp;<dfn class="local col0 decl" id="270RPTracker" title='RPTracker' data-type='llvm::RegPressureTracker &amp;' data-ref="270RPTracker">RPTracker</dfn>) {</td></tr>
<tr><th id="452">452</th><td>    <a class="local col0 ref" href="#270RPTracker" title='RPTracker' data-ref="270RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</a>(&amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF">MF</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RegClassInfo" title='llvm::ScheduleDAGMILive::RegClassInfo' data-ref="llvm::ScheduleDAGMILive::RegClassInfo">RegClassInfo</a>, <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>, <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>, <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorIT_XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::RegionBegin" title='llvm::ScheduleDAGInstrs::RegionBegin' data-ref="llvm::ScheduleDAGInstrs::RegionBegin">RegionBegin</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="453">453</th><td>  }</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI5getBBEv" title='llvm::SIScheduleDAGMI::getBB' data-ref="_ZN4llvm15SIScheduleDAGMI5getBBEv">getBB</dfn>() { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::BB" title='llvm::ScheduleDAGInstrs::BB' data-ref="llvm::ScheduleDAGInstrs::BB">BB</a>; }</td></tr>
<tr><th id="456">456</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI13getCurrentTopEv" title='llvm::SIScheduleDAGMI::getCurrentTop' data-ref="_ZN4llvm15SIScheduleDAGMI13getCurrentTopEv">getCurrentTop</dfn>() { <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentTop" title='llvm::ScheduleDAGMI::CurrentTop' data-ref="llvm::ScheduleDAGMI::CurrentTop">CurrentTop</a>; }</td></tr>
<tr><th id="457">457</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI16getCurrentBottomEv" title='llvm::SIScheduleDAGMI::getCurrentBottom' data-ref="_ZN4llvm15SIScheduleDAGMI16getCurrentBottomEv">getCurrentBottom</dfn>() { <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::CurrentBottom" title='llvm::ScheduleDAGMI::CurrentBottom' data-ref="llvm::ScheduleDAGMI::CurrentBottom">CurrentBottom</a>; }</td></tr>
<tr><th id="458">458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI6getLISEv" title='llvm::SIScheduleDAGMI::getLIS' data-ref="_ZN4llvm15SIScheduleDAGMI6getLISEv">getLIS</dfn>() { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMI::LIS" title='llvm::ScheduleDAGMI::LIS' data-ref="llvm::ScheduleDAGMI::LIS">LIS</a>; }</td></tr>
<tr><th id="459">459</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI6getMRIEv" title='llvm::SIScheduleDAGMI::getMRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getMRIEv">getMRI</dfn>() { <b>return</b> &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MRI" title='llvm::ScheduleDAG::MRI' data-ref="llvm::ScheduleDAG::MRI">MRI</a>; }</td></tr>
<tr><th id="460">460</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI6getTRIEv" title='llvm::SIScheduleDAGMI::getTRI' data-ref="_ZN4llvm15SIScheduleDAGMI6getTRIEv">getTRI</dfn>() { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::TRI" title='llvm::ScheduleDAG::TRI' data-ref="llvm::ScheduleDAG::TRI">TRI</a>; }</td></tr>
<tr><th id="461">461</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAGTopologicalSort" title='llvm::ScheduleDAGTopologicalSort' data-ref="llvm::ScheduleDAGTopologicalSort">ScheduleDAGTopologicalSort</a> *<dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI7GetTopoEv" title='llvm::SIScheduleDAGMI::GetTopo' data-ref="_ZN4llvm15SIScheduleDAGMI7GetTopoEv">GetTopo</dfn>() { <b>return</b> &amp;<a class="member" href="../../../include/llvm/CodeGen/ScheduleDAGInstrs.h.html#llvm::ScheduleDAGInstrs::Topo" title='llvm::ScheduleDAGInstrs::Topo' data-ref="llvm::ScheduleDAGInstrs::Topo">Topo</a>; }</td></tr>
<tr><th id="462">462</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&amp; <dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI10getEntrySUEv" title='llvm::SIScheduleDAGMI::getEntrySU' data-ref="_ZN4llvm15SIScheduleDAGMI10getEntrySUEv">getEntrySU</dfn>() { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::EntrySU" title='llvm::ScheduleDAG::EntrySU' data-ref="llvm::ScheduleDAG::EntrySU">EntrySU</a>; }</td></tr>
<tr><th id="463">463</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a>&amp; <dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI9getExitSUEv" title='llvm::SIScheduleDAGMI::getExitSU' data-ref="_ZN4llvm15SIScheduleDAGMI9getExitSUEv">getExitSU</dfn>() { <b>return</b> <a class="member" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::ExitSU" title='llvm::ScheduleDAG::ExitSU' data-ref="llvm::ScheduleDAG::ExitSU">ExitSU</a>; }</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv" title='llvm::SIScheduleDAGMI::restoreSULinksLeft' data-ref="_ZN4llvm15SIScheduleDAGMI18restoreSULinksLeftEv">restoreSULinksLeft</dfn>();</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <b>template</b>&lt;<b>typename</b> _Iterator&gt; <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_" title='llvm::SIScheduleDAGMI::fillVgprSgprCost' data-ref="_ZN4llvm15SIScheduleDAGMI16fillVgprSgprCostET_S1_RjS2_">fillVgprSgprCost</dfn>(_Iterator <dfn class="local col1 decl" id="271First" title='First' data-type='_Iterator' data-ref="271First">First</dfn>,</td></tr>
<tr><th id="468">468</th><td>                                                     _Iterator <dfn class="local col2 decl" id="272End" title='End' data-type='_Iterator' data-ref="272End">End</dfn>,</td></tr>
<tr><th id="469">469</th><td>                                                     <em>unsigned</em> &amp;<dfn class="local col3 decl" id="273VgprUsage" title='VgprUsage' data-type='unsigned int &amp;' data-ref="273VgprUsage">VgprUsage</dfn>,</td></tr>
<tr><th id="470">470</th><td>                                                     <em>unsigned</em> &amp;<dfn class="local col4 decl" id="274SgprUsage" title='SgprUsage' data-type='unsigned int &amp;' data-ref="274SgprUsage">SgprUsage</dfn>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI9getInRegsEv" title='llvm::SIScheduleDAGMI::getInRegs' data-ref="_ZN4llvm15SIScheduleDAGMI9getInRegsEv">getInRegs</dfn>() {</td></tr>
<tr><th id="473">473</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col5 decl" id="275InRegs" title='InRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="275InRegs">InRegs</dfn>;</td></tr>
<tr><th id="474">474</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col6 decl" id="276RegMaskPair" title='RegMaskPair' data-type='const llvm::RegisterMaskPair &amp;' data-ref="276RegMaskPair">RegMaskPair</dfn> : <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveInRegs" title='llvm::RegisterPressure::LiveInRegs' data-ref="llvm::RegisterPressure::LiveInRegs">LiveInRegs</a>) {</td></tr>
<tr><th id="475">475</th><td>      <a class="local col5 ref" href="#275InRegs" title='InRegs' data-ref="275InRegs">InRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col6 ref" href="#276RegMaskPair" title='RegMaskPair' data-ref="276RegMaskPair">RegMaskPair</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>);</td></tr>
<tr><th id="476">476</th><td>    }</td></tr>
<tr><th id="477">477</th><td>    <b>return</b> <a class="local col5 ref" href="#275InRegs" title='InRegs' data-ref="275InRegs">InRegs</a>;</td></tr>
<tr><th id="478">478</th><td>  }</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <dfn class="decl def" id="_ZN4llvm15SIScheduleDAGMI10getOutRegsEv" title='llvm::SIScheduleDAGMI::getOutRegs' data-ref="_ZN4llvm15SIScheduleDAGMI10getOutRegsEv">getOutRegs</dfn>() {</td></tr>
<tr><th id="481">481</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col7 decl" id="277OutRegs" title='OutRegs' data-type='std::set&lt;unsigned int&gt;' data-ref="277OutRegs">OutRegs</dfn>;</td></tr>
<tr><th id="482">482</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="278RegMaskPair" title='RegMaskPair' data-type='const llvm::RegisterMaskPair &amp;' data-ref="278RegMaskPair">RegMaskPair</dfn> : <a class="member" href="../../../include/llvm/CodeGen/MachineScheduler.h.html#llvm::ScheduleDAGMILive::RPTracker" title='llvm::ScheduleDAGMILive::RPTracker' data-ref="llvm::ScheduleDAGMILive::RPTracker">RPTracker</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::LiveOutRegs" title='llvm::RegisterPressure::LiveOutRegs' data-ref="llvm::RegisterPressure::LiveOutRegs">LiveOutRegs</a>) {</td></tr>
<tr><th id="483">483</th><td>      <a class="local col7 ref" href="#277OutRegs" title='OutRegs' data-ref="277OutRegs">OutRegs</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col8 ref" href="#278RegMaskPair" title='RegMaskPair' data-ref="278RegMaskPair">RegMaskPair</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterMaskPair::RegUnit" title='llvm::RegisterMaskPair::RegUnit' data-ref="llvm::RegisterMaskPair::RegUnit">RegUnit</a>);</td></tr>
<tr><th id="484">484</th><td>    }</td></tr>
<tr><th id="485">485</th><td>    <b>return</b> <a class="local col7 ref" href="#277OutRegs" title='OutRegs' data-ref="277OutRegs">OutRegs</a>;</td></tr>
<tr><th id="486">486</th><td>  };</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv" title='llvm::SIScheduleDAGMI::getVGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getVGPRSetIDEv">getVGPRSetID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIScheduleDAGMI::VGPRSetID" title='llvm::SIScheduleDAGMI::VGPRSetID' data-ref="llvm::SIScheduleDAGMI::VGPRSetID">VGPRSetID</a>; }</td></tr>
<tr><th id="489">489</th><td>  <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv" title='llvm::SIScheduleDAGMI::getSGPRSetID' data-ref="_ZNK4llvm15SIScheduleDAGMI12getSGPRSetIDEv">getSGPRSetID</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::SIScheduleDAGMI::SGPRSetID" title='llvm::SIScheduleDAGMI::SGPRSetID' data-ref="llvm::SIScheduleDAGMI::SGPRSetID">SGPRSetID</a>; }</td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><b>private</b>:</td></tr>
<tr><th id="492">492</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleDAGMI15topologicalSortEv" title='llvm::SIScheduleDAGMI::topologicalSort' data-ref="_ZN4llvm15SIScheduleDAGMI15topologicalSortEv">topologicalSort</dfn>();</td></tr>
<tr><th id="493">493</th><td>  <i>// After scheduling is done, improve low latency placements.</i></td></tr>
<tr><th id="494">494</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv" title='llvm::SIScheduleDAGMI::moveLowLatencies' data-ref="_ZN4llvm15SIScheduleDAGMI16moveLowLatenciesEv">moveLowLatencies</dfn>();</td></tr>
<tr><th id="495">495</th><td></td></tr>
<tr><th id="496">496</th><td><b>public</b>:</td></tr>
<tr><th id="497">497</th><td>  <i>// Some stats for scheduling inside blocks.</i></td></tr>
<tr><th id="498">498</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::IsLowLatencySU" title='llvm::SIScheduleDAGMI::IsLowLatencySU' data-ref="llvm::SIScheduleDAGMI::IsLowLatencySU">IsLowLatencySU</dfn>;</td></tr>
<tr><th id="499">499</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::LowLatencyOffset" title='llvm::SIScheduleDAGMI::LowLatencyOffset' data-ref="llvm::SIScheduleDAGMI::LowLatencyOffset">LowLatencyOffset</dfn>;</td></tr>
<tr><th id="500">500</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::IsHighLatencySU" title='llvm::SIScheduleDAGMI::IsHighLatencySU' data-ref="llvm::SIScheduleDAGMI::IsHighLatencySU">IsHighLatencySU</dfn>;</td></tr>
<tr><th id="501">501</th><td>  <i>// Topological sort</i></td></tr>
<tr><th id="502">502</th><td><i>  // Maps topological index to the node number.</i></td></tr>
<tr><th id="503">503</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::TopDownIndex2SU" title='llvm::SIScheduleDAGMI::TopDownIndex2SU' data-ref="llvm::SIScheduleDAGMI::TopDownIndex2SU">TopDownIndex2SU</dfn>;</td></tr>
<tr><th id="504">504</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>int</em>&gt; <dfn class="decl" id="llvm::SIScheduleDAGMI::BottomUpIndex2SU" title='llvm::SIScheduleDAGMI::BottomUpIndex2SU' data-ref="llvm::SIScheduleDAGMI::BottomUpIndex2SU">BottomUpIndex2SU</dfn>;</td></tr>
<tr><th id="505">505</th><td>};</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td><u>#<span data-ppcond="14">endif</span> // LLVM_LIB_TARGET_AMDGPU_SIMACHINESCHEDULER_H</u></td></tr>
<tr><th id="510">510</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUTargetMachine.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
