<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file template_a2_impl.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Mar 25 17:21:30 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "osch_clk" 16.432500 MHz (0 errors)</A></LI>            125 items scored, 0 timing errors detected.
Report:  145.921MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "osch_clk" 16.432500 MHz ;
            125 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 54.002ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i6  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i9  (to osch_clk +)

   Delay:               6.579ns  (29.4% logic, 70.6% route), 4 logic levels.

 Constraint Details:

      6.579ns physical path delay SLICE_0 to SLICE_4 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.002ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C10D.CLK to      R7C10D.Q1 SLICE_0 (from osch_clk)
ROUTE         2     1.390      R7C10D.Q1 to      R8C10C.A1 cnt_6
CTOF_DEL    ---     0.495      R8C10C.A1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.583      R8C10A.F0 to     R7C11B.LSR n97 (to osch_clk)
                  --------
                    6.579   (29.4% logic, 70.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.002ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i6  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i8  (to osch_clk +)
                   FF                        cnt_25__i7

   Delay:               6.579ns  (29.4% logic, 70.6% route), 4 logic levels.

 Constraint Details:

      6.579ns physical path delay SLICE_0 to SLICE_5 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.002ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C10D.CLK to      R7C10D.Q1 SLICE_0 (from osch_clk)
ROUTE         2     1.390      R7C10D.Q1 to      R8C10C.A1 cnt_6
CTOF_DEL    ---     0.495      R8C10C.A1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.583      R8C10A.F0 to     R7C11A.LSR n97 (to osch_clk)
                  --------
                    6.579   (29.4% logic, 70.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11A.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i6  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i6  (to osch_clk +)
                   FF                        cnt_25__i5

   Delay:               6.180ns  (31.3% logic, 68.7% route), 4 logic levels.

 Constraint Details:

      6.180ns physical path delay SLICE_0 to SLICE_0 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.401ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C10D.CLK to      R7C10D.Q1 SLICE_0 (from osch_clk)
ROUTE         2     1.390      R7C10D.Q1 to      R8C10C.A1 cnt_6
CTOF_DEL    ---     0.495      R8C10C.A1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.184      R8C10A.F0 to     R7C10D.LSR n97 (to osch_clk)
                  --------
                    6.180   (31.3% logic, 68.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i6  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i4  (to osch_clk +)
                   FF                        cnt_25__i3

   Delay:               6.180ns  (31.3% logic, 68.7% route), 4 logic levels.

 Constraint Details:

      6.180ns physical path delay SLICE_0 to SLICE_1 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.401ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C10D.CLK to      R7C10D.Q1 SLICE_0 (from osch_clk)
ROUTE         2     1.390      R7C10D.Q1 to      R8C10C.A1 cnt_6
CTOF_DEL    ---     0.495      R8C10C.A1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.184      R8C10A.F0 to     R7C10C.LSR n97 (to osch_clk)
                  --------
                    6.180   (31.3% logic, 68.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10C.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i6  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i2  (to osch_clk +)
                   FF                        cnt_25__i1

   Delay:               6.180ns  (31.3% logic, 68.7% route), 4 logic levels.

 Constraint Details:

      6.180ns physical path delay SLICE_0 to SLICE_2 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.401ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C10D.CLK to      R7C10D.Q1 SLICE_0 (from osch_clk)
ROUTE         2     1.390      R7C10D.Q1 to      R8C10C.A1 cnt_6
CTOF_DEL    ---     0.495      R8C10C.A1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.184      R8C10A.F0 to     R7C10B.LSR n97 (to osch_clk)
                  --------
                    6.180   (31.3% logic, 68.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10B.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i6  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i0  (to osch_clk +)

   Delay:               6.180ns  (31.3% logic, 68.7% route), 4 logic levels.

 Constraint Details:

      6.180ns physical path delay SLICE_0 to SLICE_3 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.401ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C10D.CLK to      R7C10D.Q1 SLICE_0 (from osch_clk)
ROUTE         2     1.390      R7C10D.Q1 to      R8C10C.A1 cnt_6
CTOF_DEL    ---     0.495      R8C10C.A1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.184      R8C10A.F0 to     R7C10A.LSR n97 (to osch_clk)
                  --------
                    6.180   (31.3% logic, 68.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10A.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.427ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i9  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i9  (to osch_clk +)

   Delay:               6.154ns  (31.5% logic, 68.5% route), 4 logic levels.

 Constraint Details:

      6.154ns physical path delay SLICE_4 to SLICE_4 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.427ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C11B.CLK to      R7C11B.Q0 SLICE_4 (from osch_clk)
ROUTE         2     0.965      R7C11B.Q0 to      R8C10C.D1 cnt_9
CTOF_DEL    ---     0.495      R8C10C.D1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.583      R8C10A.F0 to     R7C11B.LSR n97 (to osch_clk)
                  --------
                    6.154   (31.5% logic, 68.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.427ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i9  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i8  (to osch_clk +)
                   FF                        cnt_25__i7

   Delay:               6.154ns  (31.5% logic, 68.5% route), 4 logic levels.

 Constraint Details:

      6.154ns physical path delay SLICE_4 to SLICE_5 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.427ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C11B.CLK to      R7C11B.Q0 SLICE_4 (from osch_clk)
ROUTE         2     0.965      R7C11B.Q0 to      R8C10C.D1 cnt_9
CTOF_DEL    ---     0.495      R8C10C.D1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.583      R8C10A.F0 to     R7C11A.LSR n97 (to osch_clk)
                  --------
                    6.154   (31.5% logic, 68.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11A.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.826ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i9  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i6  (to osch_clk +)
                   FF                        cnt_25__i5

   Delay:               5.755ns  (33.7% logic, 66.3% route), 4 logic levels.

 Constraint Details:

      5.755ns physical path delay SLICE_4 to SLICE_0 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.826ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C11B.CLK to      R7C11B.Q0 SLICE_4 (from osch_clk)
ROUTE         2     0.965      R7C11B.Q0 to      R8C10C.D1 cnt_9
CTOF_DEL    ---     0.495      R8C10C.D1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.184      R8C10A.F0 to     R7C10D.LSR n97 (to osch_clk)
                  --------
                    5.755   (33.7% logic, 66.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.826ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i9  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i4  (to osch_clk +)
                   FF                        cnt_25__i3

   Delay:               5.755ns  (33.7% logic, 66.3% route), 4 logic levels.

 Constraint Details:

      5.755ns physical path delay SLICE_4 to SLICE_1 meets
     60.855ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 60.581ns) by 54.826ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R7C11B.CLK to      R7C11B.Q0 SLICE_4 (from osch_clk)
ROUTE         2     0.965      R7C11B.Q0 to      R8C10C.D1 cnt_9
CTOF_DEL    ---     0.495      R8C10C.D1 to      R8C10C.F1 SLICE_8
ROUTE         1     0.967      R8C10C.F1 to      R8C10A.A1 n6_adj_1
CTOF_DEL    ---     0.495      R8C10A.A1 to      R8C10A.F1 SLICE_7
ROUTE         2     0.702      R8C10A.F1 to      R8C10A.B0 n118
CTOF_DEL    ---     0.495      R8C10A.B0 to      R8C10A.F0 SLICE_7
ROUTE         6     1.184      R8C10A.F0 to     R7C10C.LSR n97 (to osch_clk)
                  --------
                    5.755   (33.7% logic, 66.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     3.409        OSC.OSC to     R7C10C.CLK osch_clk
                  --------
                    3.409   (0.0% logic, 100.0% route), 0 logic levels.

Report:  145.921MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osch_clk" 16.432500 MHz  |             |             |
;                                       |   16.433 MHz|  145.921 MHz|   4  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: osch_clk   Source: OSCH.OSC   Loads: 7
   Covered under: FREQUENCY NET "osch_clk" 16.432500 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 125 paths, 1 nets, and 61 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Wed Mar 25 17:21:30 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "osch_clk" 16.432500 MHz (0 errors)</A></LI>            125 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "osch_clk" 16.432500 MHz ;
            125 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i6  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i6  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10D.CLK to      R7C10D.Q1 SLICE_0 (from osch_clk)
ROUTE         2     0.132      R7C10D.Q1 to      R7C10D.A1 cnt_6
CTOF_DEL    ---     0.101      R7C10D.A1 to      R7C10D.F1 SLICE_0
ROUTE         1     0.000      R7C10D.F1 to     R7C10D.DI1 n39 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i5  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i5  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10D.CLK to      R7C10D.Q0 SLICE_0 (from osch_clk)
ROUTE         2     0.132      R7C10D.Q0 to      R7C10D.A0 cnt_5
CTOF_DEL    ---     0.101      R7C10D.A0 to      R7C10D.F0 SLICE_0
ROUTE         1     0.000      R7C10D.F0 to     R7C10D.DI0 n40 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10D.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i4  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i4  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10C.CLK to      R7C10C.Q1 SLICE_1 (from osch_clk)
ROUTE         3     0.132      R7C10C.Q1 to      R7C10C.A1 cnt_4
CTOF_DEL    ---     0.101      R7C10C.A1 to      R7C10C.F1 SLICE_1
ROUTE         1     0.000      R7C10C.F1 to     R7C10C.DI1 n41 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10C.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10C.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i3  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i3  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10C.CLK to      R7C10C.Q0 SLICE_1 (from osch_clk)
ROUTE         3     0.132      R7C10C.Q0 to      R7C10C.A0 cnt_3
CTOF_DEL    ---     0.101      R7C10C.A0 to      R7C10C.F0 SLICE_1
ROUTE         1     0.000      R7C10C.F0 to     R7C10C.DI0 n42 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10C.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10C.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i1  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i1  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10B.CLK to      R7C10B.Q0 SLICE_2 (from osch_clk)
ROUTE         3     0.132      R7C10B.Q0 to      R7C10B.A0 cnt_1
CTOF_DEL    ---     0.101      R7C10B.A0 to      R7C10B.F0 SLICE_2
ROUTE         1     0.000      R7C10B.F0 to     R7C10B.DI0 n44 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10B.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10B.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i2  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i2  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10B.CLK to      R7C10B.Q1 SLICE_2 (from osch_clk)
ROUTE         3     0.132      R7C10B.Q1 to      R7C10B.A1 cnt_2
CTOF_DEL    ---     0.101      R7C10B.A1 to      R7C10B.F1 SLICE_2
ROUTE         1     0.000      R7C10B.F1 to     R7C10B.DI1 n43 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10B.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10B.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i0  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i0  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C10A.CLK to      R7C10A.Q1 SLICE_3 (from osch_clk)
ROUTE         3     0.132      R7C10A.Q1 to      R7C10A.A1 cnt_0
CTOF_DEL    ---     0.101      R7C10A.A1 to      R7C10A.F1 SLICE_3
ROUTE         1     0.000      R7C10A.F1 to     R7C10A.DI1 n45 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10A.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C10A.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i9  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i9  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11B.CLK to      R7C11B.Q0 SLICE_4 (from osch_clk)
ROUTE         2     0.132      R7C11B.Q0 to      R7C11B.A0 cnt_9
CTOF_DEL    ---     0.101      R7C11B.A0 to      R7C11B.F0 SLICE_4
ROUTE         1     0.000      R7C11B.F0 to     R7C11B.DI0 n36 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C11B.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i8  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i8  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11A.CLK to      R7C11A.Q1 SLICE_5 (from osch_clk)
ROUTE         2     0.132      R7C11A.Q1 to      R7C11A.A1 cnt_8
CTOF_DEL    ---     0.101      R7C11A.A1 to      R7C11A.F1 SLICE_5
ROUTE         1     0.000      R7C11A.F1 to     R7C11A.DI1 n37 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C11A.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C11A.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_25__i7  (from osch_clk +)
   Destination:    FF         Data in        cnt_25__i7  (to osch_clk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C11A.CLK to      R7C11A.Q0 SLICE_5 (from osch_clk)
ROUTE         2     0.132      R7C11A.Q0 to      R7C11A.A0 cnt_7
CTOF_DEL    ---     0.101      R7C11A.A0 to      R7C11A.F0 SLICE_5
ROUTE         1     0.000      R7C11A.F0 to     R7C11A.DI0 n38 (to osch_clk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C11A.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         7     1.080        OSC.OSC to     R7C11A.CLK osch_clk
                  --------
                    1.080   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osch_clk" 16.432500 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: osch_clk   Source: OSCH.OSC   Loads: 7
   Covered under: FREQUENCY NET "osch_clk" 16.432500 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 125 paths, 1 nets, and 61 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
