#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x144878e60 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x1448b70b0_0 .array/port v0x1448b70b0, 0;
L_0x1448bcf90 .functor BUFZ 32, v0x1448b70b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_1 .array/port v0x1448b70b0, 1;
L_0x1448bd000 .functor BUFZ 32, v0x1448b70b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_2 .array/port v0x1448b70b0, 2;
L_0x1448bd070 .functor BUFZ 32, v0x1448b70b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_3 .array/port v0x1448b70b0, 3;
L_0x1448bd120 .functor BUFZ 32, v0x1448b70b0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_4 .array/port v0x1448b70b0, 4;
L_0x1448bd1d0 .functor BUFZ 32, v0x1448b70b0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_5 .array/port v0x1448b70b0, 5;
L_0x1448bd2b0 .functor BUFZ 32, v0x1448b70b0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_6 .array/port v0x1448b70b0, 6;
L_0x1448bd340 .functor BUFZ 32, v0x1448b70b0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_7 .array/port v0x1448b70b0, 7;
L_0x1448bd430 .functor BUFZ 32, v0x1448b70b0_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_8 .array/port v0x1448b70b0, 8;
L_0x1448bd4c0 .functor BUFZ 32, v0x1448b70b0_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_9 .array/port v0x1448b70b0, 9;
L_0x1448bd5c0 .functor BUFZ 32, v0x1448b70b0_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_10 .array/port v0x1448b70b0, 10;
L_0x1448bd650 .functor BUFZ 32, v0x1448b70b0_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_11 .array/port v0x1448b70b0, 11;
L_0x1448bd740 .functor BUFZ 32, v0x1448b70b0_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_12 .array/port v0x1448b70b0, 12;
L_0x1448bd7d0 .functor BUFZ 32, v0x1448b70b0_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_13 .array/port v0x1448b70b0, 13;
L_0x1448bd8d0 .functor BUFZ 32, v0x1448b70b0_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_14 .array/port v0x1448b70b0, 14;
L_0x1448bd960 .functor BUFZ 32, v0x1448b70b0_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_15 .array/port v0x1448b70b0, 15;
L_0x1448bd860 .functor BUFZ 32, v0x1448b70b0_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_16 .array/port v0x1448b70b0, 16;
L_0x1448bda90 .functor BUFZ 32, v0x1448b70b0_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_17 .array/port v0x1448b70b0, 17;
L_0x1448bdbd0 .functor BUFZ 32, v0x1448b70b0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_18 .array/port v0x1448b70b0, 18;
L_0x1448bdc60 .functor BUFZ 32, v0x1448b70b0_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_19 .array/port v0x1448b70b0, 19;
L_0x1448bdd70 .functor BUFZ 32, v0x1448b70b0_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_20 .array/port v0x1448b70b0, 20;
L_0x1448bdb40 .functor BUFZ 32, v0x1448b70b0_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_21 .array/port v0x1448b70b0, 21;
L_0x1448bdeb0 .functor BUFZ 32, v0x1448b70b0_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_22 .array/port v0x1448b70b0, 22;
L_0x1448bdcf0 .functor BUFZ 32, v0x1448b70b0_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_23 .array/port v0x1448b70b0, 23;
L_0x1448be040 .functor BUFZ 32, v0x1448b70b0_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_24 .array/port v0x1448b70b0, 24;
L_0x1448bde20 .functor BUFZ 32, v0x1448b70b0_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_25 .array/port v0x1448b70b0, 25;
L_0x1448be1c0 .functor BUFZ 32, v0x1448b70b0_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_26 .array/port v0x1448b70b0, 26;
L_0x1448bdfa0 .functor BUFZ 32, v0x1448b70b0_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_27 .array/port v0x1448b70b0, 27;
L_0x1448be350 .functor BUFZ 32, v0x1448b70b0_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_28 .array/port v0x1448b70b0, 28;
L_0x1448be110 .functor BUFZ 32, v0x1448b70b0_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_29 .array/port v0x1448b70b0, 29;
L_0x1448be4d0 .functor BUFZ 32, v0x1448b70b0_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_30 .array/port v0x1448b70b0, 30;
L_0x1448be290 .functor BUFZ 32, v0x1448b70b0_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b70b0_31 .array/port v0x1448b70b0, 31;
L_0x1448be660 .functor BUFZ 32, v0x1448b70b0_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448bb5d0_0 .net "X0", 31 0, L_0x1448bcf90;  1 drivers
v0x1448bb680_0 .net "a0", 31 0, L_0x1448bd650;  1 drivers
v0x1448bb730_0 .net "a1", 31 0, L_0x1448bd740;  1 drivers
v0x1448bb7f0_0 .net "a2", 31 0, L_0x1448bd7d0;  1 drivers
v0x1448bb8a0_0 .net "a3", 31 0, L_0x1448bd8d0;  1 drivers
v0x1448bb990_0 .net "a4", 31 0, L_0x1448bd960;  1 drivers
v0x1448bba40_0 .net "a5", 31 0, L_0x1448bd860;  1 drivers
v0x1448bbaf0_0 .net "a6", 31 0, L_0x1448bda90;  1 drivers
v0x1448bbba0_0 .net "a7", 31 0, L_0x1448bdbd0;  1 drivers
v0x1448bbcb0_0 .var "clk", 0 0;
v0x1448bbd40_0 .net "gp", 31 0, L_0x1448bd120;  1 drivers
v0x1448bbdf0_0 .net "ra", 31 0, L_0x1448bd000;  1 drivers
v0x1448bbea0_0 .var "reset", 0 0;
v0x1448bbf30_0 .net "s0", 31 0, L_0x1448bd4c0;  1 drivers
v0x1448bbfe0_0 .net "s1", 31 0, L_0x1448bd5c0;  1 drivers
v0x1448bc090_0 .net "s10", 31 0, L_0x1448bdfa0;  1 drivers
v0x1448bc140_0 .net "s11", 31 0, L_0x1448be350;  1 drivers
v0x1448bc2d0_0 .net "s2", 31 0, L_0x1448bdc60;  1 drivers
v0x1448bc360_0 .net "s3", 31 0, L_0x1448bdd70;  1 drivers
v0x1448bc410_0 .net "s4", 31 0, L_0x1448bdb40;  1 drivers
v0x1448bc4c0_0 .net "s5", 31 0, L_0x1448bdeb0;  1 drivers
v0x1448bc570_0 .net "s6", 31 0, L_0x1448bdcf0;  1 drivers
v0x1448bc620_0 .net "s7", 31 0, L_0x1448be040;  1 drivers
v0x1448bc6d0_0 .net "s8", 31 0, L_0x1448bde20;  1 drivers
v0x1448bc780_0 .net "s9", 31 0, L_0x1448be1c0;  1 drivers
v0x1448bc830_0 .net "sp", 31 0, L_0x1448bd070;  1 drivers
v0x1448bc8e0_0 .net "t0", 31 0, L_0x1448bd2b0;  1 drivers
v0x1448bc990_0 .net "t1", 31 0, L_0x1448bd340;  1 drivers
v0x1448bca40_0 .net "t2", 31 0, L_0x1448bd430;  1 drivers
v0x1448bcaf0_0 .net "t3", 31 0, L_0x1448be110;  1 drivers
v0x1448bcba0_0 .net "t4", 31 0, L_0x1448be4d0;  1 drivers
v0x1448bcc50_0 .net "t5", 31 0, L_0x1448be290;  1 drivers
v0x1448bcd00_0 .net "t6", 31 0, L_0x1448be660;  1 drivers
v0x1448bc1f0_0 .net "tp", 31 0, L_0x1448bd1d0;  1 drivers
S_0x14487acb0 .scope module, "riscv_DUT" "PipelineRISCV" 2 52, 3 19 0, S_0x144878e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
P_0x14489c510 .param/l "WIDHT" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x1448be710 .functor BUFZ 32, v0x1448b0c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1448bebb0 .functor BUFZ 96, v0x144806c60_0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1448bf7f0 .functor BUFZ 175, L_0x1448c39f0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1448bf5e0 .functor BUFZ 11, L_0x1448c35f0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x1448c0590 .functor BUFZ 101, L_0x1448c3900, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1448c09f0 .functor BUFZ 4, L_0x1448c3860, C4<0000>, C4<0000>, C4<0000>;
L_0x1448c0ca0 .functor BUFZ 101, L_0x1448c43e0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x1448c10f0 .functor BUFZ 3, L_0x1448c5060, C4<000>, C4<000>, C4<000>;
L_0x1448c12c0 .functor BUFZ 32, v0x1448b0380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1448c27e0 .functor NOT 1, v0x1448bbcb0_0, C4<0>, C4<0>, C4<0>;
L_0x1448c3a90 .functor AND 1, L_0x1448bfcb0, L_0x1448c40c0, C4<1>, C4<1>;
L_0x1448c3be0 .functor OR 1, L_0x1448c3a90, L_0x1448bfb70, C4<0>, C4<0>;
v0x1448b7b10_0 .net "ALUCtlD", 3 0, v0x14487b960_0;  1 drivers
v0x1448b7c00_0 .net "ALUCtlE", 3 0, L_0x1448bfd50;  1 drivers
v0x1448b7c90_0 .net "ALUResultE", 31 0, L_0x1448c4050;  1 drivers
v0x1448b7d60_0 .net "ALUResultM", 31 0, L_0x1448c0140;  1 drivers
v0x1448b7df0_0 .net "ALUResultW", 31 0, L_0x1448c0b60;  1 drivers
v0x1448b7ec0_0 .net "ALUSrcD", 0 0, v0x144820ef0_0;  1 drivers
v0x1448b7f90_0 .net "ALUSrcE", 0 0, L_0x1448bfc10;  1 drivers
v0x1448b8020_0 .net "AndOut", 0 0, L_0x1448c3a90;  1 drivers
v0x1448b80b0_0 .net "BranchD", 0 0, v0x144820f80_0;  1 drivers
v0x1448b81c0_0 .net "BranchE", 0 0, L_0x1448bfcb0;  1 drivers
v0x1448b8250_0 .net "DecodeInData", 95 0, L_0x1448be7a0;  1 drivers
v0x1448b82e0_0 .net "DecodeOutData", 95 0, v0x144806c60_0;  1 drivers
v0x1448b8390_0 .net "ExecuteInControl", 10 0, L_0x1448bf860;  1 drivers
v0x1448b8430_0 .net "ExecuteInData", 174 0, L_0x1448beca0;  1 drivers
v0x1448b84e0_0 .net "ExecuteOutControl", 10 0, L_0x1448c35f0;  1 drivers
v0x1448b8590_0 .net "ExecuteOutData", 174 0, L_0x1448c39f0;  1 drivers
v0x1448b8640_0 .net "ForwardA", 31 0, v0x1448b0380_0;  1 drivers
v0x1448b8800_0 .net "ForwardAE", 1 0, L_0x1448c5300;  1 drivers
v0x1448b8890_0 .net "ForwardB", 31 0, v0x1448b0c00_0;  1 drivers
v0x1448b8920_0 .net "ForwardBE", 1 0, L_0x1448c53f0;  1 drivers
v0x1448b89b0_0 .net "ImmExtD", 31 0, v0x1448b26f0_0;  1 drivers
v0x1448b8a40_0 .net "ImmExtE", 31 0, L_0x1448bf540;  1 drivers
v0x1448b8b10_0 .net "ImmSrcD", 1 0, v0x144821010_0;  1 drivers
v0x1448b8ba0_0 .net "InstrD", 31 0, L_0x1448be920;  1 drivers
v0x1448b8c50_0 .net "InstrF", 31 0, L_0x1448c2210;  1 drivers
v0x1448b8cf0_0 .net "JumpD", 0 0, v0x1448210a0_0;  1 drivers
v0x1448b8dc0_0 .net "JumpE", 0 0, L_0x1448bfb70;  1 drivers
v0x1448b8e50_0 .net "MemWriteD", 0 0, v0x144831050_0;  1 drivers
v0x1448b8f20_0 .net "MemWriteE", 0 0, L_0x1448bfad0;  1 drivers
v0x1448b8fb0_0 .net "MemWriteM", 0 0, L_0x1448c04f0;  1 drivers
v0x1448b9040_0 .net "MemoryInControl", 3 0, L_0x1448c0260;  1 drivers
v0x1448b90d0_0 .net "MemoryInData", 100 0, L_0x1448bffa0;  1 drivers
v0x1448b9180_0 .net "MemoryOutControl", 3 0, L_0x1448c3860;  1 drivers
v0x1448b86f0_0 .net "MemoryOutData", 100 0, L_0x1448c3900;  1 drivers
v0x1448b9410_0 .net "PCD", 31 0, L_0x1448bea00;  1 drivers
v0x1448b94a0_0 .net "PCE", 31 0, L_0x1448bf150;  1 drivers
v0x1448b9550_0 .net "PCF", 31 0, v0x1448b58c0_0;  1 drivers
v0x1448b95e0_0 .net "PCFF", 31 0, L_0x1448c16b0;  1 drivers
v0x1448b96c0_0 .net "PCPlus4D", 31 0, L_0x1448beae0;  1 drivers
v0x1448b9770_0 .net "PCPlus4E", 31 0, L_0x1448bf650;  1 drivers
v0x1448b9820_0 .net "PCPlus4F", 31 0, L_0x1448c2330;  1 drivers
v0x1448b9900_0 .net "PCPlus4M", 31 0, L_0x1448c0410;  1 drivers
v0x1448b9990_0 .net "PCPlus4W", 31 0, L_0x1448c0c00;  1 drivers
v0x1448b9a30_0 .net "PCSrcE", 0 0, L_0x1448c3be0;  1 drivers
v0x1448b9ae0_0 .net "PCTargetE", 31 0, L_0x1448c3ed0;  1 drivers
v0x1448b9bb0_0 .net "RD1D", 31 0, L_0x1448c2ca0;  1 drivers
v0x1448b9c40_0 .net "RD1E", 31 0, L_0x1448bef10;  1 drivers
v0x1448b9cf0_0 .net "RD2D", 31 0, L_0x1448c3250;  1 drivers
v0x1448b9da0_0 .net "RD2E", 31 0, L_0x1448bf030;  1 drivers
v0x1448b9e50_0 .net "RdD", 4 0, L_0x1448be400;  1 drivers
v0x1448b9ef0_0 .net "RdE", 4 0, L_0x1448bf4a0;  1 drivers
v0x1448b9fa0_0 .net "RdM", 4 0, L_0x1448c0370;  1 drivers
v0x1448ba080_0 .net "RdW", 4 0, L_0x1448c0d10;  1 drivers
v0x1448ba120_0 .net "ReadDataM", 31 0, L_0x1448c4e20;  1 drivers
v0x1448ba1c0_0 .net "ReadDataW", 31 0, L_0x1448c08f0;  1 drivers
v0x1448ba270_0 .net "RegWriteD", 0 0, v0x1448310e0_0;  1 drivers
v0x1448ba340_0 .net "RegWriteE", 0 0, L_0x1448bf900;  1 drivers
v0x1448ba3d0_0 .net "RegWriteM", 0 0, L_0x1448c0680;  1 drivers
v0x1448ba4a0_0 .net "RegWriteW", 0 0, L_0x1448c0e30;  1 drivers
v0x1448ba530_0 .net "ResultSrcD", 1 0, v0x144831170_0;  1 drivers
v0x1448ba600_0 .net "ResultSrcE", 1 0, L_0x1448bf9a0;  1 drivers
v0x1448ba690_0 .net "ResultSrcM", 1 0, L_0x1448c0810;  1 drivers
v0x1448ba730_0 .net "ResultSrcW", 1 0, L_0x1448c1220;  1 drivers
v0x1448ba7d0_0 .net "ResultW", 31 0, L_0x1448c4500;  1 drivers
v0x1448ba8e0_0 .net "Rs1D", 4 0, L_0x1448c1160;  1 drivers
v0x1448b9230_0 .net "Rs1E", 4 0, L_0x1448bf280;  1 drivers
v0x1448b92d0_0 .net "Rs2D", 4 0, L_0x1448c1400;  1 drivers
v0x1448b9380_0 .net "Rs2E", 4 0, L_0x1448bf3a0;  1 drivers
v0x1448ba9c0_0 .net "SrcAE", 31 0, L_0x1448c12c0;  1 drivers
v0x1448baa50_0 .net "SrcBE", 31 0, L_0x1448c3db0;  1 drivers
v0x1448bab20_0 .net "WriteBackInControl", 2 0, L_0x1448c0fd0;  1 drivers
v0x1448babc0_0 .net "WriteBackInData", 100 0, L_0x1448c0720;  1 drivers
v0x1448bac70_0 .net "WriteBackOutControl", 2 0, L_0x1448c5060;  1 drivers
v0x1448bad20_0 .net "WriteBackOutData", 100 0, L_0x1448c43e0;  1 drivers
v0x1448badd0_0 .net "WriteDataE", 31 0, L_0x1448be710;  1 drivers
v0x1448bae80_0 .net "WriteDataM", 31 0, L_0x1448bfdf0;  1 drivers
v0x1448baf20_0 .net "ZeroE", 0 0, L_0x1448c40c0;  1 drivers
v0x1448bafd0_0 .net *"_ivl_11", 95 0, L_0x1448bebb0;  1 drivers
v0x1448bb060_0 .net *"_ivl_24", 174 0, L_0x1448bf7f0;  1 drivers
v0x1448bb110_0 .net *"_ivl_36", 10 0, L_0x1448bf5e0;  1 drivers
v0x1448bb1c0_0 .net *"_ivl_45", 100 0, L_0x1448c0590;  1 drivers
v0x1448bb270_0 .net *"_ivl_53", 3 0, L_0x1448c09f0;  1 drivers
v0x1448bb320_0 .net *"_ivl_62", 100 0, L_0x1448c0ca0;  1 drivers
v0x1448bb3d0_0 .net *"_ivl_69", 2 0, L_0x1448c10f0;  1 drivers
v0x1448bb480_0 .net "clk", 0 0, v0x1448bbcb0_0;  1 drivers
v0x1448bb510_0 .net "reset", 0 0, v0x1448bbea0_0;  1 drivers
L_0x1448be400 .part L_0x1448be920, 7, 5;
L_0x1448be7a0 .concat [ 32 32 32 0], L_0x1448c2330, v0x1448b58c0_0, L_0x1448c2210;
L_0x1448be920 .part L_0x1448bebb0, 64, 32;
L_0x1448bea00 .part L_0x1448bebb0, 32, 32;
L_0x1448beae0 .part L_0x1448bebb0, 0, 32;
LS_0x1448beca0_0_0 .concat [ 32 32 5 5], L_0x1448beae0, v0x1448b26f0_0, L_0x1448be400, L_0x1448c1400;
LS_0x1448beca0_0_4 .concat [ 5 32 32 32], L_0x1448c1160, L_0x1448bea00, L_0x1448c3250, L_0x1448c2ca0;
L_0x1448beca0 .concat [ 74 101 0 0], LS_0x1448beca0_0_0, LS_0x1448beca0_0_4;
L_0x1448bef10 .part L_0x1448bf7f0, 143, 32;
L_0x1448bf030 .part L_0x1448bf7f0, 111, 32;
L_0x1448bf150 .part L_0x1448bf7f0, 79, 32;
L_0x1448bf280 .part L_0x1448bf7f0, 74, 5;
L_0x1448bf3a0 .part L_0x1448bf7f0, 69, 5;
L_0x1448bf4a0 .part L_0x1448bf7f0, 64, 5;
L_0x1448bf540 .part L_0x1448bf7f0, 32, 32;
L_0x1448bf650 .part L_0x1448bf7f0, 0, 32;
LS_0x1448bf860_0_0 .concat [ 1 4 1 1], v0x144820ef0_0, v0x14487b960_0, v0x144820f80_0, v0x1448210a0_0;
LS_0x1448bf860_0_4 .concat [ 1 2 1 0], v0x144831050_0, v0x144831170_0, v0x1448310e0_0;
L_0x1448bf860 .concat [ 7 4 0 0], LS_0x1448bf860_0_0, LS_0x1448bf860_0_4;
L_0x1448bf900 .part L_0x1448bf5e0, 10, 1;
L_0x1448bf9a0 .part L_0x1448bf5e0, 8, 2;
L_0x1448bfad0 .part L_0x1448bf5e0, 7, 1;
L_0x1448bfb70 .part L_0x1448bf5e0, 6, 1;
L_0x1448bfcb0 .part L_0x1448bf5e0, 5, 1;
L_0x1448bfd50 .part L_0x1448bf5e0, 1, 4;
L_0x1448bfc10 .part L_0x1448bf5e0, 0, 1;
L_0x1448bffa0 .concat [ 32 5 32 32], L_0x1448bf650, L_0x1448bf4a0, L_0x1448be710, L_0x1448c4050;
L_0x1448c0140 .part L_0x1448c0590, 69, 32;
L_0x1448bfdf0 .part L_0x1448c0590, 37, 32;
L_0x1448c0370 .part L_0x1448c0590, 32, 5;
L_0x1448c0410 .part L_0x1448c0590, 0, 32;
L_0x1448c0260 .concat [ 1 2 1 0], L_0x1448bfad0, L_0x1448bf9a0, L_0x1448bf900;
L_0x1448c0680 .part L_0x1448c09f0, 3, 1;
L_0x1448c0810 .part L_0x1448c09f0, 1, 2;
L_0x1448c04f0 .part L_0x1448c09f0, 0, 1;
L_0x1448c0720 .concat [ 32 5 32 32], L_0x1448c0410, L_0x1448c0370, L_0x1448c4e20, L_0x1448c0140;
L_0x1448c0b60 .part L_0x1448c0ca0, 69, 32;
L_0x1448c08f0 .part L_0x1448c0ca0, 37, 32;
L_0x1448c0d10 .part L_0x1448c0ca0, 32, 5;
L_0x1448c0c00 .part L_0x1448c0ca0, 0, 32;
L_0x1448c0fd0 .concat [ 2 1 0 0], L_0x1448c0810, L_0x1448c0680;
L_0x1448c0e30 .part L_0x1448c10f0, 2, 1;
L_0x1448c1220 .part L_0x1448c10f0, 0, 2;
L_0x1448c1160 .part L_0x1448be920, 15, 5;
L_0x1448c1400 .part L_0x1448be920, 20, 5;
L_0x1448c25c0 .part L_0x1448be920, 0, 7;
L_0x1448c2660 .part L_0x1448be920, 12, 3;
L_0x1448c1560 .part L_0x1448be920, 30, 1;
L_0x1448c33b0 .part L_0x1448be920, 15, 5;
L_0x1448c2740 .part L_0x1448be920, 20, 5;
L_0x1448c37c0 .part L_0x1448be920, 7, 25;
L_0x1448c3550 .concat [ 175 11 0 0], L_0x1448beca0, L_0x1448bf860;
L_0x1448c35f0 .part v0x1448161d0_0, 175, 11;
L_0x1448c39f0 .part v0x1448161d0_0, 0, 175;
L_0x1448c4160 .concat [ 101 4 0 0], L_0x1448bffa0, L_0x1448c0260;
L_0x1448c3860 .part v0x1448b3ce0_0, 101, 4;
L_0x1448c3900 .part v0x1448b3ce0_0, 0, 101;
L_0x1448c4f40 .concat [ 101 3 0 0], L_0x1448c0720, L_0x1448c0fd0;
L_0x1448c5060 .part v0x1448b79d0_0, 101, 3;
L_0x1448c43e0 .part v0x1448b79d0_0, 0, 101;
S_0x14487a6a0 .scope module, "ALU" "ALU" 3 264, 4 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUCtl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x14500ea00 .param/l "ADD" 1 4 12, +C4<00000000000000000000000000000000>;
P_0x14500ea40 .param/l "AND" 1 4 21, +C4<00000000000000000000000000001001>;
P_0x14500ea80 .param/l "BGE" 1 4 26, +C4<00000000000000000000000000001100>;
P_0x14500eac0 .param/l "BGEU" 1 4 28, +C4<00000000000000000000000000001110>;
P_0x14500eb00 .param/l "BLT" 1 4 25, +C4<00000000000000000000000000001011>;
P_0x14500eb40 .param/l "BLTU" 1 4 27, +C4<00000000000000000000000000001101>;
P_0x14500eb80 .param/l "BNE" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x14500ebc0 .param/l "OR" 1 4 20, +C4<00000000000000000000000000001000>;
P_0x14500ec00 .param/l "SLL" 1 4 14, +C4<00000000000000000000000000000010>;
P_0x14500ec40 .param/l "SLT" 1 4 15, +C4<00000000000000000000000000000011>;
P_0x14500ec80 .param/l "SLTU" 1 4 16, +C4<00000000000000000000000000000100>;
P_0x14500ecc0 .param/l "SRA" 1 4 19, +C4<00000000000000000000000000000111>;
P_0x14500ed00 .param/l "SRL" 1 4 18, +C4<00000000000000000000000000000110>;
P_0x14500ed40 .param/l "SUB" 1 4 13, +C4<00000000000000000000000000000001>;
P_0x14500ed80 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x14500edc0 .param/l "XOR" 1 4 17, +C4<00000000000000000000000000000101>;
L_0x1448c4050 .functor BUFZ 32, v0x144882130_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x14488a840_0 .net "ALUCtl", 3 0, L_0x1448bfd50;  alias, 1 drivers
v0x144882d70_0 .net "ALUResult", 31 0, L_0x1448c4050;  alias, 1 drivers
v0x144882e20_0 .net "SrcA", 31 0, L_0x1448c12c0;  alias, 1 drivers
v0x144882730_0 .net "SrcB", 31 0, L_0x1448c3db0;  alias, 1 drivers
v0x1448827e0_0 .net "Zero", 0 0, L_0x1448c40c0;  alias, 1 drivers
v0x144882130_0 .var "temp", 31 0;
E_0x14484cec0 .event anyedge, v0x14488a840_0, v0x144882e20_0, v0x144882730_0;
L_0x1448c40c0 .reduce/nor v0x144882130_0;
S_0x144881ad0 .scope module, "Adder_PCPlus4" "Adder" 3 158, 5 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x144882240 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x144880e90_0 .net "Result", 31 0, L_0x1448c2330;  alias, 1 drivers
v0x144880f20_0 .net "SrcA", 31 0, v0x1448b58c0_0;  alias, 1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x144880870_0 .net "SrcB", 31 0, L_0x148088178;  1 drivers
L_0x1448c2330 .arith/sum 32, v0x1448b58c0_0, L_0x148088178;
S_0x144880250 .scope module, "Adder_PCPlus4E" "Adder" 3 254, 5 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /OUTPUT 32 "Result";
P_0x144880900 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x14487fc80_0 .net "Result", 31 0, L_0x1448c3ed0;  alias, 1 drivers
v0x14487fd20_0 .net "SrcA", 31 0, L_0x1448bf150;  alias, 1 drivers
v0x14487f610_0 .net "SrcB", 31 0, L_0x1448bf540;  alias, 1 drivers
L_0x1448c3ed0 .arith/sum 32, L_0x1448bf150, L_0x1448bf540;
S_0x14487eff0 .scope module, "ControlUnit" "ControlUnit" 3 178, 6 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /OUTPUT 4 "ALUCtl";
    .port_info 4 /OUTPUT 2 "ResultSrc";
    .port_info 5 /OUTPUT 2 "ImmSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "MemWrite";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
v0x1448399b0_0 .net "ALUCtl", 3 0, v0x14487b960_0;  alias, 1 drivers
v0x144839a40_0 .net "ALUOp", 1 0, v0x144820e60_0;  1 drivers
v0x144839ad0_0 .net "ALUSrc", 0 0, v0x144820ef0_0;  alias, 1 drivers
v0x144839b80_0 .net "Branch", 0 0, v0x144820f80_0;  alias, 1 drivers
v0x14482e790_0 .net "ImmSrc", 1 0, v0x144821010_0;  alias, 1 drivers
v0x14482e860_0 .net "Jump", 0 0, v0x1448210a0_0;  alias, 1 drivers
v0x14482e8f0_0 .net "MemWrite", 0 0, v0x144831050_0;  alias, 1 drivers
v0x14482e980_0 .net "RegWrite", 0 0, v0x1448310e0_0;  alias, 1 drivers
v0x14482ea10_0 .net "ResultSrc", 1 0, v0x144831170_0;  alias, 1 drivers
v0x14482d1f0_0 .net "func3", 2 0, L_0x1448c2660;  1 drivers
v0x14482d280_0 .net "func7_5", 0 0, L_0x1448c1560;  1 drivers
v0x14482d310_0 .net "opcode", 6 0, L_0x1448c25c0;  1 drivers
L_0x1448c2520 .part L_0x1448c25c0, 5, 1;
S_0x14487e3b0 .scope module, "ALUDecoder" "ALUDecoder" 6 28, 7 1 0, S_0x14487eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 1 "func7_5";
    .port_info 3 /INPUT 1 "opcode_5";
    .port_info 4 /OUTPUT 4 "ALUCtl";
P_0x14500ee00 .param/l "ADD" 0 7 17, +C4<00000000000000000000000000000000>;
P_0x14500ee40 .param/l "AND" 0 7 26, +C4<00000000000000000000000000001001>;
P_0x14500ee80 .param/l "BGE" 0 7 32, +C4<00000000000000000000000000001100>;
P_0x14500eec0 .param/l "BGEU" 0 7 34, +C4<00000000000000000000000000001110>;
P_0x14500ef00 .param/l "BLT" 0 7 31, +C4<00000000000000000000000000001011>;
P_0x14500ef40 .param/l "BLTU" 0 7 33, +C4<00000000000000000000000000001101>;
P_0x14500ef80 .param/l "BNE" 0 7 30, +C4<00000000000000000000000000001010>;
P_0x14500efc0 .param/l "Branch_Type" 0 7 13, +C4<00000000000000000000000000000001>;
P_0x14500f000 .param/l "IR_Type" 0 7 14, +C4<00000000000000000000000000000010>;
P_0x14500f040 .param/l "Load_Store_Type" 0 7 12, +C4<00000000000000000000000000000000>;
P_0x14500f080 .param/l "OR" 0 7 25, +C4<00000000000000000000000000001000>;
P_0x14500f0c0 .param/l "SLL" 0 7 19, +C4<00000000000000000000000000000010>;
P_0x14500f100 .param/l "SLT" 0 7 20, +C4<00000000000000000000000000000011>;
P_0x14500f140 .param/l "SLTU" 0 7 21, +C4<00000000000000000000000000000100>;
P_0x14500f180 .param/l "SRA" 0 7 24, +C4<00000000000000000000000000000111>;
P_0x14500f1c0 .param/l "SRL" 0 7 23, +C4<00000000000000000000000000000110>;
P_0x14500f200 .param/l "SUB" 0 7 18, +C4<00000000000000000000000000000001>;
P_0x14500f240 .param/l "XOR" 0 7 22, +C4<00000000000000000000000000000101>;
v0x14487c510_0 .net "ALUCtl", 3 0, v0x14487b960_0;  alias, 1 drivers
v0x14487c5a0_0 .net "ALUOp", 1 0, v0x144820e60_0;  alias, 1 drivers
v0x14487bef0_0 .net "func3", 2 0, L_0x1448c2660;  alias, 1 drivers
v0x14487bf80_0 .net "func7_5", 0 0, L_0x1448c1560;  alias, 1 drivers
v0x14487b8d0_0 .net "opcode_5", 0 0, L_0x1448c2520;  1 drivers
v0x14487b960_0 .var "temp", 3 0;
E_0x14487cc00 .event anyedge, v0x14487c5a0_0, v0x14487bef0_0, v0x14487b8d0_0, v0x14487bf80_0;
S_0x14487b2b0 .scope module, "MainDecoder" "MainDecoder" 6 16, 8 1 0, S_0x14487eff0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 2 "ImmSrc";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Jump";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
P_0x144834fa0 .param/l "B_Type" 0 8 16, +C4<00000000000000000000000000000010>;
P_0x144834fe0 .param/l "BranchInst" 0 8 23, +C4<00000000000000000000000001100011>;
P_0x144835020 .param/l "Branch_Type" 0 8 9, +C4<00000000000000000000000000000001>;
P_0x144835060 .param/l "IR_Type" 0 8 10, +C4<00000000000000000000000000000010>;
P_0x1448350a0 .param/l "I_Type" 0 8 14, +C4<00000000000000000000000000000000>;
P_0x1448350e0 .param/l "I_TypeInst" 0 8 24, +C4<00000000000000000000000000010011>;
P_0x144835120 .param/l "J_Type" 0 8 17, +C4<00000000000000000000000000000011>;
P_0x144835160 .param/l "J_TypeInst" 0 8 26, +C4<00000000000000000000000001101111>;
P_0x1448351a0 .param/l "LoadInst" 0 8 21, +C4<00000000000000000000000000000011>;
P_0x1448351e0 .param/l "Load_Store_Type" 0 8 8, +C4<00000000000000000000000000000000>;
P_0x144835220 .param/l "R_TypeInst" 0 8 25, +C4<00000000000000000000000000110011>;
P_0x144835260 .param/l "S_Type" 0 8 15, +C4<00000000000000000000000000000001>;
P_0x1448352a0 .param/l "StoreInst" 0 8 22, +C4<00000000000000000000000000100011>;
v0x144820e60_0 .var "ALUOp", 1 0;
v0x144820ef0_0 .var "ALUSrc", 0 0;
v0x144820f80_0 .var "Branch", 0 0;
v0x144821010_0 .var "ImmSrc", 1 0;
v0x1448210a0_0 .var "Jump", 0 0;
v0x144831050_0 .var "MemWrite", 0 0;
v0x1448310e0_0 .var "RegWrite", 0 0;
v0x144831170_0 .var "ResultSrc", 1 0;
v0x144831200_0 .net "opcode", 6 0, L_0x1448c25c0;  alias, 1 drivers
E_0x144822d30 .event anyedge, v0x144831200_0;
S_0x144818f00 .scope module, "DataMemory" "DataMemory" 3 284, 9 2 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "WD";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /OUTPUT 32 "RD";
P_0x14487f700 .param/l "Width" 0 9 3, +C4<00000000000000000000000000100000>;
v0x14482abf0_0 .net "A", 31 0, L_0x1448c0140;  alias, 1 drivers
v0x14482ac90_0 .net "CLK", 0 0, v0x1448bbcb0_0;  alias, 1 drivers
v0x14482ad30_0 .net "RD", 31 0, L_0x1448c4e20;  alias, 1 drivers
v0x14482adf0_0 .net "WD", 31 0, L_0x1448bfdf0;  alias, 1 drivers
v0x144826c80_0 .net "WE", 0 0, L_0x1448c04f0;  alias, 1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x144826d60_0 .net/2u *"_ivl_0", 31 0, L_0x148088400;  1 drivers
v0x144826e10_0 .net *"_ivl_10", 31 0, L_0x1448c4690;  1 drivers
v0x144826ec0_0 .net *"_ivl_12", 7 0, L_0x1448c4790;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x144832cc0_0 .net/2u *"_ivl_14", 31 0, L_0x1480884d8;  1 drivers
v0x144832dd0_0 .net *"_ivl_16", 31 0, L_0x1448c4830;  1 drivers
v0x144832e70_0 .net *"_ivl_18", 7 0, L_0x1448c4a10;  1 drivers
v0x144832f20_0 .net *"_ivl_2", 0 0, L_0x1448c4200;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1448130f0_0 .net/2u *"_ivl_20", 31 0, L_0x148088520;  1 drivers
v0x144813190_0 .net *"_ivl_22", 31 0, L_0x1448c4ab0;  1 drivers
v0x144813240_0 .net *"_ivl_24", 7 0, L_0x1448c4b90;  1 drivers
v0x1448132f0_0 .net *"_ivl_26", 31 0, L_0x1448c4c30;  1 drivers
L_0x148088448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144805670_0 .net/2u *"_ivl_4", 31 0, L_0x148088448;  1 drivers
v0x144805800_0 .net *"_ivl_6", 7 0, L_0x1448c42e0;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x144805890_0 .net/2u *"_ivl_8", 31 0, L_0x148088490;  1 drivers
v0x14480ce50 .array "mem", 0 255, 7 0;
E_0x14482abb0 .event posedge, v0x14482ac90_0;
L_0x1448c4200 .cmp/gt 32, L_0x1448c0140, L_0x148088400;
L_0x1448c42e0 .array/port v0x14480ce50, L_0x1448c4690;
L_0x1448c4690 .arith/sum 32, L_0x1448c0140, L_0x148088490;
L_0x1448c4790 .array/port v0x14480ce50, L_0x1448c4830;
L_0x1448c4830 .arith/sum 32, L_0x1448c0140, L_0x1480884d8;
L_0x1448c4a10 .array/port v0x14480ce50, L_0x1448c4ab0;
L_0x1448c4ab0 .arith/sum 32, L_0x1448c0140, L_0x148088520;
L_0x1448c4b90 .array/port v0x14480ce50, L_0x1448c0140;
L_0x1448c4c30 .concat [ 8 8 8 8], L_0x1448c4b90, L_0x1448c4a10, L_0x1448c4790, L_0x1448c42e0;
L_0x1448c4e20 .functor MUXZ 32, L_0x1448c4c30, L_0x148088448, L_0x1448c4200, C4<>;
S_0x14480cee0 .scope module, "Decode" "PipelineReg" 3 167, 10 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 96 "d";
    .port_info 3 /OUTPUT 96 "q";
P_0x14480d050 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001100000>;
v0x144806b20_0 .net "clk", 0 0, v0x1448bbcb0_0;  alias, 1 drivers
v0x144806bd0_0 .net "d", 95 0, L_0x1448be7a0;  alias, 1 drivers
v0x144806c60_0 .var "q", 95 0;
v0x144806cf0_0 .net "rst", 0 0, v0x1448bbea0_0;  alias, 1 drivers
E_0x144806ae0 .event posedge, v0x144806cf0_0, v0x14482ac90_0;
S_0x14484e370 .scope module, "Execute" "PipelineReg" 3 211, 10 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 186 "d";
    .port_info 3 /OUTPUT 186 "q";
P_0x14484e530 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000010111010>;
v0x144816070_0 .net "clk", 0 0, v0x1448bbcb0_0;  alias, 1 drivers
v0x144816140_0 .net "d", 185 0, L_0x1448c3550;  1 drivers
v0x1448161d0_0 .var "q", 185 0;
v0x144816260_0 .net "rst", 0 0, v0x1448bbea0_0;  alias, 1 drivers
S_0x1448afd10 .scope module, "FA" "Mux3x1" 3 227, 11 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x144816360 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
v0x1448affb0_0 .net "A", 31 0, L_0x1448bef10;  alias, 1 drivers
v0x1448b0070_0 .net "B", 31 0, L_0x1448c4500;  alias, 1 drivers
v0x1448b0120_0 .net "C", 31 0, L_0x1448c0140;  alias, 1 drivers
v0x1448b01f0_0 .net "S", 1 0, L_0x1448c5300;  alias, 1 drivers
v0x1448b0290_0 .net "Y", 31 0, v0x1448b0380_0;  alias, 1 drivers
v0x1448b0380_0 .var "temp", 31 0;
E_0x1448aff40 .event anyedge, v0x1448b01f0_0, v0x1448affb0_0, v0x1448b0070_0, v0x14482abf0_0;
S_0x1448b04b0 .scope module, "FB" "Mux3x1" 3 234, 11 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x1448190c0 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
v0x1448b0820_0 .net "A", 31 0, L_0x1448bf030;  alias, 1 drivers
v0x1448b08e0_0 .net "B", 31 0, L_0x1448c4500;  alias, 1 drivers
v0x1448b09a0_0 .net "C", 31 0, L_0x1448c0140;  alias, 1 drivers
v0x1448b0a90_0 .net "S", 1 0, L_0x1448c53f0;  alias, 1 drivers
v0x1448b0b30_0 .net "Y", 31 0, v0x1448b0c00_0;  alias, 1 drivers
v0x1448b0c00_0 .var "temp", 31 0;
E_0x1448b07b0 .event anyedge, v0x1448b0a90_0, v0x1448b0820_0, v0x1448b0070_0, v0x14482abf0_0;
S_0x1448b0d30 .scope module, "HazardUnit" "HazardUnit" 3 316, 12 3 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardAE";
    .port_info 7 /OUTPUT 2 "ForwardBE";
v0x1448b1b60_0 .net "ForwardAE", 1 0, L_0x1448c5300;  alias, 1 drivers
v0x1448b1c10_0 .net "ForwardBE", 1 0, L_0x1448c53f0;  alias, 1 drivers
v0x1448b1cf0_0 .net "RdM", 4 0, L_0x1448c0370;  alias, 1 drivers
v0x1448b1d80_0 .net "RdW", 4 0, L_0x1448c0d10;  alias, 1 drivers
v0x1448b1e30_0 .net "RegWriteM", 0 0, L_0x1448c0680;  alias, 1 drivers
v0x1448b1f00_0 .net "RegWriteW", 0 0, L_0x1448c0e30;  alias, 1 drivers
v0x1448b1fb0_0 .net "Rs1E", 4 0, L_0x1448bf280;  alias, 1 drivers
v0x1448b2060_0 .net "Rs2E", 4 0, L_0x1448bf3a0;  alias, 1 drivers
S_0x1448b0ff0 .scope module, "ForwardingLogic" "ForwardingLogic" 12 14, 12 30 0, S_0x1448b0d30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardAE";
    .port_info 7 /OUTPUT 2 "ForwardBE";
L_0x1448c5300 .functor BUFZ 2, v0x1448b1920_0, C4<00>, C4<00>, C4<00>;
L_0x1448c53f0 .functor BUFZ 2, v0x1448b1a30_0, C4<00>, C4<00>, C4<00>;
v0x1448b1360_0 .net "ForwardAE", 1 0, L_0x1448c5300;  alias, 1 drivers
v0x1448b1430_0 .net "ForwardBE", 1 0, L_0x1448c53f0;  alias, 1 drivers
v0x1448b14e0_0 .net "RdM", 4 0, L_0x1448c0370;  alias, 1 drivers
v0x1448b1590_0 .net "RdW", 4 0, L_0x1448c0d10;  alias, 1 drivers
v0x1448b1640_0 .net "RegWriteM", 0 0, L_0x1448c0680;  alias, 1 drivers
v0x1448b1720_0 .net "RegWriteW", 0 0, L_0x1448c0e30;  alias, 1 drivers
v0x1448b17c0_0 .net "Rs1E", 4 0, L_0x1448bf280;  alias, 1 drivers
v0x1448b1870_0 .net "Rs2E", 4 0, L_0x1448bf3a0;  alias, 1 drivers
v0x1448b1920_0 .var "tempA", 1 0;
v0x1448b1a30_0 .var "tempB", 1 0;
E_0x1448b12b0/0 .event anyedge, v0x1448b1870_0, v0x1448b14e0_0, v0x1448b1640_0, v0x1448b1590_0;
E_0x1448b12b0/1 .event anyedge, v0x1448b1720_0;
E_0x1448b12b0 .event/or E_0x1448b12b0/0, E_0x1448b12b0/1;
E_0x1448b12f0/0 .event anyedge, v0x1448b17c0_0, v0x1448b14e0_0, v0x1448b1640_0, v0x1448b1590_0;
E_0x1448b12f0/1 .event anyedge, v0x1448b1720_0;
E_0x1448b12f0 .event/or E_0x1448b12f0/0, E_0x1448b12f0/1;
S_0x1448b21a0 .scope module, "ImmExtnd" "ImmExtnd" 3 202, 13 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Instr";
    .port_info 1 /INPUT 2 "InstType";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0x1448b2360 .param/l "B_Type" 0 13 9, +C4<00000000000000000000000000000010>;
P_0x1448b23a0 .param/l "I_Type" 0 13 7, +C4<00000000000000000000000000000000>;
P_0x1448b23e0 .param/l "J_Type" 0 13 10, +C4<00000000000000000000000000000011>;
P_0x1448b2420 .param/l "S_Type" 0 13 8, +C4<00000000000000000000000000000001>;
v0x1448b26f0_0 .var "ImmExt", 31 0;
v0x1448b27b0_0 .net "InstType", 1 0, v0x144821010_0;  alias, 1 drivers
v0x1448b2850_0 .net "Instr", 31 7, L_0x1448c37c0;  1 drivers
E_0x1448b2690 .event anyedge, v0x144821010_0, v0x1448b2850_0;
S_0x1448b2900 .scope module, "InstructionMemory" "InstructionMemory" 3 151, 14 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x1448b2b00_0 .net/2u *"_ivl_0", 31 0, L_0x148088010;  1 drivers
v0x1448b2bc0_0 .net *"_ivl_10", 31 0, L_0x1448c1980;  1 drivers
v0x1448b2c60_0 .net *"_ivl_12", 7 0, L_0x1448c1a80;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1448b2d10_0 .net/2u *"_ivl_14", 31 0, L_0x1480880e8;  1 drivers
v0x1448b2dc0_0 .net *"_ivl_16", 31 0, L_0x1448c1b20;  1 drivers
v0x1448b2eb0_0 .net *"_ivl_18", 7 0, L_0x1448c1d60;  1 drivers
v0x1448b2f60_0 .net *"_ivl_2", 0 0, L_0x1448c1840;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1448b3000_0 .net/2u *"_ivl_20", 31 0, L_0x148088130;  1 drivers
v0x1448b30b0_0 .net *"_ivl_22", 31 0, L_0x1448c1e00;  1 drivers
v0x1448b31c0_0 .net *"_ivl_24", 7 0, L_0x1448c1f80;  1 drivers
v0x1448b3270_0 .net *"_ivl_26", 31 0, L_0x1448c2020;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b3320_0 .net/2u *"_ivl_4", 31 0, L_0x148088058;  1 drivers
v0x1448b33d0_0 .net *"_ivl_6", 7 0, L_0x1448c18e0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1448b3480_0 .net/2u *"_ivl_8", 31 0, L_0x1480880a0;  1 drivers
v0x1448b3530_0 .var/i "i", 31 0;
v0x1448b35e0_0 .net "inst", 31 0, L_0x1448c2210;  alias, 1 drivers
v0x1448b3690 .array "insts", 0 255, 7 0;
v0x1448b3820_0 .net "readAddr", 31 0, v0x1448b58c0_0;  alias, 1 drivers
L_0x1448c1840 .cmp/gt 32, v0x1448b58c0_0, L_0x148088010;
L_0x1448c18e0 .array/port v0x1448b3690, L_0x1448c1980;
L_0x1448c1980 .arith/sum 32, v0x1448b58c0_0, L_0x1480880a0;
L_0x1448c1a80 .array/port v0x1448b3690, L_0x1448c1b20;
L_0x1448c1b20 .arith/sum 32, v0x1448b58c0_0, L_0x1480880e8;
L_0x1448c1d60 .array/port v0x1448b3690, L_0x1448c1e00;
L_0x1448c1e00 .arith/sum 32, v0x1448b58c0_0, L_0x148088130;
L_0x1448c1f80 .array/port v0x1448b3690, v0x1448b58c0_0;
L_0x1448c2020 .concat [ 8 8 8 8], L_0x1448c1f80, L_0x1448c1d60, L_0x1448c1a80, L_0x1448c18e0;
L_0x1448c2210 .functor MUXZ 32, L_0x1448c2020, L_0x148088058, L_0x1448c1840, C4<>;
S_0x1448b38b0 .scope module, "Memory" "PipelineReg" 3 274, 10 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 105 "d";
    .port_info 3 /OUTPUT 105 "q";
P_0x1448b3a20 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101001>;
v0x1448b3bc0_0 .net "clk", 0 0, v0x1448bbcb0_0;  alias, 1 drivers
v0x1448b3c50_0 .net "d", 104 0, L_0x1448c4160;  1 drivers
v0x1448b3ce0_0 .var "q", 104 0;
v0x1448b3d70_0 .net "rst", 0 0, v0x1448bbea0_0;  alias, 1 drivers
S_0x1448b3e40 .scope module, "Mux2x1_ALUSrc" "Mux2x1" 3 245, 15 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x1448b4000 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x1448b4180_0 .net "A", 31 0, v0x1448b0c00_0;  alias, 1 drivers
v0x1448b4250_0 .net "B", 31 0, L_0x1448bf540;  alias, 1 drivers
v0x1448b42e0_0 .net "S", 0 0, L_0x1448bfc10;  alias, 1 drivers
v0x1448b4370_0 .net "Y", 31 0, L_0x1448c3db0;  alias, 1 drivers
L_0x1448c3db0 .functor MUXZ 32, v0x1448b0c00_0, L_0x1448bf540, L_0x1448bfc10, C4<>;
S_0x1448b4430 .scope module, "Mux2x1_PC" "Mux2x1" 3 137, 15 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /OUTPUT 32 "Y";
P_0x1448b45f0 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x1448b4770_0 .net "A", 31 0, L_0x1448c2330;  alias, 1 drivers
v0x1448b4840_0 .net "B", 31 0, L_0x1448c3ed0;  alias, 1 drivers
v0x1448b48d0_0 .net "S", 0 0, L_0x1448c3be0;  alias, 1 drivers
v0x1448b4960_0 .net "Y", 31 0, L_0x1448c16b0;  alias, 1 drivers
L_0x1448c16b0 .functor MUXZ 32, L_0x1448c2330, L_0x1448c3ed0, L_0x1448c3be0, C4<>;
S_0x1448b4a20 .scope module, "Mux3x1_ResultSrc" "Mux3x1" 3 305, 11 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 2 "S";
    .port_info 4 /OUTPUT 32 "Y";
P_0x1448b4be0 .param/l "WIDTH" 0 11 1, +C4<00000000000000000000000000100000>;
L_0x1448c4500 .functor BUFZ 32, v0x1448b5180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1448b4d80_0 .net "A", 31 0, L_0x1448c0b60;  alias, 1 drivers
v0x1448b4e40_0 .net "B", 31 0, L_0x1448c08f0;  alias, 1 drivers
v0x1448b4ef0_0 .net "C", 31 0, L_0x1448c0c00;  alias, 1 drivers
v0x1448b4fb0_0 .net "S", 1 0, L_0x1448c1220;  alias, 1 drivers
v0x1448b5060_0 .net "Y", 31 0, L_0x1448c4500;  alias, 1 drivers
v0x1448b5180_0 .var "temp", 31 0;
E_0x1448b4d10 .event anyedge, v0x1448b4fb0_0, v0x1448b4d80_0, v0x1448b4e40_0, v0x1448b4ef0_0;
S_0x1448b5290 .scope module, "ProgramCounter" "ProgramCounter" 3 144, 16 2 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
P_0x1448b5550 .param/l "WIDTH" 0 16 3, +C4<00000000000000000000000000100000>;
v0x1448b5630_0 .net "clk", 0 0, v0x1448bbcb0_0;  alias, 1 drivers
v0x1448b56c0_0 .net "pc_in", 31 0, L_0x1448c16b0;  alias, 1 drivers
v0x1448b5760_0 .net "pc_out", 31 0, v0x1448b58c0_0;  alias, 1 drivers
v0x1448b5830_0 .net "reset", 0 0, v0x1448bbea0_0;  alias, 1 drivers
v0x1448b58c0_0 .var "temp", 31 0;
S_0x1448b59c0 .scope module, "RegisterFile" "RegisterFile" 3 192, 17 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A1";
    .port_info 1 /INPUT 5 "A2";
    .port_info 2 /INPUT 5 "A3";
    .port_info 3 /INPUT 32 "WD3";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "WE3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
P_0x1448b5b80 .param/l "ADDR_WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
P_0x1448b5bc0 .param/l "DATA_WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x1448b5eb0_0 .net "A1", 4 0, L_0x1448c33b0;  1 drivers
v0x1448b5f70_0 .net "A2", 4 0, L_0x1448c2740;  1 drivers
v0x1448b6010_0 .net "A3", 4 0, L_0x1448c0d10;  alias, 1 drivers
v0x1448b60a0_0 .net "CLK", 0 0, L_0x1448c27e0;  1 drivers
v0x1448b6130_0 .net "RD1", 31 0, L_0x1448c2ca0;  alias, 1 drivers
v0x1448b6200_0 .net "RD2", 31 0, L_0x1448c3250;  alias, 1 drivers
v0x1448b62b0_0 .net "WD3", 31 0, L_0x1448c4500;  alias, 1 drivers
v0x1448b6350_0 .net "WE3", 0 0, L_0x1448c0e30;  alias, 1 drivers
v0x1448b6420_0 .net *"_ivl_0", 31 0, L_0x1448c28a0;  1 drivers
v0x1448b6530_0 .net *"_ivl_10", 31 0, L_0x1448c2ae0;  1 drivers
v0x1448b65c0_0 .net *"_ivl_12", 6 0, L_0x1448c2b80;  1 drivers
L_0x148088298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1448b6670_0 .net *"_ivl_15", 1 0, L_0x148088298;  1 drivers
v0x1448b6720_0 .net *"_ivl_18", 31 0, L_0x1448c2e00;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b67d0_0 .net *"_ivl_21", 26 0, L_0x1480882e0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b6880_0 .net/2u *"_ivl_22", 31 0, L_0x148088328;  1 drivers
v0x1448b6930_0 .net *"_ivl_24", 0 0, L_0x1448c2ee0;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b69d0_0 .net/2u *"_ivl_26", 31 0, L_0x148088370;  1 drivers
v0x1448b6b60_0 .net *"_ivl_28", 31 0, L_0x1448c3040;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b6bf0_0 .net *"_ivl_3", 26 0, L_0x1480881c0;  1 drivers
v0x1448b6ca0_0 .net *"_ivl_30", 6 0, L_0x1448c30e0;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1448b6d50_0 .net *"_ivl_33", 1 0, L_0x1480883b8;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b6e00_0 .net/2u *"_ivl_4", 31 0, L_0x148088208;  1 drivers
v0x1448b6eb0_0 .net *"_ivl_6", 0 0, L_0x1448c2940;  1 drivers
L_0x148088250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1448b6f50_0 .net/2u *"_ivl_8", 31 0, L_0x148088250;  1 drivers
v0x1448b7000_0 .var/i "i", 31 0;
v0x1448b70b0 .array "regfile", 0 31, 31 0;
v0x1448b7450_0 .net "reset", 0 0, v0x1448bbea0_0;  alias, 1 drivers
E_0x1448b5e50 .event posedge, v0x1448b60a0_0;
L_0x1448c28a0 .concat [ 5 27 0 0], L_0x1448c33b0, L_0x1480881c0;
L_0x1448c2940 .cmp/eq 32, L_0x1448c28a0, L_0x148088208;
L_0x1448c2ae0 .array/port v0x1448b70b0, L_0x1448c2b80;
L_0x1448c2b80 .concat [ 5 2 0 0], L_0x1448c33b0, L_0x148088298;
L_0x1448c2ca0 .functor MUXZ 32, L_0x1448c2ae0, L_0x148088250, L_0x1448c2940, C4<>;
L_0x1448c2e00 .concat [ 5 27 0 0], L_0x1448c2740, L_0x1480882e0;
L_0x1448c2ee0 .cmp/eq 32, L_0x1448c2e00, L_0x148088328;
L_0x1448c3040 .array/port v0x1448b70b0, L_0x1448c30e0;
L_0x1448c30e0 .concat [ 5 2 0 0], L_0x1448c2740, L_0x1480883b8;
L_0x1448c3250 .functor MUXZ 32, L_0x1448c3040, L_0x148088370, L_0x1448c2ee0, C4<>;
S_0x1448b75c0 .scope module, "WriteBack" "PipelineReg" 3 296, 10 1 0, S_0x14487acb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 104 "d";
    .port_info 3 /OUTPUT 104 "q";
P_0x1448b3ae0 .param/l "WIDTH" 0 10 2, +C4<00000000000000000000000001101000>;
v0x1448b7890_0 .net "clk", 0 0, v0x1448bbcb0_0;  alias, 1 drivers
v0x1448b7930_0 .net "d", 103 0, L_0x1448c4f40;  1 drivers
v0x1448b79d0_0 .var "q", 103 0;
v0x1448b7a60_0 .net "rst", 0 0, v0x1448bbea0_0;  alias, 1 drivers
    .scope S_0x1448b5290;
T_0 ;
    %wait E_0x14482abb0;
    %load/vec4 v0x1448b5830_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x1448b56c0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x1448b58c0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1448b2900;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b3530_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1448b3530_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1448b3530_0;
    %store/vec4a v0x1448b3690, 4, 0;
    %load/vec4 v0x1448b3530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1448b3530_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 14 19 "$readmemb", "instructions.txt", v0x1448b3690 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14480cee0;
T_2 ;
    %wait E_0x144806ae0;
    %load/vec4 v0x144806cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x144806c60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x144806bd0_0;
    %assign/vec4 v0x144806c60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14487b2b0;
T_3 ;
    %wait E_0x144822d30;
    %load/vec4 v0x144831200_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0x1448310e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x144820ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x144831050_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1448210a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x144820f80_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v0x144820e60_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v0x144821010_0, 0, 2;
    %store/vec4 v0x144831170_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x144831170_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144821010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144820e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448210a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144831050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144820ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448310e0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144831170_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x144821010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144820e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448210a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144831050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144820ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448310e0_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144831170_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x144821010_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x144820e60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144820f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448210a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144831050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448310e0_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144831170_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144821010_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x144820e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448210a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144831050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144820ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448310e0_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144831170_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144821010_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x144820e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448210a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144831050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448310e0_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x144831170_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x144821010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x144820e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448210a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144831050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144820ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448310e0_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14487e3b0;
T_4 ;
    %wait E_0x14487cc00;
    %load/vec4 v0x14487c5a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x14487bef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x14487bef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x14487b8d0_0;
    %load/vec4 v0x14487bf80_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.23, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
T_4.24 ;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x14487bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.25, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
T_4.26 ;
    %jmp T_4.22;
T_4.19 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x14487b960_0, 0, 4;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1448b59c0;
T_5 ;
    %wait E_0x1448b5e50;
    %load/vec4 v0x1448b7450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b7000_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x1448b7000_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1448b7000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b70b0, 0, 4;
    %load/vec4 v0x1448b7000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1448b7000_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1448b6350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x1448b62b0_0;
    %load/vec4 v0x1448b6010_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1448b70b0, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1448b21a0;
T_6 ;
    %wait E_0x1448b2690;
    %load/vec4 v0x1448b27b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b26f0_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1448b2850_0;
    %parti/s 3, 5, 4;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x1448b2850_0;
    %parti/s 5, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1448b26f0_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x1448b2850_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x1448b2850_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1448b26f0_0, 0, 32;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1448b2850_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x1448b2850_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1448b2850_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1448b26f0_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1448b2850_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x1448b2850_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1448b2850_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1448b2850_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1448b26f0_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1448b2850_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x1448b2850_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1448b2850_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1448b2850_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1448b26f0_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14484e370;
T_7 ;
    %wait E_0x144806ae0;
    %load/vec4 v0x144816260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 186;
    %assign/vec4 v0x1448161d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x144816140_0;
    %assign/vec4 v0x1448161d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1448afd10;
T_8 ;
    %wait E_0x1448aff40;
    %load/vec4 v0x1448b01f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b0380_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x1448affb0_0;
    %store/vec4 v0x1448b0380_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x1448b0070_0;
    %store/vec4 v0x1448b0380_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x1448b0120_0;
    %store/vec4 v0x1448b0380_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1448b04b0;
T_9 ;
    %wait E_0x1448b07b0;
    %load/vec4 v0x1448b0a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b0c00_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x1448b0820_0;
    %store/vec4 v0x1448b0c00_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x1448b08e0_0;
    %store/vec4 v0x1448b0c00_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x1448b09a0_0;
    %store/vec4 v0x1448b0c00_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14487a6a0;
T_10 ;
    %wait E_0x14484cec0;
    %load/vec4 v0x14488a840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %add;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %sub;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0x144882e20_0;
    %ix/getv 4, v0x144882730_0;
    %shiftl 4;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %xor;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0x144882e20_0;
    %ix/getv 4, v0x144882730_0;
    %shiftr 4;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0x144882e20_0;
    %ix/getv 4, v0x144882730_0;
    %shiftr/s 4;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %or;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %and;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0x144882730_0;
    %load/vec4 v0x144882e20_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0x144882e20_0;
    %load/vec4 v0x144882730_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.21, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.22, 8;
T_10.21 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.22, 8;
 ; End of false expr.
    %blend;
T_10.22;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0x144882730_0;
    %load/vec4 v0x144882e20_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_10.23, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %store/vec4 v0x144882130_0, 0, 32;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1448b38b0;
T_11 ;
    %wait E_0x144806ae0;
    %load/vec4 v0x1448b3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 105;
    %assign/vec4 v0x1448b3ce0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1448b3c50_0;
    %assign/vec4 v0x1448b3ce0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x144818f00;
T_12 ;
    %wait E_0x14482abb0;
    %load/vec4 v0x144826c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x14482adf0_0;
    %split/vec4 8;
    %ix/getv 3, v0x14482abf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14480ce50, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14482abf0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14480ce50, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x14482abf0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14480ce50, 0, 4;
    %load/vec4 v0x14482abf0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14480ce50, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1448b75c0;
T_13 ;
    %wait E_0x144806ae0;
    %load/vec4 v0x1448b7a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 104;
    %assign/vec4 v0x1448b79d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1448b7930_0;
    %assign/vec4 v0x1448b79d0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1448b4a20;
T_14 ;
    %wait E_0x1448b4d10;
    %load/vec4 v0x1448b4fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1448b5180_0, 0, 32;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x1448b4d80_0;
    %store/vec4 v0x1448b5180_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x1448b4e40_0;
    %store/vec4 v0x1448b5180_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x1448b4ef0_0;
    %store/vec4 v0x1448b5180_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1448b0ff0;
T_15 ;
    %wait E_0x1448b12f0;
    %load/vec4 v0x1448b17c0_0;
    %load/vec4 v0x1448b14e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1448b1640_0;
    %and;
    %load/vec4 v0x1448b17c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1448b1920_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1448b17c0_0;
    %load/vec4 v0x1448b1590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1448b1720_0;
    %and;
    %load/vec4 v0x1448b17c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1448b1920_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1448b1920_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1448b0ff0;
T_16 ;
    %wait E_0x1448b12b0;
    %load/vec4 v0x1448b1870_0;
    %load/vec4 v0x1448b14e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1448b1640_0;
    %and;
    %load/vec4 v0x1448b1870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1448b1a30_0, 0, 2;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1448b1870_0;
    %load/vec4 v0x1448b1590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1448b1720_0;
    %and;
    %load/vec4 v0x1448b1870_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1448b1a30_0, 0, 2;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1448b1a30_0, 0, 2;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x144878e60;
T_17 ;
    %vpi_call 2 59 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x144878e60 {0 0 0};
    %delay 500000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x144878e60;
T_18 ;
    %delay 1000, 0;
    %load/vec4 v0x1448bbcb0_0;
    %inv;
    %store/vec4 v0x1448bbcb0_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x144878e60;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448bbcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1448bbea0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1448bbea0_0, 0, 1;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1448b70b0, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1448b70b0, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1448b70b0, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1448b70b0, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1448b70b0, 4, 0;
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb.v";
    "./PipelineRISCV.v";
    "./ALU.v";
    "./Adder.v";
    "./ControlUnit.v";
    "./ALUDecoder.v";
    "./MainDecoder.v";
    "./DataMemory.v";
    "./PipelineReg.v";
    "./Mux3x1.v";
    "./HazardUnit.v";
    "./ImmExtnd.v";
    "./InstructionMemory.v";
    "./Mux2x1.v";
    "./ProgramCounter.v";
    "./RegisterFile.v";
