---
- register:
    name: CR
    displayName: CR
    addressOffset: 0
    size: 32
    resetValue: 99
    fields:
      - name: HSION
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: HSION
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: HSIKERON
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: HSIRDY
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: HSIRDYR
            usage: read
            values:
              - name: NotReady
                value: 0
              - name: Ready
                value: 1
      - name: HSEON
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: HSERDY
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
      - name: HSEBYP
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: HSEBYP
            usage: read-write
            values:
              - name: NotBypassed
                value: 0
              - name: Bypassed
                value: 1
      - name: CSSON
        bitOffset: 19
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: CSSON
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: PLLON
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - derived_from: HSION
            values: []
      - name: PLLRDY
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: HSIRDYR
            values: []
- register:
    name: ICSCR
    displayName: ICSCR
    addressOffset: 4
    size: 32
    resetValue: 1073741824
    fields:
      - name: HSICAL0
        bitOffset: 16
        bitWidth: 8
        access: read-only
      - name: HSITRIM
        bitOffset: 24
        bitWidth: 7
        access: read-write
- register:
    name: CFGR
    displayName: CFGR
    addressOffset: 8
    size: 32
    resetValue: 5
    fields:
      - name: SW
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: SW
            usage: read-write
            values:
              - name: MSI
                value: 0
              - name: HSI
                value: 1
              - name: HSE
                value: 2
              - name: PLL
                value: 3
      - name: SWS
        bitOffset: 2
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: SWSR
            usage: read
            values:
              - name: MSI
                value: 0
              - name: HSI
                value: 1
              - name: HSE
                value: 2
              - name: PLL
                value: 3
      - name: HPRE
        bitOffset: 4
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: HPRE
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 8
              - name: Div4
                value: 9
              - name: Div8
                value: 10
              - name: Div16
                value: 11
              - name: Div64
                value: 12
              - name: Div128
                value: 13
              - name: Div256
                value: 14
              - name: Div512
                value: 15
      - name: PPRE1
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: PPRE1
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 4
              - name: Div4
                value: 5
              - name: Div8
                value: 6
              - name: Div16
                value: 7
      - name: PPRE2
        bitOffset: 11
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - derived_from: PPRE1
            values: []
      - name: MCOSEL
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: MCOSEL
            usage: read-write
            values:
              - name: None
                value: 0
              - name: SYSCLK
                value: 1
              - name: MSI
                value: 2
              - name: HSI
                value: 3
              - name: HSE
                value: 4
              - name: PLL
                value: 5
              - name: LSI
                value: 6
              - name: LSE
                value: 7
              - name: HSI48
                value: 8
      - name: MCOPRE
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: MCOPRE
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 1
              - name: Div4
                value: 2
              - name: Div8
                value: 3
              - name: Div16
                value: 4
- register:
    name: PLLCFGR
    displayName: PLLSYSCFGR
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 4096
    fields:
      - name: PLLSRC
        bitOffset: 0
        bitWidth: 2
        enumeratedValues:
          - name: PLLSRC
            usage: read-write
            values:
              - name: None
                value: 0
              - name: HSI16
                value: 2
              - name: HSE
                value: 3
      - name: PLLM
        bitOffset: 4
        bitWidth: 4
        enumeratedValues:
          - name: PLLM
            usage: read-write
            values:
              - name: Div1
                value: 0
              - name: Div2
                value: 1
              - name: Div3
                value: 2
              - name: Div4
                value: 3
              - name: Div5
                value: 4
              - name: Div6
                value: 5
              - name: Div7
                value: 6
              - name: Div8
                value: 7
              - name: Div9
                value: 8
              - name: Div10
                value: 9
              - name: Div11
                value: 10
              - name: Div12
                value: 11
              - name: Div13
                value: 12
              - name: Div14
                value: 13
              - name: Div15
                value: 14
              - name: Div16
                value: 15
      - name: PLLN
        bitOffset: 8
        bitWidth: 7
        enumeratedValues:
          - name: PLLN
            usage: read-write
            values:
              - name: Div8
                value: 8
              - name: Div9
                value: 9
              - name: Div10
                value: 10
              - name: Div11
                value: 11
              - name: Div12
                value: 12
              - name: Div13
                value: 13
              - name: Div14
                value: 14
              - name: Div15
                value: 15
              - name: Div16
                value: 16
              - name: Div17
                value: 17
              - name: Div18
                value: 18
              - name: Div19
                value: 19
              - name: Div20
                value: 20
              - name: Div21
                value: 21
              - name: Div22
                value: 22
              - name: Div23
                value: 23
              - name: Div24
                value: 24
              - name: Div25
                value: 25
              - name: Div26
                value: 26
              - name: Div27
                value: 27
              - name: Div28
                value: 28
              - name: Div29
                value: 29
              - name: Div30
                value: 30
              - name: Div31
                value: 31
              - name: Div32
                value: 32
              - name: Div33
                value: 33
              - name: Div34
                value: 34
              - name: Div35
                value: 35
              - name: Div36
                value: 36
              - name: Div37
                value: 37
              - name: Div38
                value: 38
              - name: Div39
                value: 39
              - name: Div40
                value: 40
              - name: Div41
                value: 41
              - name: Div42
                value: 42
              - name: Div43
                value: 43
              - name: Div44
                value: 44
              - name: Div45
                value: 45
              - name: Div46
                value: 46
              - name: Div47
                value: 47
              - name: Div48
                value: 48
              - name: Div49
                value: 49
              - name: Div50
                value: 50
              - name: Div51
                value: 51
              - name: Div52
                value: 52
              - name: Div53
                value: 53
              - name: Div54
                value: 54
              - name: Div55
                value: 55
              - name: Div56
                value: 56
              - name: Div57
                value: 57
              - name: Div58
                value: 58
              - name: Div59
                value: 59
              - name: Div60
                value: 60
              - name: Div61
                value: 61
              - name: Div62
                value: 62
              - name: Div63
                value: 63
              - name: Div64
                value: 64
              - name: Div65
                value: 65
              - name: Div66
                value: 66
              - name: Div67
                value: 67
              - name: Div68
                value: 68
              - name: Div69
                value: 69
              - name: Div70
                value: 70
              - name: Div71
                value: 71
              - name: Div72
                value: 72
              - name: Div73
                value: 73
              - name: Div74
                value: 74
              - name: Div75
                value: 75
              - name: Div76
                value: 76
              - name: Div77
                value: 77
              - name: Div78
                value: 78
              - name: Div79
                value: 79
              - name: Div80
                value: 80
              - name: Div81
                value: 81
              - name: Div82
                value: 82
              - name: Div83
                value: 83
              - name: Div84
                value: 84
              - name: Div85
                value: 85
              - name: Div86
                value: 86
              - name: Div87
                value: 87
              - name: Div88
                value: 88
              - name: Div89
                value: 89
              - name: Div90
                value: 90
              - name: Div91
                value: 91
              - name: Div92
                value: 92
              - name: Div93
                value: 93
              - name: Div94
                value: 94
              - name: Div95
                value: 95
              - name: Div96
                value: 96
              - name: Div97
                value: 97
              - name: Div98
                value: 98
              - name: Div99
                value: 99
              - name: Div100
                value: 100
              - name: Div101
                value: 101
              - name: Div102
                value: 102
              - name: Div103
                value: 103
              - name: Div104
                value: 104
              - name: Div105
                value: 105
              - name: Div106
                value: 106
              - name: Div107
                value: 107
              - name: Div108
                value: 108
              - name: Div109
                value: 109
              - name: Div110
                value: 110
              - name: Div111
                value: 111
              - name: Div112
                value: 112
              - name: Div113
                value: 113
              - name: Div114
                value: 114
              - name: Div115
                value: 115
              - name: Div116
                value: 116
              - name: Div117
                value: 117
              - name: Div118
                value: 118
              - name: Div119
                value: 119
              - name: Div120
                value: 120
              - name: Div121
                value: 121
              - name: Div122
                value: 122
              - name: Div123
                value: 123
              - name: Div124
                value: 124
              - name: Div125
                value: 125
              - name: Div126
                value: 126
              - name: Div127
                value: 127
      - name: PLLPEN
        bitOffset: 16
        bitWidth: 1
      - name: PLLP
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - name: PLLP
            usage: read-write
            values:
              - name: Div7
                value: 0
              - name: Div17
                value: 1
      - name: PLLQEN
        bitOffset: 20
        bitWidth: 1
      - name: PLLQ
        bitOffset: 21
        bitWidth: 2
        enumeratedValues:
          - name: PLLQ
            usage: read-write
            values:
              - name: Div2
                value: 0
              - name: Div4
                value: 1
              - name: Div6
                value: 2
              - name: Div8
                value: 3
      - name: PLLREN
        bitOffset: 24
        bitWidth: 1
      - name: PLLR
        bitOffset: 25
        bitWidth: 2
        enumeratedValues:
          - name: PLLR
            usage: read-write
            values:
              - name: Div2
                value: 0
              - name: Div4
                value: 1
              - name: Div6
                value: 2
              - name: Div8
                value: 3
      - name: PLLPDIV
        bitOffset: 27
        bitWidth: 5
        enumeratedValues:
          - name: PLLPDIV
            usage: read-write
            values:
              - name: PLLP
                value: 0
              - name: Div2
                value: 2
              - name: Div3
                value: 3
              - name: Div4
                value: 4
              - name: Div5
                value: 5
              - name: Div6
                value: 6
              - name: Div7
                value: 7
              - name: Div8
                value: 8
              - name: Div9
                value: 9
              - name: Div10
                value: 10
              - name: Div11
                value: 11
              - name: Div12
                value: 12
              - name: Div13
                value: 13
              - name: Div14
                value: 14
              - name: Div15
                value: 15
              - name: Div16
                value: 16
              - name: Div17
                value: 17
              - name: Div18
                value: 18
              - name: Div19
                value: 19
              - name: Div20
                value: 20
              - name: Div21
                value: 21
              - name: Div22
                value: 22
              - name: Div23
                value: 23
              - name: Div24
                value: 24
              - name: Div25
                value: 25
              - name: Div26
                value: 26
              - name: Div27
                value: 27
              - name: Div28
                value: 28
              - name: Div29
                value: 29
              - name: Div30
                value: 30
              - name: Div31
                value: 31
- register:
    name: CIER
    displayName: CIER
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSIRDYIE
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYIE
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYIE
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYIE
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYIE
        bitOffset: 5
        bitWidth: 1
      - name: LSECSSIE
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYIE
        bitOffset: 10
        bitWidth: 1
- register:
    name: CIFR
    displayName: CIFR
    addressOffset: 28
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: LSIRDYF
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYF
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYF
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYF
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYF
        bitOffset: 5
        bitWidth: 1
      - name: CSSF
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSF
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYF
        bitOffset: 10
        bitWidth: 1
- register:
    name: CICR
    displayName: CICR
    addressOffset: 32
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: LSIRDYC
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYC
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYC
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYC
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYC
        bitOffset: 5
        bitWidth: 1
      - name: CSSC
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSC
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYC
        bitOffset: 10
        bitWidth: 1
- register:
    name: AHB1RSTR
    displayName: AHB1RSTR
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: DMA1RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: DMA2RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
            values: []
      - name: DMAMUX1RST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
            values: []
      - name: CORDICRST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
            values: []
      - name: FMACRST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
            values: []
      - name: FLASHRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
            values: []
      - name: CRCRST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
            values: []
- register:
    name: AHB2RSTR
    displayName: AHB2RSTR
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOARST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: GPIOBRST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOCRST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIODRST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOERST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOFRST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: GPIOGRST
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: ADC12RST
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: ADC345RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: DAC1RST
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: DAC2RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: DAC3RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: DAC4RST
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: AESRST
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
      - name: RNGRST
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
            values: []
- register:
    name: AHB3RSTR
    displayName: AHB3RSTR
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCRST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: FMCRST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: QSPIRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: FMCRST
            values: []
- register:
    name: APB1RSTR1
    displayName: APB1RSTR1
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: TIM3RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM4RST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM5RST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM6RST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: TIM7RST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: CRSRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: SPI2RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: SPI3RST
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: USART2RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: USART3RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: UART4RST
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: UART5RST
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: I2C1RST
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: I2C2RST
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: USBRST
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: FDCANRST
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: PWRRST
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: I2C3RST
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
      - name: LPTIM1RST
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
            values: []
- register:
    name: APB1RSTR2
    displayName: APB1RSTR2
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPUART1RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: LPUART1RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: I2C4RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1RST
            values: []
      - name: UCPD1RST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1RST
            values: []
- register:
    name: APB2RSTR
    displayName: APB2RSTR
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGRST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SYSCFGRST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: TIM1RST
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: SPI1RST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: TIM8RST
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: USART1RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: SPI4RST
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: TIM15RST
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: TIM16RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: TIM17RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: TIM20RST
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: SAI1RST
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
      - name: HRTIM1RST
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
            values: []
- register:
    name: AHB1ENR
    displayName: AHB1ENR
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 256
    fields:
      - name: DMA1EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: DMA1EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: DMA2EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
            values: []
      - name: DMAMUXEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
            values: []
      - name: CORDICEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
            values: []
      - name: FMACEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
            values: []
      - name: FLASHEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
            values: []
      - name: CRCEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
            values: []
- register:
    name: AHB2ENR
    displayName: AHB2ENR
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOAEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOAEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: GPIOBEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOCEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIODEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOEEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOFEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: GPIOGEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: ADC12EN
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: ADC345EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: DAC1EN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: DAC2EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: DAC3EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: DAC4EN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: AESEN
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
      - name: RNGEN
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
            values: []
- register:
    name: AHB3ENR
    displayName: AHB3ENR
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: FMCEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: QSPIEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: FMCEN
            values: []
- register:
    name: APB1ENR1
    displayName: APB1ENR1
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM3EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM4EN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM5EN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM6EN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: TIM7EN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: CRSEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: RTCAPBEN
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: WWDGEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: SPI2EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: SPI3EN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART2EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USART3EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: UART4EN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: UART5EN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C1EN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C2EN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: USBEN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: FDCANEN
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: PWREN
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: I2C3EN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
      - name: LPTIM1EN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
            values: []
- register:
    name: APB1ENR2
    displayName: APB1ENR2
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPUART1EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: LPUART1EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: I2C4EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1EN
            values: []
      - name: UCPD1EN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1EN
            values: []
- register:
    name: APB2ENR
    displayName: APB2ENR
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SYSCFGEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM1EN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: SPI1EN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: TIM8EN
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: USART1EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: SPI4EN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: TIM15EN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: TIM16EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: TIM17EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: TIM20EN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: SAI1EN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
      - name: HRTIM1EN
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
            values: []
- register:
    name: AHB1SMENR
    displayName: AHB1SMENR
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 4879
    fields:
      - name: DMA1SMEN
        bitOffset: 0
        bitWidth: 1
      - name: DMA2SMEN
        bitOffset: 1
        bitWidth: 1
      - name: DMAMUX1SMEN
        bitOffset: 2
        bitWidth: 1
      - name: CORDICSMEN
        bitOffset: 3
        bitWidth: 1
      - name: FMACSMEN
        bitOffset: 4
        bitWidth: 1
      - name: FLASHSMEN
        bitOffset: 8
        bitWidth: 1
      - name: SRAM1SMEN
        bitOffset: 9
        bitWidth: 1
      - name: CRCSMEN
        bitOffset: 12
        bitWidth: 1
- register:
    name: AHB2SMENR
    displayName: AHB2SMENR
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 84895359
    fields:
      - name: GPIOASMEN
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBSMEN
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCSMEN
        bitOffset: 2
        bitWidth: 1
      - name: GPIODSMEN
        bitOffset: 3
        bitWidth: 1
      - name: GPIOESMEN
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFSMEN
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGSMEN
        bitOffset: 6
        bitWidth: 1
      - name: CCMSRAMSMEN
        bitOffset: 9
        bitWidth: 1
      - name: SRAM2SMEN
        bitOffset: 10
        bitWidth: 1
      - name: ADC12SMEN
        bitOffset: 13
        bitWidth: 1
      - name: ADC345SMEN
        bitOffset: 14
        bitWidth: 1
      - name: DAC1SMEN
        bitOffset: 16
        bitWidth: 1
      - name: DAC2SMEN
        bitOffset: 17
        bitWidth: 1
      - name: DAC3SMEN
        bitOffset: 18
        bitWidth: 1
      - name: DAC4SMEN
        bitOffset: 19
        bitWidth: 1
      - name: AESMEN
        bitOffset: 24
        bitWidth: 1
      - name: RNGEN
        bitOffset: 26
        bitWidth: 1
- register:
    name: AHB3SMENR
    displayName: AHB3SMENR
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 257
    fields:
      - name: FMCSMEN
        bitOffset: 0
        bitWidth: 1
      - name: QSPISMEN
        bitOffset: 8
        bitWidth: 1
- register:
    name: APB1SMENR1
    displayName: APB1SMENR1
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 3539914047
    fields:
      - name: TIM2SMEN
        bitOffset: 0
        bitWidth: 1
      - name: TIM3SMEN
        bitOffset: 1
        bitWidth: 1
      - name: TIM4SMEN
        bitOffset: 2
        bitWidth: 1
      - name: TIM5SMEN
        bitOffset: 3
        bitWidth: 1
      - name: TIM6SMEN
        bitOffset: 4
        bitWidth: 1
      - name: TIM7SMEN
        bitOffset: 5
        bitWidth: 1
      - name: CRSSMEN
        bitOffset: 8
        bitWidth: 1
      - name: RTCAPBSMEN
        bitOffset: 10
        bitWidth: 1
      - name: WWDGSMEN
        bitOffset: 11
        bitWidth: 1
      - name: SPI2SMEN
        bitOffset: 14
        bitWidth: 1
      - name: SP3SMEN
        bitOffset: 15
        bitWidth: 1
      - name: USART2SMEN
        bitOffset: 17
        bitWidth: 1
      - name: USART3SMEN
        bitOffset: 18
        bitWidth: 1
      - name: UART4SMEN
        bitOffset: 19
        bitWidth: 1
      - name: UART5SMEN
        bitOffset: 20
        bitWidth: 1
      - name: I2C1SMEN
        bitOffset: 21
        bitWidth: 1
      - name: I2C2SMEN
        bitOffset: 22
        bitWidth: 1
      - name: USBSMEN
        bitOffset: 23
        bitWidth: 1
      - name: FDCANSMEN
        bitOffset: 25
        bitWidth: 1
      - name: PWRSMEN
        bitOffset: 28
        bitWidth: 1
      - name: I2C3SMEN
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1SMEN
        bitOffset: 31
        bitWidth: 1
- register:
    name: APB1SMENR2
    displayName: APB1SMENR2
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 259
    fields:
      - name: LPUART1SMEN
        bitOffset: 0
        bitWidth: 1
      - name: I2C4SMEN
        bitOffset: 1
        bitWidth: 1
      - name: UCPD1SMEN
        bitOffset: 8
        bitWidth: 1
- register:
    name: APB2SMENR
    displayName: APB2SMENR
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 70776833
    fields:
      - name: SYSCFGSMEN
        bitOffset: 0
        bitWidth: 1
      - name: TIM1SMEN
        bitOffset: 11
        bitWidth: 1
      - name: SPI1SMEN
        bitOffset: 12
        bitWidth: 1
      - name: TIM8SMEN
        bitOffset: 13
        bitWidth: 1
      - name: USART1SMEN
        bitOffset: 14
        bitWidth: 1
      - name: SPI4SMEN
        bitOffset: 15
        bitWidth: 1
      - name: TIM15SMEN
        bitOffset: 16
        bitWidth: 1
      - name: TIM16SMEN
        bitOffset: 17
        bitWidth: 1
      - name: TIM17SMEN
        bitOffset: 18
        bitWidth: 1
      - name: TIM20SMEN
        bitOffset: 20
        bitWidth: 1
      - name: SAI1SMEN
        bitOffset: 21
        bitWidth: 1
      - name: HRTIM1SMEN
        bitOffset: 26
        bitWidth: 1
- register:
    name: CCIPR
    displayName: CCIPR1
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: USART1SEL
        bitOffset: 0
        bitWidth: 2
      - name: USART2SEL
        bitOffset: 2
        bitWidth: 2
      - name: USART3SEL
        bitOffset: 4
        bitWidth: 2
      - name: UART4SEL
        bitOffset: 6
        bitWidth: 2
        enumeratedValues:
          - name: UART4SEL
            usage: read-write
            values:
              - name: PCLK
                value: 0
              - name: System
                value: 1
              - name: HSI16
                value: 2
              - name: LSE
                value: 3
      - name: UART5SEL
        bitOffset: 8
        bitWidth: 2
        enumeratedValues:
          - derived_from: UART4SEL
            values: []
      - name: LPUART1SEL
        bitOffset: 10
        bitWidth: 2
        enumeratedValues:
          - derived_from: UART4SEL
            values: []
      - name: I2C1SEL
        bitOffset: 12
        bitWidth: 2
        enumeratedValues:
          - name: I2C1SEL
            usage: read-write
            values:
              - name: PCLK
                value: 0
              - name: System
                value: 1
              - name: HSI16
                value: 2
      - name: I2C2SEL
        bitOffset: 14
        bitWidth: 2
        enumeratedValues:
          - derived_from: I2C1SEL
            values: []
      - name: I2C3SEL
        bitOffset: 16
        bitWidth: 2
        enumeratedValues:
          - derived_from: I2C1SEL
            values: []
      - name: LPTIM1SEL
        bitOffset: 18
        bitWidth: 2
        enumeratedValues:
          - name: LPTIM1SEL
            usage: read-write
            values:
              - name: PCLK
                value: 0
              - name: LSI
                value: 1
              - name: HSI16
                value: 2
              - name: LSE
                value: 3
      - name: SAI1SEL
        bitOffset: 20
        bitWidth: 2
        enumeratedValues:
          - name: SAI1SEL
            usage: read-write
            values:
              - name: System
                value: 0
              - name: PLLQ
                value: 1
              - name: I2S_CKIN
                value: 2
              - name: HSI16
                value: 3
      - name: I2S23SEL
        bitOffset: 22
        bitWidth: 2
        enumeratedValues:
          - name: I2S23SEL
            usage: read-write
            values:
              - name: System
                value: 0
              - name: PLLQ
                value: 1
              - name: I2S_CKIN
                value: 2
              - name: HSI16
                value: 3
      - name: FDCANSEL
        bitOffset: 24
        bitWidth: 2
        enumeratedValues:
          - name: FDCANSEL
            usage: read-write
            values:
              - name: HSE
                value: 0
              - name: PLLQ
                value: 1
              - name: PCLK
                value: 2
      - name: CLK48SEL
        bitOffset: 26
        bitWidth: 2
        enumeratedValues:
          - name: CLK48SEL
            usage: read-write
            values:
              - name: HSI48
                value: 0
              - name: PLLQ
                value: 2
      - name: ADC12SEL
        bitOffset: 28
        bitWidth: 2
        enumeratedValues:
          - name: ADC12SEL
            usage: read-write
            values:
              - name: None
                value: 0
              - name: PLLP
                value: 1
              - name: System
                value: 2
      - name: ADC345SEL
        bitOffset: 30
        bitWidth: 2
        enumeratedValues:
          - derived_from: ADC12SEL
            values: []
- register:
    name: BDCR
    displayName: BDCR
    addressOffset: 144
    size: 32
    resetValue: 0
    fields:
      - name: LSEON
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSEON
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: LSERDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: LSERDYR
            usage: read
            values:
              - name: NotReady
                value: 0
              - name: Ready
                value: 1
      - name: LSEBYP
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSEBYP
            usage: read-write
            values:
              - name: NotBypassed
                value: 0
              - name: Bypassed
                value: 1
      - name: LSEDRV
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: LSEDRV
            usage: read-write
            values:
              - name: Lower
                value: 0
              - name: MediumLow
                value: 1
              - name: MediumHigh
                value: 2
              - name: Higher
                value: 3
      - name: LSECSSON
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSECSSON
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: LSECSSD
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: LSECSSDR
            usage: read
            values:
              - name: NoFailure
                value: 0
              - name: Failure
                value: 1
      - name: RTCSEL
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: RTCSEL
            usage: read-write
            values:
              - name: NoClock
                value: 0
              - name: LSE
                value: 1
              - name: LSI
                value: 2
              - name: HSE
                value: 3
      - name: RTCEN
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: RTCEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: BDRST
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: BDRST
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: LSCOEN
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSCOEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: LSCOSEL
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSCOSEL
            usage: read-write
            values:
              - name: LSI
                value: 0
              - name: LSE
                value: 1
- register:
    name: CSR
    displayName: CSR
    addressOffset: 148
    size: 32
    resetValue: 201326592
    fields:
      - name: LSION
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: LSION
            usage: read-write
            values:
              - name: "Off"
                value: 0
              - name: "On"
                value: 1
      - name: LSIRDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: LSIRDYR
            usage: read
            values:
              - name: NotReady
                value: 0
              - name: Ready
                value: 1
      - name: RMVF
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: RMVFW
            usage: write
            values:
              - name: Clear
                value: 1
      - name: OBLRSTF
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: OBLRSTFR
            usage: read
            values:
              - name: NoReset
                value: 0
              - name: Reset
                value: 1
      - name: PINRSTF
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: BORRSTF
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: SFTRSTF
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: IWDGRSTF
        bitOffset: 29
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: WWDGRSTF
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
      - name: LPWRSTF
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - derived_from: OBLRSTFR
            values: []
- register:
    name: CRRCR
    displayName: CRRCR
    addressOffset: 152
    size: 32
    resetValue: 0
    fields:
      - name: HSI48ON
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HSI48RDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: HSI48CAL
        bitOffset: 7
        bitWidth: 9
        access: read-only
- register:
    name: CCIPR2
    displayName: CCIPR2
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: I2C4SEL
        bitOffset: 0
        bitWidth: 2
        enumeratedValues:
          - name: I2C4SEL
            usage: read-write
            values:
              - name: PCLK
                value: 0
              - name: System
                value: 1
              - name: HSI16
                value: 2
      - name: QSPISEL
        bitOffset: 20
        bitWidth: 2
        enumeratedValues:
          - name: QSPISEL
            usage: read-write
            values:
              - name: System
                value: 0
              - name: HSI16
                value: 1
              - name: PLLQ
                value: 2
