Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul 20 23:40:23 2021
| Host         : OMEN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_ov7670_control_sets_placed.rpt
| Design       : top_ov7670
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   139 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           13 |
| No           | No                    | Yes                    |             443 |          173 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             449 |          159 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | posicionamiento/control_posicion/c_rev_abs_aux_m2[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/c_rev_abs_aux_m3[3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/c_rev_abs_aux_m1[3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/cuenta_rev_aux[3]_i_1_n_0   | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | sumador_pxl/sum/E[0]                                         | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | capture/blue                                                 | rst_IBUF         |                2 |              4 |
|  clk_IBUF_BUFG | capture/green                                                | rst_IBUF         |                3 |              4 |
|  clk_IBUF_BUFG | capture/red                                                  | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | controller/I_REGS/cnt_reg[5]_i_1_n_0                         | rst_IBUF         |                2 |              6 |
|  clk_IBUF_BUFG | uart_tx/p_0_in__0[0]                                         | rst_IBUF         |                3 |              7 |
|  clk_IBUF_BUFG | uart_rx_top/i_uart_rx/shift                                  | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | I_edge_proc/rownum                                           | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG | capture/gray                                                 | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG | I_vga/vga_new_pxl                                            | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG | g_osc.i_osc/I_VGA_SYNC/new_line                              | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG | g_osc.i_osc/I_VGA_SYNC/cont_pxl[9]_i_1__0_n_0                | rst_IBUF         |                4 |             10 |
|  clk_IBUF_BUFG | I_vga/new_line                                               | rst_IBUF         |                3 |             10 |
|  clk_IBUF_BUFG | g_osc.i_osc/I_CTROL_OSC/cont_stopping_capt[10]_i_1_n_0       | rst_IBUF         |                4 |             11 |
|  clk_IBUF_BUFG | g_osc.i_osc/I_CTROL_OSC/WEA[0]                               | rst_IBUF         |                6 |             11 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/cuenta_step_m2[11]_i_1_n_0  | rst_IBUF         |                4 |             12 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/cuenta_step_m1[11]_i_1_n_0  | rst_IBUF         |                4 |             12 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/cuenta_step_m3[11]_i_1_n_0  | rst_IBUF         |                3 |             12 |
|  clk_IBUF_BUFG | capture/cnt_pxl_base[5]_i_1_n_0                              | rst_IBUF         |                3 |             12 |
|  clk_IBUF_BUFG | I_vga/cont_pxl_reg[9]_0                                      | rst_IBUF         |                5 |             17 |
|  clk_IBUF_BUFG | capture/cnt_pclk_max[7]_i_1_n_0                              | rst_IBUF         |                5 |             17 |
|  clk_IBUF_BUFG | I_edge_proc/proc_we_edge                                     | rst_IBUF         |                5 |             18 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/s_motor3                    | rst_IBUF         |                7 |             20 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/s_motor1                    | rst_IBUF         |                5 |             20 |
|  clk_IBUF_BUFG | posicionamiento/control_posicion/s_motor2                    | rst_IBUF         |                7 |             20 |
|  clk_IBUF_BUFG | btn_deb2/p_1_in                                              | rst_IBUF         |               11 |             24 |
|  clk_IBUF_BUFG | controller/I_SCCB/send_rg[23]_i_1_n_0                        | rst_IBUF         |               11 |             24 |
|  clk_IBUF_BUFG | btn_deb1/p_1_in                                              | rst_IBUF         |               11 |             24 |
|  clk_IBUF_BUFG | sumador_pxl/sum/en_sum_reg_0                                 | rst_IBUF         |                7 |             25 |
|  clk_IBUF_BUFG | sumador_pxl/detect_max/dato_max                              | rst_IBUF         |                7 |             29 |
|  clk_IBUF_BUFG | capture/cnt_pxl[16]_i_1_n_0                                  | rst_IBUF         |               13 |             32 |
|  clk_IBUF_BUFG |                                                              |                  |               13 |             33 |
|  clk_IBUF_BUFG | sumador_pxl/sum/E[0]                                         |                  |                5 |             40 |
|  clk_IBUF_BUFG |                                                              | rst_IBUF         |              173 |            443 |
+----------------+--------------------------------------------------------------+------------------+------------------+----------------+


