// Seed: 3939413544
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wire id_10,
    input tri0 id_11,
    output tri0 id_12
);
  parameter id_14 = 1;
  always begin : LABEL_0
  end
  generate
    always_latch $unsigned(62);
    ;
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd54,
    parameter id_3 = 32'd99
) (
    output uwire id_0,
    input  wire  _id_1,
    input  tri   id_2,
    input  wor   _id_3,
    input  wor   id_4,
    output logic id_5
);
  assign id_0 = 1;
  logic id_7 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_0,
      id_2,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_7 = 0;
  logic [7:0][~  id_1 : id_3] id_8;
  assign id_8 = id_8[1];
  always
    if (1) id_5 = -1;
    else begin : LABEL_0
      id_5 = -1;
    end
endmodule
