// Seed: 705455544
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  always $display(-1'b0, -1, id_2);
  wire id_7;
  wire id_8, id_9;
  assign module_1.type_20 = 0;
  wire id_10;
  wire id_11, id_12;
  wire id_13;
  wire id_14, id_15, id_16 = id_9.id_5;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output supply0 id_2,
    output uwire id_3,
    output wand void id_4,
    input wor id_5,
    input tri0 id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10
);
  assign id_1 = -1;
  integer id_12 = 1;
  id_13(
      .id_0(1), .id_1(id_2), .id_2(id_1), .id_3(-1), .id_4(-1'b0 == -1)
  );
  supply1 id_14 = -1'd0 ^ 1 * 1, id_15, id_16;
  assign id_4 = id_14;
  wand id_17;
  assign id_3 = +id_12 && id_17;
  assign id_3 = id_15 == 1;
  module_0 modCall_1 (
      id_17,
      id_12,
      id_17,
      id_17,
      id_12,
      id_17
  );
  assign id_12 = 'b0;
endmodule
