/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [20:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(in_data[143] & 1'h0);
  assign celloutsig_1_8z = ~(1'h0 & celloutsig_1_3z);
  assign celloutsig_1_9z = ~(in_data[182] & celloutsig_1_7z);
  assign celloutsig_1_13z = ~(celloutsig_1_5z & celloutsig_1_4z);
  assign celloutsig_1_10z = !(celloutsig_1_7z ? celloutsig_1_7z : celloutsig_1_5z);
  assign celloutsig_1_11z = !(celloutsig_1_9z ? celloutsig_1_6z : celloutsig_1_9z);
  assign celloutsig_1_19z = ~celloutsig_1_0z;
  assign celloutsig_0_15z = ~celloutsig_0_6z;
  assign celloutsig_1_6z = ~in_data[171];
  assign celloutsig_1_16z = celloutsig_1_11z | ~(celloutsig_1_3z);
  assign celloutsig_0_1z = in_data[74] | ~(celloutsig_0_0z);
  assign celloutsig_0_16z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_1_2z = 1'h0 | ~(in_data[178]);
  assign celloutsig_1_3z = 1'h0 | ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_3z);
  assign celloutsig_1_12z = in_data[130] | ~(celloutsig_1_11z);
  assign celloutsig_0_0z = in_data[54] ^ in_data[93];
  reg [7:0] _19_;
  always_ff @(negedge celloutsig_1_0z, posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 8'h00;
    else _19_ <= { in_data[92:86], celloutsig_0_1z };
  assign { _01_[7], _00_, _01_[5:0] } = _19_;
  assign celloutsig_0_3z = { in_data[74:61], celloutsig_0_1z } < { in_data[83:70], celloutsig_0_1z };
  assign celloutsig_0_6z = celloutsig_0_5z[10:8] < { _01_[7], _00_, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[139:127] < in_data[112:100];
  assign celloutsig_1_7z = { celloutsig_1_3z, 1'h0, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, 1'h0 } < { 2'h0, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, 1'h0 };
  assign celloutsig_1_14z = { celloutsig_1_10z, 1'h0, celloutsig_1_6z } < { in_data[112:111], 1'h0 };
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_16z } - { celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[19:0], celloutsig_0_1z } - { in_data[73:72], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, _01_[7], _00_, _01_[5:0], celloutsig_0_1z, celloutsig_0_3z };
  assign _01_[6] = _00_;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
