// Seed: 2480000274
module module_0 #(
    parameter id_11 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout tri0 id_2;
  input wire id_1;
  localparam id_5 = {1 > 1{-1}};
  reg id_6, id_7;
  for (id_8 = -1; id_7; id_6 = 1'b0) begin : LABEL_0
    for (id_9 = -1; id_1; id_7 = -1 == "") begin : LABEL_1
      logic id_10;
      ;
    end
  end
  parameter id_11 = {id_5, 1 <= id_5};
  assign id_2 = 1;
  wand [id_11 : 1] id_12 = -1;
  wand id_13 = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    output tri1 id_9,
    output tri1 id_10,
    input supply1 id_11
);
  wire id_13;
  wire id_14;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_7 = 0;
endmodule
