set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y59}]
set_property SITE_PIPS {SLICE_X0Y59/SRUSEDMUX:IN SLICE_X0Y59/CEUSEDMUX:IN SLICE_X0Y59/CLKINV:CLK SLICE_X0Y59/DCY0:DX SLICE_X0Y59/CCY0:CX SLICE_X0Y59/BCY0:BX SLICE_X0Y59/ACY0:AX SLICE_X0Y59/CFFMUX:XOR SLICE_X0Y59/BFFMUX:XOR SLICE_X0Y59/AFFMUX:XOR} [get_sites {SLICE_X0Y59}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y58}]
set_property SITE_PIPS {SLICE_X0Y58/SRUSEDMUX:IN SLICE_X0Y58/CEUSEDMUX:IN SLICE_X0Y58/COUTUSED:0 SLICE_X0Y58/CLKINV:CLK SLICE_X0Y58/DCY0:DX SLICE_X0Y58/CCY0:CX SLICE_X0Y58/BCY0:BX SLICE_X0Y58/ACY0:AX SLICE_X0Y58/DFFMUX:XOR SLICE_X0Y58/CFFMUX:XOR SLICE_X0Y58/BFFMUX:XOR SLICE_X0Y58/AFFMUX:XOR} [get_sites {SLICE_X0Y58}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y57}]
set_property SITE_PIPS {SLICE_X1Y57/SRUSEDMUX:IN SLICE_X1Y57/A5FFMUX:IN_B SLICE_X1Y57/CEUSEDMUX:IN SLICE_X1Y57/CLKINV:CLK SLICE_X1Y57/DCY0:DX SLICE_X1Y57/CCY0:CX SLICE_X1Y57/BCY0:BX SLICE_X1Y57/ACY0:O5 SLICE_X1Y57/CFFMUX:O5 SLICE_X1Y57/BFFMUX:O5 SLICE_X1Y57/AOUTMUX:A5Q SLICE_X1Y57/AFFMUX:XOR} [get_sites {SLICE_X1Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y57}]
set_property SITE_PIPS {SLICE_X0Y57/PRECYINIT:0 SLICE_X0Y57/SRUSEDMUX:IN SLICE_X0Y57/B5FFMUX:IN_B SLICE_X0Y57/CEUSEDMUX:IN SLICE_X0Y57/COUTUSED:0 SLICE_X0Y57/CLKINV:CLK SLICE_X0Y57/DCY0:DX SLICE_X0Y57/CCY0:CX SLICE_X0Y57/BCY0:O5 SLICE_X0Y57/ACY0:AX SLICE_X0Y57/DFFMUX:XOR SLICE_X0Y57/CFFMUX:XOR SLICE_X0Y57/BOUTMUX:B5Q SLICE_X0Y57/BFFMUX:XOR SLICE_X0Y57/AFFMUX:O5} [get_sites {SLICE_X0Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y57}]
set_property SITE_PIPS {SLICE_X4Y57/SRUSEDMUX:IN SLICE_X4Y57/CEUSEDMUX:IN SLICE_X4Y57/CLKINV:CLK SLICE_X4Y57/DCY0:DX SLICE_X4Y57/CCY0:CX SLICE_X4Y57/BCY0:BX SLICE_X4Y57/ACY0:AX SLICE_X4Y57/BOUTMUX:CY SLICE_X4Y57/AOUTMUX:XOR SLICE_X4Y57/AFFMUX:O5} [get_sites {SLICE_X4Y57}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y56}]
set_property SITE_PIPS {SLICE_X1Y56/SRUSEDMUX:IN SLICE_X1Y56/CEUSEDMUX:IN SLICE_X1Y56/COUTUSED:0 SLICE_X1Y56/CLKINV:CLK SLICE_X1Y56/DCY0:DX SLICE_X1Y56/CCY0:CX SLICE_X1Y56/BCY0:BX SLICE_X1Y56/ACY0:AX SLICE_X1Y56/DFFMUX:XOR SLICE_X1Y56/CFFMUX:XOR SLICE_X1Y56/BFFMUX:XOR SLICE_X1Y56/AFFMUX:XOR} [get_sites {SLICE_X1Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y56}]
set_property SITE_PIPS {SLICE_X0Y56/SRUSEDMUX:IN SLICE_X0Y56/B5FFMUX:IN_A SLICE_X0Y56/A5FFMUX:IN_A SLICE_X0Y56/C5FFMUX:IN_A SLICE_X0Y56/CEUSEDMUX:IN SLICE_X0Y56/CLKINV:CLK SLICE_X0Y56/DFFMUX:O6 SLICE_X0Y56/COUTMUX:C5Q SLICE_X0Y56/CFFMUX:O6 SLICE_X0Y56/BOUTMUX:B5Q SLICE_X0Y56/BFFMUX:O6 SLICE_X0Y56/AOUTMUX:A5Q SLICE_X0Y56/AFFMUX:O6} [get_sites {SLICE_X0Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y56}]
set_property SITE_PIPS {SLICE_X3Y56/CUSED:0 SLICE_X3Y56/BUSED:0 SLICE_X3Y56/AUSED:0 SLICE_X3Y56/AOUTMUX:O5} [get_sites {SLICE_X3Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y56}]
set_property SITE_PIPS {SLICE_X5Y56/SRUSEDMUX:IN SLICE_X5Y56/CEUSEDMUX:IN SLICE_X5Y56/CLKINV:CLK SLICE_X5Y56/DCY0:DX SLICE_X5Y56/CCY0:CX SLICE_X5Y56/BCY0:BX SLICE_X5Y56/ACY0:AX SLICE_X5Y56/AFFMUX:XOR} [get_sites {SLICE_X5Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y56}]
set_property SITE_PIPS {SLICE_X4Y56/COUTUSED:0 SLICE_X4Y56/DCY0:DX SLICE_X4Y56/CCY0:CX SLICE_X4Y56/BCY0:BX SLICE_X4Y56/ACY0:AX SLICE_X4Y56/DOUTMUX:XOR SLICE_X4Y56/COUTMUX:XOR SLICE_X4Y56/BOUTMUX:XOR SLICE_X4Y56/AOUTMUX:XOR} [get_sites {SLICE_X4Y56}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y55}]
set_property SITE_PIPS {SLICE_X1Y55/SRUSEDMUX:IN SLICE_X1Y55/CEUSEDMUX:IN SLICE_X1Y55/COUTUSED:0 SLICE_X1Y55/CLKINV:CLK SLICE_X1Y55/DCY0:DX SLICE_X1Y55/CCY0:CX SLICE_X1Y55/BCY0:BX SLICE_X1Y55/ACY0:AX SLICE_X1Y55/DFFMUX:XOR SLICE_X1Y55/CFFMUX:XOR SLICE_X1Y55/BFFMUX:XOR SLICE_X1Y55/AFFMUX:XOR} [get_sites {SLICE_X1Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y55}]
set_property SITE_PIPS {SLICE_X0Y55/DCY0:DX SLICE_X0Y55/CCY0:CX SLICE_X0Y55/BCY0:BX SLICE_X0Y55/ACY0:AX SLICE_X0Y55/BOUTMUX:CY SLICE_X0Y55/AOUTMUX:XOR} [get_sites {SLICE_X0Y55}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y55}]
set_property SITE_PIPS {SLICE_X2Y55/SRUSEDMUX:IN SLICE_X2Y55/CEUSEDMUX:IN SLICE_X2Y55/DCY0:DX SLICE_X2Y55/CLKINV:CLK SLICE_X2Y55/CCY0:CX SLICE_X2Y55/BCY0:BX SLICE_X2Y55/ACY0:AX SLICE_X2Y55/CFFMUX:XOR SLICE_X2Y55/BFFMUX:XOR SLICE_X2Y55/AFFMUX:XOR} [get_sites {SLICE_X2Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y55}]
set_property SITE_PIPS {SLICE_X3Y55/SRUSEDMUX:IN SLICE_X3Y55/CEUSEDMUX:IN SLICE_X3Y55/CLKINV:CLK SLICE_X3Y55/DCY0:DX SLICE_X3Y55/CCY0:CX SLICE_X3Y55/BCY0:BX SLICE_X3Y55/ACY0:AX SLICE_X3Y55/DFFMUX:XOR SLICE_X3Y55/CFFMUX:XOR SLICE_X3Y55/BOUTMUX:O5 SLICE_X3Y55/BFFMUX:XOR SLICE_X3Y55/AFFMUX:XOR} [get_sites {SLICE_X3Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y55}]
set_property SITE_PIPS {SLICE_X5Y55/SRUSEDMUX:IN SLICE_X5Y55/B5FFMUX:IN_B SLICE_X5Y55/A5FFMUX:IN_B SLICE_X5Y55/CEUSEDMUX:IN SLICE_X5Y55/COUTUSED:0 SLICE_X5Y55/CLKINV:CLK SLICE_X5Y55/DCY0:DX SLICE_X5Y55/CCY0:O5 SLICE_X5Y55/BCY0:O5 SLICE_X5Y55/ACY0:O5 SLICE_X5Y55/DFFMUX:XOR SLICE_X5Y55/CFFMUX:XOR SLICE_X5Y55/BOUTMUX:B5Q SLICE_X5Y55/BFFMUX:XOR SLICE_X5Y55/AOUTMUX:A5Q SLICE_X5Y55/AFFMUX:XOR} [get_sites {SLICE_X5Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y55}]
set_property SITE_PIPS {SLICE_X4Y55/PRECYINIT:0 SLICE_X4Y55/SRUSEDMUX:IN SLICE_X4Y55/B5FFMUX:IN_B SLICE_X4Y55/A5FFMUX:IN_B SLICE_X4Y55/D5FFMUX:IN_B SLICE_X4Y55/C5FFMUX:IN_B SLICE_X4Y55/CEUSEDMUX:IN SLICE_X4Y55/COUTUSED:0 SLICE_X4Y55/CLKINV:CLK SLICE_X4Y55/DCY0:O5 SLICE_X4Y55/CCY0:O5 SLICE_X4Y55/BCY0:O5 SLICE_X4Y55/ACY0:O5 SLICE_X4Y55/DOUTMUX:D5Q SLICE_X4Y55/DFFMUX:XOR SLICE_X4Y55/COUTMUX:C5Q SLICE_X4Y55/CFFMUX:XOR SLICE_X4Y55/BOUTMUX:B5Q SLICE_X4Y55/BFFMUX:XOR SLICE_X4Y55/AOUTMUX:A5Q SLICE_X4Y55/AFFMUX:XOR} [get_sites {SLICE_X4Y55}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y55}]
set_property SITE_PIPS {SLICE_X6Y55/SRUSEDMUX:IN SLICE_X6Y55/CEUSEDMUX:IN SLICE_X6Y55/DCY0:DX SLICE_X6Y55/CLKINV:CLK SLICE_X6Y55/CCY0:CX SLICE_X6Y55/BCY0:BX SLICE_X6Y55/ACY0:AX SLICE_X6Y55/CFFMUX:XOR SLICE_X6Y55/BFFMUX:XOR SLICE_X6Y55/AFFMUX:XOR} [get_sites {SLICE_X6Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y55}]
set_property SITE_PIPS {SLICE_X7Y55/SRUSEDMUX:IN SLICE_X7Y55/CEUSEDMUX:IN SLICE_X7Y55/CLKINV:CLK SLICE_X7Y55/CFFMUX:CX SLICE_X7Y55/BFFMUX:BX SLICE_X7Y55/AFFMUX:AX} [get_sites {SLICE_X7Y55}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y54}]
set_property SITE_PIPS {SLICE_X1Y54/PRECYINIT:0 SLICE_X1Y54/SRUSEDMUX:IN SLICE_X1Y54/CEUSEDMUX:IN SLICE_X1Y54/COUTUSED:0 SLICE_X1Y54/CLKINV:CLK SLICE_X1Y54/DCY0:DX SLICE_X1Y54/CCY0:CX SLICE_X1Y54/BCY0:BX SLICE_X1Y54/ACY0:AX SLICE_X1Y54/DFFMUX:XOR SLICE_X1Y54/CFFMUX:XOR SLICE_X1Y54/BFFMUX:XOR} [get_sites {SLICE_X1Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y54}]
set_property SITE_PIPS {SLICE_X0Y54/SRUSEDMUX:IN SLICE_X0Y54/CEUSEDMUX:IN SLICE_X0Y54/COUTUSED:0 SLICE_X0Y54/CLKINV:CLK SLICE_X0Y54/DCY0:DX SLICE_X0Y54/CCY0:CX SLICE_X0Y54/BCY0:BX SLICE_X0Y54/ACY0:AX SLICE_X0Y54/DOUTMUX:XOR SLICE_X0Y54/DFFMUX:O5 SLICE_X0Y54/COUTMUX:XOR SLICE_X0Y54/CFFMUX:O5 SLICE_X0Y54/BOUTMUX:XOR SLICE_X0Y54/BFFMUX:O5 SLICE_X0Y54/AOUTMUX:XOR SLICE_X0Y54/AFFMUX:O5} [get_sites {SLICE_X0Y54}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y54}]
set_property SITE_PIPS {SLICE_X2Y54/SRUSEDMUX:IN SLICE_X2Y54/CEUSEDMUX:IN SLICE_X2Y54/A5FFMUX:IN_B SLICE_X2Y54/B5FFMUX:IN_B SLICE_X2Y54/DCY0:DX SLICE_X2Y54/COUTUSED:0 SLICE_X2Y54/CLKINV:CLK SLICE_X2Y54/CCY0:CX SLICE_X2Y54/BCY0:O5 SLICE_X2Y54/ACY0:O5 SLICE_X2Y54/DFFMUX:XOR SLICE_X2Y54/CFFMUX:XOR SLICE_X2Y54/BOUTMUX:B5Q SLICE_X2Y54/BFFMUX:XOR SLICE_X2Y54/AOUTMUX:A5Q SLICE_X2Y54/AFFMUX:XOR} [get_sites {SLICE_X2Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y54}]
set_property SITE_PIPS {SLICE_X3Y54/SRUSEDMUX:IN SLICE_X3Y54/A5FFMUX:IN_B SLICE_X3Y54/CEUSEDMUX:IN SLICE_X3Y54/COUTUSED:0 SLICE_X3Y54/CLKINV:CLK SLICE_X3Y54/DCY0:DX SLICE_X3Y54/CCY0:CX SLICE_X3Y54/BCY0:BX SLICE_X3Y54/ACY0:O5 SLICE_X3Y54/DFFMUX:XOR SLICE_X3Y54/CFFMUX:XOR SLICE_X3Y54/BOUTMUX:O5 SLICE_X3Y54/BFFMUX:XOR SLICE_X3Y54/AOUTMUX:A5Q SLICE_X3Y54/AFFMUX:XOR} [get_sites {SLICE_X3Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y54}]
set_property SITE_PIPS {SLICE_X5Y54/PRECYINIT:0 SLICE_X5Y54/SRUSEDMUX:IN SLICE_X5Y54/B5FFMUX:IN_B SLICE_X5Y54/A5FFMUX:IN_B SLICE_X5Y54/D5FFMUX:IN_B SLICE_X5Y54/C5FFMUX:IN_B SLICE_X5Y54/CEUSEDMUX:IN SLICE_X5Y54/COUTUSED:0 SLICE_X5Y54/CLKINV:CLK SLICE_X5Y54/DCY0:O5 SLICE_X5Y54/CCY0:O5 SLICE_X5Y54/BCY0:O5 SLICE_X5Y54/ACY0:O5 SLICE_X5Y54/DOUTMUX:D5Q SLICE_X5Y54/DFFMUX:XOR SLICE_X5Y54/COUTMUX:C5Q SLICE_X5Y54/CFFMUX:XOR SLICE_X5Y54/BOUTMUX:B5Q SLICE_X5Y54/BFFMUX:XOR SLICE_X5Y54/AOUTMUX:A5Q SLICE_X5Y54/AFFMUX:XOR} [get_sites {SLICE_X5Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y54}]
set_property SITE_PIPS {SLICE_X4Y54/SRUSEDMUX:IN SLICE_X4Y54/B5FFMUX:IN_B SLICE_X4Y54/A5FFMUX:IN_B SLICE_X4Y54/D5FFMUX:IN_B SLICE_X4Y54/C5FFMUX:IN_B SLICE_X4Y54/CEUSEDMUX:IN SLICE_X4Y54/CLKINV:CLK SLICE_X4Y54/DCY0:O5 SLICE_X4Y54/CCY0:O5 SLICE_X4Y54/BCY0:O5 SLICE_X4Y54/ACY0:O5 SLICE_X4Y54/DOUTMUX:D5Q SLICE_X4Y54/DFFMUX:XOR SLICE_X4Y54/COUTMUX:C5Q SLICE_X4Y54/CFFMUX:XOR SLICE_X4Y54/BOUTMUX:B5Q SLICE_X4Y54/BFFMUX:XOR SLICE_X4Y54/AOUTMUX:A5Q SLICE_X4Y54/AFFMUX:XOR} [get_sites {SLICE_X4Y54}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y54}]
set_property SITE_PIPS {SLICE_X6Y54/SRUSEDMUX:IN SLICE_X6Y54/CEUSEDMUX:IN SLICE_X6Y54/DCY0:DX SLICE_X6Y54/COUTUSED:0 SLICE_X6Y54/CLKINV:CLK SLICE_X6Y54/CCY0:CX SLICE_X6Y54/BCY0:BX SLICE_X6Y54/ACY0:AX SLICE_X6Y54/DFFMUX:XOR SLICE_X6Y54/CFFMUX:XOR SLICE_X6Y54/BFFMUX:XOR SLICE_X6Y54/AFFMUX:XOR} [get_sites {SLICE_X6Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y54}]
set_property SITE_PIPS {SLICE_X7Y54/SRUSEDMUX:IN SLICE_X7Y54/B5FFMUX:IN_B SLICE_X7Y54/A5FFMUX:IN_B SLICE_X7Y54/D5FFMUX:IN_B SLICE_X7Y54/C5FFMUX:IN_B SLICE_X7Y54/CEUSEDMUX:IN SLICE_X7Y54/CLKINV:CLK SLICE_X7Y54/DCY0:O5 SLICE_X7Y54/CCY0:O5 SLICE_X7Y54/BCY0:O5 SLICE_X7Y54/ACY0:O5 SLICE_X7Y54/DOUTMUX:D5Q SLICE_X7Y54/DFFMUX:XOR SLICE_X7Y54/COUTMUX:C5Q SLICE_X7Y54/CFFMUX:XOR SLICE_X7Y54/BOUTMUX:B5Q SLICE_X7Y54/BFFMUX:XOR SLICE_X7Y54/AOUTMUX:A5Q SLICE_X7Y54/AFFMUX:XOR} [get_sites {SLICE_X7Y54}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y53}]
set_property SITE_PIPS {SLICE_X0Y53/PRECYINIT:0 SLICE_X0Y53/SRUSEDMUX:IN SLICE_X0Y53/CEUSEDMUX:IN SLICE_X0Y53/COUTUSED:0 SLICE_X0Y53/CLKINV:CLK SLICE_X0Y53/DCY0:DX SLICE_X0Y53/CCY0:CX SLICE_X0Y53/BCY0:BX SLICE_X0Y53/ACY0:AX SLICE_X0Y53/DOUTMUX:XOR SLICE_X0Y53/DFFMUX:O5 SLICE_X0Y53/COUTMUX:XOR SLICE_X0Y53/CFFMUX:O5 SLICE_X0Y53/BOUTMUX:XOR SLICE_X0Y53/BFFMUX:O5 SLICE_X0Y53/AOUTMUX:XOR SLICE_X0Y53/AFFMUX:O5} [get_sites {SLICE_X0Y53}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y53}]
set_property SITE_PIPS {SLICE_X2Y53/SRUSEDMUX:IN SLICE_X2Y53/CEUSEDMUX:IN SLICE_X2Y53/A5FFMUX:IN_B SLICE_X2Y53/B5FFMUX:IN_B SLICE_X2Y53/D5FFMUX:IN_B SLICE_X2Y53/C5FFMUX:IN_B SLICE_X2Y53/DCY0:O5 SLICE_X2Y53/COUTUSED:0 SLICE_X2Y53/CLKINV:CLK SLICE_X2Y53/CCY0:O5 SLICE_X2Y53/BCY0:O5 SLICE_X2Y53/ACY0:O5 SLICE_X2Y53/DOUTMUX:D5Q SLICE_X2Y53/DFFMUX:XOR SLICE_X2Y53/COUTMUX:C5Q SLICE_X2Y53/CFFMUX:XOR SLICE_X2Y53/BOUTMUX:B5Q SLICE_X2Y53/BFFMUX:XOR SLICE_X2Y53/AOUTMUX:A5Q SLICE_X2Y53/AFFMUX:XOR} [get_sites {SLICE_X2Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y53}]
set_property SITE_PIPS {SLICE_X3Y53/PRECYINIT:0 SLICE_X3Y53/SRUSEDMUX:IN SLICE_X3Y53/B5FFMUX:IN_B SLICE_X3Y53/C5FFMUX:IN_B SLICE_X3Y53/CEUSEDMUX:IN SLICE_X3Y53/COUTUSED:0 SLICE_X3Y53/CLKINV:CLK SLICE_X3Y53/DCY0:DX SLICE_X3Y53/CCY0:O5 SLICE_X3Y53/BCY0:O5 SLICE_X3Y53/ACY0:AX SLICE_X3Y53/DFFMUX:XOR SLICE_X3Y53/COUTMUX:C5Q SLICE_X3Y53/CFFMUX:XOR SLICE_X3Y53/BOUTMUX:B5Q SLICE_X3Y53/BFFMUX:XOR SLICE_X3Y53/AFFMUX:O5} [get_sites {SLICE_X3Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y53}]
set_property SITE_PIPS {SLICE_X5Y53/SRUSEDMUX:IN SLICE_X5Y53/CEUSEDMUX:IN SLICE_X5Y53/COUTUSED:0 SLICE_X5Y53/CLKINV:CLK SLICE_X5Y53/DCY0:DX SLICE_X5Y53/CCY0:CX SLICE_X5Y53/BCY0:BX SLICE_X5Y53/ACY0:AX SLICE_X5Y53/DOUTMUX:CY SLICE_X5Y53/DFFMUX:O5 SLICE_X5Y53/COUTMUX:XOR SLICE_X5Y53/CFFMUX:O5 SLICE_X5Y53/BOUTMUX:XOR SLICE_X5Y53/BFFMUX:O5 SLICE_X5Y53/AOUTMUX:XOR SLICE_X5Y53/AFFMUX:O5} [get_sites {SLICE_X5Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y53}]
set_property SITE_PIPS {SLICE_X4Y53/SRUSEDMUX:IN SLICE_X4Y53/A5FFMUX:IN_B SLICE_X4Y53/CEUSEDMUX:IN SLICE_X4Y53/COUTUSED:0 SLICE_X4Y53/CLKINV:CLK SLICE_X4Y53/DCY0:DX SLICE_X4Y53/CCY0:CX SLICE_X4Y53/BCY0:BX SLICE_X4Y53/ACY0:O5 SLICE_X4Y53/DFFMUX:XOR SLICE_X4Y53/CFFMUX:XOR SLICE_X4Y53/BFFMUX:XOR SLICE_X4Y53/AOUTMUX:A5Q SLICE_X4Y53/AFFMUX:XOR} [get_sites {SLICE_X4Y53}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y53}]
set_property SITE_PIPS {SLICE_X6Y53/SRUSEDMUX:IN SLICE_X6Y53/CEUSEDMUX:IN SLICE_X6Y53/A5FFMUX:IN_B SLICE_X6Y53/B5FFMUX:IN_B SLICE_X6Y53/C5FFMUX:IN_B SLICE_X6Y53/DCY0:DX SLICE_X6Y53/COUTUSED:0 SLICE_X6Y53/CLKINV:CLK SLICE_X6Y53/CCY0:O5 SLICE_X6Y53/BCY0:O5 SLICE_X6Y53/ACY0:O5 SLICE_X6Y53/DFFMUX:XOR SLICE_X6Y53/COUTMUX:C5Q SLICE_X6Y53/CFFMUX:XOR SLICE_X6Y53/BOUTMUX:B5Q SLICE_X6Y53/BFFMUX:XOR SLICE_X6Y53/AOUTMUX:A5Q SLICE_X6Y53/AFFMUX:XOR} [get_sites {SLICE_X6Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y53}]
set_property SITE_PIPS {SLICE_X7Y53/SRUSEDMUX:IN SLICE_X7Y53/B5FFMUX:IN_B SLICE_X7Y53/A5FFMUX:IN_B SLICE_X7Y53/CEUSEDMUX:IN SLICE_X7Y53/COUTUSED:0 SLICE_X7Y53/CLKINV:CLK SLICE_X7Y53/DCY0:DX SLICE_X7Y53/CCY0:CX SLICE_X7Y53/BCY0:O5 SLICE_X7Y53/ACY0:O5 SLICE_X7Y53/DFFMUX:XOR SLICE_X7Y53/CFFMUX:XOR SLICE_X7Y53/BOUTMUX:B5Q SLICE_X7Y53/BFFMUX:XOR SLICE_X7Y53/AOUTMUX:A5Q SLICE_X7Y53/AFFMUX:XOR} [get_sites {SLICE_X7Y53}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X1Y52}]
set_property SITE_PIPS {SLICE_X1Y52/SRUSEDMUX:IN SLICE_X1Y52/A5FFMUX:IN_A SLICE_X1Y52/CEUSEDMUX:IN SLICE_X1Y52/CLKINV:CLK SLICE_X1Y52/AOUTMUX:A5Q SLICE_X1Y52/AFFMUX:O6} [get_sites {SLICE_X1Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X0Y52}]
set_property SITE_PIPS {SLICE_X0Y52/SRUSEDMUX:IN SLICE_X0Y52/CEUSEDMUX:IN SLICE_X0Y52/CLKINV:CLK SLICE_X0Y52/BFFMUX:BX SLICE_X0Y52/AFFMUX:AX} [get_sites {SLICE_X0Y52}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y52}]
set_property SITE_PIPS {SLICE_X2Y52/PRECYINIT:0 SLICE_X2Y52/SRUSEDMUX:IN SLICE_X2Y52/CEUSEDMUX:IN SLICE_X2Y52/B5FFMUX:IN_B SLICE_X2Y52/DCY0:DX SLICE_X2Y52/COUTUSED:0 SLICE_X2Y52/CLKINV:CLK SLICE_X2Y52/CCY0:CX SLICE_X2Y52/BCY0:O5 SLICE_X2Y52/ACY0:AX SLICE_X2Y52/DFFMUX:XOR SLICE_X2Y52/CFFMUX:XOR SLICE_X2Y52/BOUTMUX:B5Q SLICE_X2Y52/BFFMUX:XOR SLICE_X2Y52/AFFMUX:O5} [get_sites {SLICE_X2Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y52}]
set_property SITE_PIPS {SLICE_X3Y52/DUSED:0 SLICE_X3Y52/CUSED:0 SLICE_X3Y52/AUSED:0 SLICE_X3Y52/SRUSEDMUX:IN SLICE_X3Y52/B5FFMUX:IN_B SLICE_X3Y52/C5FFMUX:IN_B SLICE_X3Y52/CEUSEDMUX:IN SLICE_X3Y52/CLKINV:CLK SLICE_X3Y52/DFFMUX:DX SLICE_X3Y52/COUTMUX:C5Q SLICE_X3Y52/CFFMUX:O5 SLICE_X3Y52/BOUTMUX:B5Q SLICE_X3Y52/BFFMUX:O6 SLICE_X3Y52/AOUTMUX:O5 SLICE_X3Y52/AFFMUX:AX} [get_sites {SLICE_X3Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y52}]
set_property SITE_PIPS {SLICE_X5Y52/SRUSEDMUX:IN SLICE_X5Y52/CEUSEDMUX:IN SLICE_X5Y52/COUTUSED:0 SLICE_X5Y52/CLKINV:CLK SLICE_X5Y52/DCY0:DX SLICE_X5Y52/CCY0:CX SLICE_X5Y52/BCY0:BX SLICE_X5Y52/ACY0:AX SLICE_X5Y52/DOUTMUX:XOR SLICE_X5Y52/COUTMUX:XOR SLICE_X5Y52/CFFMUX:O5 SLICE_X5Y52/BOUTMUX:XOR SLICE_X5Y52/BFFMUX:O5 SLICE_X5Y52/AOUTMUX:XOR SLICE_X5Y52/AFFMUX:O5} [get_sites {SLICE_X5Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y52}]
set_property SITE_PIPS {SLICE_X4Y52/SRUSEDMUX:IN SLICE_X4Y52/CEUSEDMUX:IN SLICE_X4Y52/COUTUSED:0 SLICE_X4Y52/CLKINV:CLK SLICE_X4Y52/DCY0:DX SLICE_X4Y52/CCY0:CX SLICE_X4Y52/BCY0:BX SLICE_X4Y52/ACY0:AX SLICE_X4Y52/DFFMUX:XOR SLICE_X4Y52/CFFMUX:XOR SLICE_X4Y52/BFFMUX:XOR SLICE_X4Y52/AFFMUX:XOR} [get_sites {SLICE_X4Y52}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y52}]
set_property SITE_PIPS {SLICE_X6Y52/PRECYINIT:0 SLICE_X6Y52/SRUSEDMUX:IN SLICE_X6Y52/CEUSEDMUX:IN SLICE_X6Y52/B5FFMUX:IN_B SLICE_X6Y52/DCY0:DX SLICE_X6Y52/COUTUSED:0 SLICE_X6Y52/CLKINV:CLK SLICE_X6Y52/CCY0:CX SLICE_X6Y52/BCY0:O5 SLICE_X6Y52/ACY0:AX SLICE_X6Y52/DFFMUX:XOR SLICE_X6Y52/CFFMUX:XOR SLICE_X6Y52/BOUTMUX:B5Q SLICE_X6Y52/BFFMUX:XOR SLICE_X6Y52/AFFMUX:O5} [get_sites {SLICE_X6Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y52}]
set_property SITE_PIPS {SLICE_X7Y52/SRUSEDMUX:IN SLICE_X7Y52/B5FFMUX:IN_B SLICE_X7Y52/A5FFMUX:IN_B SLICE_X7Y52/D5FFMUX:IN_B SLICE_X7Y52/C5FFMUX:IN_B SLICE_X7Y52/CEUSEDMUX:IN SLICE_X7Y52/COUTUSED:0 SLICE_X7Y52/CLKINV:CLK SLICE_X7Y52/DCY0:O5 SLICE_X7Y52/CCY0:O5 SLICE_X7Y52/BCY0:O5 SLICE_X7Y52/ACY0:O5 SLICE_X7Y52/DOUTMUX:D5Q SLICE_X7Y52/DFFMUX:XOR SLICE_X7Y52/COUTMUX:C5Q SLICE_X7Y52/CFFMUX:XOR SLICE_X7Y52/BOUTMUX:B5Q SLICE_X7Y52/BFFMUX:XOR SLICE_X7Y52/AOUTMUX:A5Q SLICE_X7Y52/AFFMUX:XOR} [get_sites {SLICE_X7Y52}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y51}]
set_property SITE_PIPS {SLICE_X3Y51/SRUSEDMUX:IN SLICE_X3Y51/CEUSEDMUX:IN SLICE_X3Y51/CLKINV:CLK SLICE_X3Y51/AFFMUX:AX} [get_sites {SLICE_X3Y51}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y51}]
set_property SITE_PIPS {SLICE_X5Y51/PRECYINIT:0 SLICE_X5Y51/SRUSEDMUX:IN SLICE_X5Y51/CEUSEDMUX:IN SLICE_X5Y51/COUTUSED:0 SLICE_X5Y51/CLKINV:CLK SLICE_X5Y51/DCY0:DX SLICE_X5Y51/CCY0:CX SLICE_X5Y51/BCY0:BX SLICE_X5Y51/ACY0:AX SLICE_X5Y51/DOUTMUX:XOR SLICE_X5Y51/CFFMUX:XOR SLICE_X5Y51/BFFMUX:XOR SLICE_X5Y51/AFFMUX:XOR} [get_sites {SLICE_X5Y51}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y51}]
set_property SITE_PIPS {SLICE_X4Y51/PRECYINIT:1 SLICE_X4Y51/SRUSEDMUX:IN SLICE_X4Y51/CEUSEDMUX:IN SLICE_X4Y51/COUTUSED:0 SLICE_X4Y51/CLKINV:CLK SLICE_X4Y51/DCY0:DX SLICE_X4Y51/CCY0:CX SLICE_X4Y51/BCY0:BX SLICE_X4Y51/ACY0:AX SLICE_X4Y51/DFFMUX:XOR SLICE_X4Y51/CFFMUX:XOR SLICE_X4Y51/BFFMUX:XOR SLICE_X4Y51/AFFMUX:XOR} [get_sites {SLICE_X4Y51}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X6Y51}]
set_property SITE_PIPS {SLICE_X6Y51/SRUSEDMUX:IN SLICE_X6Y51/CEUSEDMUX:IN SLICE_X6Y51/A5FFMUX:IN_B SLICE_X6Y51/B5FFMUX:IN_B SLICE_X6Y51/CLKINV:CLK SLICE_X6Y51/DFFMUX:DX SLICE_X6Y51/CFFMUX:CX SLICE_X6Y51/BOUTMUX:B5Q SLICE_X6Y51/BFFMUX:O6 SLICE_X6Y51/AOUTMUX:A5Q SLICE_X6Y51/AFFMUX:O6} [get_sites {SLICE_X6Y51}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X7Y51}]
set_property SITE_PIPS {SLICE_X7Y51/PRECYINIT:1 SLICE_X7Y51/SRUSEDMUX:IN SLICE_X7Y51/CEUSEDMUX:IN SLICE_X7Y51/COUTUSED:0 SLICE_X7Y51/CLKINV:CLK SLICE_X7Y51/DCY0:DX SLICE_X7Y51/CCY0:CX SLICE_X7Y51/BCY0:BX SLICE_X7Y51/ACY0:AX SLICE_X7Y51/DFFMUX:XOR SLICE_X7Y51/CFFMUX:XOR SLICE_X7Y51/BFFMUX:XOR SLICE_X7Y51/AOUTMUX:XOR} [get_sites {SLICE_X7Y51}]
set_property MANUAL_ROUTING SLICEM [get_sites {SLICE_X2Y50}]
set_property SITE_PIPS {SLICE_X2Y50/SRUSEDMUX:0 SLICE_X2Y50/CEUSEDMUX:IN SLICE_X2Y50/WEMUX:CE SLICE_X2Y50/CLKINV:CLK SLICE_X2Y50/AFFMUX:O6} [get_sites {SLICE_X2Y50}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X3Y50}]
set_property SITE_PIPS {SLICE_X3Y50/SRUSEDMUX:IN SLICE_X3Y50/CEUSEDMUX:IN SLICE_X3Y50/CLKINV:CLK SLICE_X3Y50/AFFMUX:O6} [get_sites {SLICE_X3Y50}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X5Y50}]
set_property SITE_PIPS {SLICE_X5Y50/SRUSEDMUX:IN SLICE_X5Y50/CEUSEDMUX:IN SLICE_X5Y50/CLKINV:CLK SLICE_X5Y50/BFFMUX:BX SLICE_X5Y50/AFFMUX:AX} [get_sites {SLICE_X5Y50}]
set_property MANUAL_ROUTING SLICEL [get_sites {SLICE_X4Y50}]
set_property SITE_PIPS {SLICE_X4Y50/SRUSEDMUX:IN SLICE_X4Y50/CEUSEDMUX:IN SLICE_X4Y50/CLKINV:CLK SLICE_X4Y50/DFFMUX:DX SLICE_X4Y50/CFFMUX:CX SLICE_X4Y50/BFFMUX:BX SLICE_X4Y50/AFFMUX:AX} [get_sites {SLICE_X4Y50}]
set_property ROUTE { (  { INT_L_X2Y59/GND_WIRE GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  )   (  { INT_L_X2Y57/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_L_X4Y57/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_L_X2Y56/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_L_X4Y56/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_L_X2Y55/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT3 BYP_L3 CLBLL_LL_CX }   { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { BYP_ALT5 BYP_L5 CLBLL_L_BX }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y55/GND_WIRE GFAN1  { BYP_ALT7 BYP7 CLBLM_L_DX }   { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  )   (  { INT_L_X4Y55/GND_WIRE GFAN1 BYP_ALT7 BYP_L7 CLBLL_L_DX }  )   (  { INT_R_X5Y55/GND_WIRE GFAN1  { BYP_ALT6 BYP6 CLBLM_M_DX }  BYP_ALT3 BYP3 CLBLM_M_CX }  )   (  { INT_L_X2Y54/GND_WIRE  { GFAN1  { BYP_ALT7 BYP_L7 CLBLL_L_DX }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0 BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_L_X2Y53/GND_WIRE GFAN0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_L_X4Y53/GND_WIRE GFAN1 BYP_ALT7 BYP_L7 CLBLL_L_DX }  )   (  { INT_L_X4Y51/GND_WIRE  { GFAN1 BYP_ALT2 BYP_L2 CLBLL_L_CX }  GFAN0  { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  BYP_ALT5 BYP_L5 CLBLL_L_BX }  )   (  { INT_R_X3Y50/GND_WIRE GFAN0  { IMUX8 CLBLM_M_A5 }   { IMUX1 CLBLM_M_A3 }  IMUX2 CLBLM_M_A2 }  )  } [get_nets {<const0>}]
set_property ROUTE { (  { INT_L_X2Y57/VCC_WIRE  { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_L_X4Y57/VCC_WIRE IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_L_X2Y56/VCC_WIRE  { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }  IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_R_X3Y56/VCC_WIRE IMUX5 CLBLM_L_A6 }  )   (  { INT_R_X3Y55/VCC_WIRE IMUX13 CLBLM_L_B6 }  )   (  { INT_L_X4Y55/VCC_WIRE  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_L_X2Y54/VCC_WIRE  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y54/VCC_WIRE  { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X4Y54/VCC_WIRE  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }   { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L42 CLBLL_L_D6 }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X5Y54/VCC_WIRE  { IMUX42 CLBLM_L_D6 }   { IMUX34 CLBLM_L_C6 }   { IMUX13 CLBLM_L_B6 }  IMUX5 CLBLM_L_A6 }  )   (  { INT_L_X2Y53/VCC_WIRE  { IMUX_L43 CLBLL_LL_D6 }   { IMUX_L35 CLBLL_LL_C6 }   { IMUX_L12 CLBLL_LL_B6 }  IMUX_L4 CLBLL_LL_A6 }  )   (  { INT_R_X3Y53/VCC_WIRE  { IMUX34 CLBLM_L_C6 }   { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }   { IMUX43 CLBLM_M_D6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X4Y53/VCC_WIRE  { IMUX_L4 CLBLL_LL_A6 }   { IMUX_L42 CLBLL_L_D6 }   { BYP_ALT2 BYP_L2 CLBLL_L_CX }   { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X5Y53/VCC_WIRE  { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }   { IMUX35 CLBLM_M_C6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X2Y52/VCC_WIRE IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X3Y52/VCC_WIRE  { IMUX34 CLBLM_L_C6 }   { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X4Y52/VCC_WIRE  { IMUX_L34 CLBLL_L_C6 }   { IMUX_L13 CLBLL_L_B6 }  IMUX_L5 CLBLL_L_A6 }  )   (  { INT_R_X5Y52/VCC_WIRE  { IMUX42 CLBLM_L_D6 }   { IMUX34 CLBLM_L_C6 }   { IMUX13 CLBLM_L_B6 }   { IMUX5 CLBLM_L_A6 }   { IMUX12 CLBLM_M_B6 }  IMUX4 CLBLM_M_A6 }  )   (  { INT_L_X4Y51/VCC_WIRE BYP_ALT0 BYP_L0 CLBLL_L_AX }  )   (  { INT_R_X3Y50/VCC_WIRE  { IMUX4 CLBLM_M_A6 }   { IMUX11 CLBLM_M_A4 }  IMUX7 CLBLM_M_A1 }  )   (  { INT_L_X4Y50/VCC_WIRE BYP_ALT0 BYP_L0 CLBLL_L_AX }  )  } [get_nets {<const1>}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }   [get_nets {clk_IBUF}]
set_property ROUTE  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8  { <11>HCLK_LEAF_CLK_B_BOTL5  { <25>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <24>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <24>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <23>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <23>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <22>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <22>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <21>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <21>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <20>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <20>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <19>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }  <18>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <12>HCLK_LEAF_CLK_B_BOTL5  { <25>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <24>GCLK_L_B11_EAST CLK0 CLBLM_L_CLK }   { <23>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <23>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <22>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <22>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <21>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <21>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <20>GCLK_L_B11_EAST  { CLK1 CLBLM_M_CLK }  CLK0 CLBLM_L_CLK }   { <20>GCLK_L_B11_WEST CLK_L0 CLBLL_L_CLK }   { <19>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <18>GCLK_L_B11_WEST  { CLK_L0 CLBLL_L_CLK }  CLK_L1 CLBLL_LL_CLK }   { <17>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <16>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   [get_nets {clk_IBUF_BUFG}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3 EL1BEG2  { EE2BEG2  { SE2BEG2  { SL1BEG2  { SW2BEG2  { NL1BEG2  { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  WL1BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }   { SL1BEG2 FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }  WL1BEG1  { SW2BEG1  { SE2BEG1  { SW2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }   { SL1BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   { SW2BEG1  { SS2BEG1  { FAN_ALT6 FAN_L6 CLBLL_L_CE }   { EE2BEG1  { FAN_ALT6 FAN_L6 CLBLL_L_CE }  WR1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }   { NR1BEG1  { NN2BEG1 FAN_ALT6 FAN_L6 CLBLL_L_CE }  GFAN1 FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SE2BEG1  { EE2BEG1  { FAN_ALT6 FAN6 CLBLM_L_CE }   { WR1BEG2  { NN2BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SW2BEG1 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT7  { FAN_L7 CLBLL_LL_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLL_L_CE }  NR1BEG1  { GFAN1 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { FAN_ALT6 FAN6 CLBLM_L_CE }   { SE2BEG1  { ER1BEG2 NR1BEG2 FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   { SL1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  ER1BEG2  { NR1BEG2  { NE2BEG2  { FAN_ALT7  { FAN7 CLBLM_M_CE }  FAN_BOUNCE7 FAN_ALT6 FAN6 CLBLM_L_CE }  NW2BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }  SL1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }   { SL1BEG1  { SL1BEG1  { SL1BEG1 FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }   { FAN_ALT7 FAN7 CLBLM_M_CE }  FAN_ALT6 FAN6 CLBLM_L_CE }  FAN_ALT6 FAN_L6 CLBLL_L_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }   { SL1BEG2 FAN_ALT7  { FAN_L7 CLBLL_LL_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLL_L_CE }   { NR1BEG2  { NR1BEG2 FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7 FAN_L7 CLBLL_LL_CE }  FAN_ALT7  { FAN_L7 CLBLL_LL_CE }  FAN_BOUNCE7 FAN_ALT6 FAN_L6 CLBLL_L_CE }   [get_nets {clk_enable_IBUF}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18  { EE2BEG0  { NE2BEG0  { EL1BEG_N3  { IMUX_L14 CLBLL_L_B1 }  NE2BEG3 NW2BEG3 IMUX_L21 CLBLL_L_C4 }  NR1BEG0  { IMUX41 CLBLM_L_D1 }   { NN2BEG0  { IMUX16 CLBLM_L_B3 }   { BYP_ALT0 BYP_BOUNCE0 IMUX20 CLBLM_L_C2 }   { WR1BEG1 BYP_ALT4 BYP_BOUNCE4  { BYP_ALT3 BYP_BOUNCE3 IMUX_L7 CLBLL_LL_A1 }   { IMUX_L28 CLBLL_LL_C4 }  IMUX_L44 CLBLL_LL_D4 }  IMUX9 CLBLM_L_A5 }   { NE2BEG0  { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L24 CLBLL_LL_B5 }  IMUX_L39 CLBLL_L_D3 }  IMUX33 CLBLM_L_C1 }   { NR1BEG0  { IMUX_L40 CLBLL_LL_D1 }   { IMUX_L24 CLBLL_LL_B5 }  EL1BEG_N3  { EL1BEG2  { SL1BEG2 IMUX_L20 CLBLL_L_C2 }  BYP_ALT5 BYP_L5 CLBLL_L_BX }  IMUX6 CLBLM_L_A1 }  ER1BEG1 IMUX20 CLBLM_L_C2 }  ER1BEG1 NE2BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {filter_in_IBUF[10]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18  { ER1BEG1 ER1BEG2  { IMUX_L22 CLBLL_LL_C3 }   { NE2BEG2  { NE2BEG2  { NL1BEG1  { WR1BEG2  { FAN_ALT5 FAN_BOUNCE5  { IMUX25 CLBLM_L_B5 }  IMUX3 CLBLM_L_A2 }   { IMUX21 CLBLM_L_C4 }  WR1BEG3 IMUX_L38 CLBLL_LL_D3 }   { IMUX_L1 CLBLL_LL_A3 }  NW2BEG1 WL1BEG_N3 IMUX_L31 CLBLL_LL_C5 }   { IMUX_L28 CLBLL_LL_C4 }   { FAN_ALT5 FAN_BOUNCE5 IMUX_L9 CLBLL_L_A5 }  SL1BEG2 IMUX_L36 CLBLL_L_D2 }   { SL1BEG2 SE2BEG2  { IMUX_L20 CLBLL_L_C2 }  BYP_ALT2 BYP_L2 CLBLL_L_CX }  IMUX36 CLBLM_L_D2 }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  EE2BEG0  { SE2BEG0  { IMUX9 CLBLM_L_A5 }  EL1BEG_N3 IMUX_L37 CLBLL_L_D4 }  NR1BEG0 IMUX_L8 CLBLL_LL_A5 }   [get_nets {filter_in_IBUF[11]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18  { NE2BEG0  { EE2BEG0  { ER1BEG1  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  IMUX9 CLBLM_L_A5 }  NE2BEG0 NL1BEG_N3  { IMUX_L45 CLBLL_LL_D2 }   { EL1BEG2  { SE2BEG2  { IMUX_L44 CLBLL_LL_D4 }  NR1BEG2  { WR1BEG3 IMUX6 CLBLM_L_A1 }  IMUX_L12 CLBLL_LL_B6 }  IMUX13 CLBLM_L_B6 }  IMUX_L22 CLBLL_LL_C3 }  EL1BEG_N3 EL1BEG2  { SE2BEG2 EL1BEG1  { IMUX_L41 CLBLL_L_D1 }  IMUX_L3 CLBLL_L_A2 }   { BYP_ALT5 BYP_BOUNCE5 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { BYP_ALT2 BYP_BOUNCE2 IMUX_L24 CLBLL_LL_B5 }  IMUX_L44 CLBLL_LL_D4 }   [get_nets {filter_in_IBUF[12]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18  { EE2BEG0  { NE2BEG0 IMUX0 CLBLM_L_A3 }   { ER1BEG1  { IMUX26 CLBLM_L_B4 }   { EL1BEG0  { IMUX_L16 CLBLL_L_B3 }  NR1BEG0 NL1BEG_N3  { BYP_ALT3 BYP_L3 CLBLL_LL_CX }  IMUX_L5 CLBLL_L_A6 }  SS2BEG1 SE2BEG1 IMUX_L19 CLBLL_L_B2 }   { EE2BEG0  { IMUX_L33 CLBLL_L_C1 }  IMUX_L41 CLBLL_L_D1 }   { NR1BEG0 EE2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L32 CLBLL_LL_C1 }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }   { SE2BEG0 SE2BEG0  { BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX_L0 CLBLL_L_A3 }  FAN_ALT4 FAN_BOUNCE4 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  EL1BEG_N3  { NE2BEG3 NR1BEG3 IMUX_L47 CLBLL_LL_D5 }  EL1BEG2  { FAN_ALT5 FAN_BOUNCE5  { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  IMUX_L11 CLBLL_LL_A4 }  IMUX_L28 CLBLL_LL_C4 }   [get_nets {filter_in_IBUF[13]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 EL1BEG_N3  { ER1BEG_S0  { IMUX_L1 CLBLL_LL_A3 }  IMUX_L18 CLBLL_LL_B2 }   { SE2BEG3  { NE2BEG3  { IMUX30 CLBLM_L_C5 }  IMUX37 CLBLM_L_D4 }   { FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { IMUX_L38 CLBLL_LL_D3 }  IMUX_L15 CLBLL_LL_B1 }  EL1BEG2 EE2BEG2  { IMUX_L20 CLBLL_L_C2 }   { SE2BEG2 SW2BEG2  { SL1BEG2 IMUX_L21 CLBLL_L_C4 }   { FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP_L5 CLBLL_L_BX }  IMUX_L14 CLBLL_L_B1 }   { IMUX_L37 CLBLL_L_D4 }  NE2BEG2 WR1BEG3  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }   { IMUX_L38 CLBLL_LL_D3 }   { IMUX_L15 CLBLL_LL_B1 }   { IMUX_L6 CLBLL_L_A1 }  FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {filter_in_IBUF[14]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0  { ER1BEG1 EL1BEG0  { SL1BEG0  { IMUX_L9 CLBLL_L_A5 }   { SW2BEG0 IMUX41 CLBLM_L_D1 }  SR1BEG1  { SS2BEG1  { SL1BEG1  { WW2BEG1 ER1BEG2 ER1BEG3 BYP_ALT7 BYP_L7 CLBLL_L_DX }  IMUX_L42 CLBLL_L_D6 }  IMUX_L20 CLBLL_L_C2 }  IMUX_L36 CLBLL_L_D2 }   { IMUX_L8 CLBLL_LL_A5 }  IMUX_L31 CLBLL_LL_C5 }  SL1BEG0  { SR1BEG1  { SR1BEG2 IMUX_L29 CLBLL_LL_C2 }  IMUX_L11 CLBLL_LL_A4 }  IMUX_L17 CLBLL_LL_B3 }   [get_nets {filter_in_IBUF[15]}]
set_property ROUTE  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE4BEG0  { NN2BEG0 BYP_ALT7 BYP_L7 CLBLL_L_DX }  NR1BEG0  { NL1BEG_N3  { NN2BEG3  { NL1BEG2  { IMUX_L3 CLBLL_L_A2 }  IMUX_L19 CLBLL_L_B2 }  NN2BEG3 IMUX_L15 CLBLL_LL_B1 }   { NW2BEG3 NL1BEG2  { WR1BEG3 IMUX_L15 CLBLL_LL_B1 }   { BYP_ALT2 BYP2 CLBLM_L_CX }  IMUX3 CLBLM_L_A2 }   { WR1BEG_S0  { NN2BEG0  { IMUX16 CLBLM_L_B3 }   { NR1BEG0 NW2BEG0  { IMUX_L8 CLBLL_LL_A5 }   { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L32 CLBLL_LL_C1 }  IMUX_L40 CLBLL_LL_D1 }  IMUX0 CLBLM_L_A3 }   { IMUX0 CLBLM_L_A3 }  IMUX16 CLBLM_L_B3 }  IMUX_L5 CLBLL_L_A6 }  IMUX_L41 CLBLL_L_D1 }   [get_nets {filter_in_IBUF[8]}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0  { NN6BEG0  { SR1BEG_S0  { BYP_ALT1 BYP_BOUNCE1  { IMUX_L29 CLBLL_LL_C2 }  IMUX_L43 CLBLL_LL_D6 }  IMUX_L2 CLBLL_LL_A2 }  EL1BEG_N3  { IMUX14 CLBLM_L_B1 }   { SE2BEG3  { IMUX_L7 CLBLL_LL_A1 }  IMUX_L22 CLBLL_LL_C3 }   { IMUX23 CLBLM_L_C3 }  SL1BEG3  { SE2BEG3 IMUX_L23 CLBLL_L_C3 }  SL1BEG3  { IMUX46 CLBLM_L_D5 }  IMUX14 CLBLM_L_B1 }   { EE2BEG0  { NR1BEG0  { WR1BEG1  { IMUX33 CLBLM_L_C1 }   { IMUX41 CLBLM_L_D1 }   { IMUX10 CLBLM_L_A4 }  NN2BEG1  { IMUX34 CLBLM_L_C6 }   { EL1BEG0 IMUX_L16 CLBLL_L_B3 }  NN2BEG1 IMUX10 CLBLM_L_A4 }   { IMUX_L0 CLBLL_L_A3 }  BYP_ALT0 BYP_L0 CLBLL_L_AX }  IMUX_L16 CLBLL_L_B3 }  NN2BEG0  { IMUX_L32 CLBLL_LL_C1 }  IMUX_L1 CLBLL_LL_A3 }   [get_nets {filter_in_IBUF[9]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[0]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN6BEG1 NN6BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[10]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN6BEG2 NN6BEG2 WW2BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[11]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NN6BEG3 NN6BEG3 NW2BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[12]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 NW6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[13]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN6BEG1 NN6BEG1 WW2BEG0 NN2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[14]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN6BEG2 NN6BEG2 NW6BEG2 SW2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[15]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 NW6BEG0 SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[1]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 NW6BEG0 SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[2]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 WW4BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[3]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 NN6BEG3 WR1BEG_S0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[4]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NW2BEG0 NN6BEG0 NN6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[5]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN6BEG1 WW2BEG0 NN2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[6]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN6BEG2 NW6BEG2 SW2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[7]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NW6BEG3 NN6BEG3 WR1BEG_S0 BYP_ALT0 BYP_BOUNCE0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }   [get_nets {filter_out_OBUF[8]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NE2BEG0 NN6BEG0 NW6BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }   [get_nets {filter_out_OBUF[9]}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {filter_out_reg[12]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {filter_out_reg[8]_i_1_n_0}]
set_property ROUTE  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 ER1BEG1  { SL1BEG1  { SL1BEG1  { SL1BEG1  { SL1BEG1  { SL1BEG1 ER1BEG2  { SS2BEG2  { FAN_ALT1 FAN_BOUNCE1  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { NR1BEG2 CTRL_L1 CLBLL_LL_SR }   { SE2BEG2  { BYP_ALT2 BYP_BOUNCE2 FAN_ALT1 FAN_BOUNCE1 CTRL0 CLBLM_L_SR }   { NR1BEG2  { CTRL1 CLBLM_M_SR }   { CTRL0 CLBLM_L_SR }  NR1BEG2  { CTRL0 CLBLM_L_SR }   { NR1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  CTRL1 CLBLM_M_SR }   { EL1BEG1  { ER1BEG2  { CTRL1 CLBLM_M_SR }   { NR1BEG2  { CTRL1 CLBLM_M_SR }   { CTRL0 CLBLM_L_SR }  NR1BEG2  { NR1BEG2  { CTRL0 CLBLM_L_SR }   { NR1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  CTRL1 CLBLM_M_SR }   { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  CTRL0 CLBLM_L_SR }  NR1BEG1 GFAN0  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  SE2BEG2  { WL1BEG1 BYP_ALT4 BYP_BOUNCE4 CTRL0 CLBLM_L_SR }   { BYP_ALT2 BYP_BOUNCE2 FAN_ALT1 FAN_BOUNCE1  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  NR1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  EE2BEG2 NR1BEG2  { CTRL_L1 CLBLL_LL_SR }   { CTRL_L0 CLBLL_L_SR }  NR1BEG2  { NR1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }   { CTRL_L0 CLBLL_L_SR }  CTRL_L1 CLBLL_LL_SR }  ER1BEG2  { SE2BEG2 NR1BEG2  { CTRL1 CLBLM_M_SR }  CTRL0 CLBLM_L_SR }  CTRL_L0 CLBLL_L_SR }  ER1BEG2  { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  ER1BEG2  { EL1BEG1  { SL1BEG1 ER1BEG2 CTRL_L0 CLBLL_L_SR }  ER1BEG2 CTRL_L1 CLBLL_LL_SR }   { CTRL_L1 CLBLL_LL_SR }  CTRL_L0 CLBLL_L_SR }  ER1BEG2 CTRL_L1 CLBLL_LL_SR }  ER1BEG2 CTRL_L1 CLBLL_LL_SR }   [get_nets {reset_IBUF}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SL1BEG2 WL1BEG1 WL1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {t[1][0]}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {td_reg[0][11]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {td_reg[0][3]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {td_reg[0][7]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 EE2BEG0 WR1BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {td_reg[0]__0[0]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 EL1BEG1 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {td_reg[0]__0[10]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 IMUX_L6 CLBLL_L_A1 }   [get_nets {td_reg[0]__0[11]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 SE2BEG0 SW2BEG0 NL1BEG0 NR1BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {td_reg[0]__0[12]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NL1BEG0 FAN_ALT3 FAN_BOUNCE3 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {td_reg[0]__0[13]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 WW2BEG2 ER1BEG3 EL1BEG2 BYP_ALT2 BYP_L2 CLBLL_L_CX }   [get_nets {td_reg[0]__0[14]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 SE2BEG3 NR1BEG3 WR1BEG_S0 BYP_ALT7 BYP_L7 CLBLL_L_DX }   [get_nets {td_reg[0]__0[15]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 EE2BEG1 WR1BEG2 IMUX12 CLBLM_M_B6 }   [get_nets {td_reg[0]__0[1]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 EE2BEG2 WR1BEG3 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {td_reg[0]__0[2]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NE2BEG3 SL1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {td_reg[0]__0[3]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 SE2BEG0 NR1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {td_reg[0]__0[4]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L10 CLBLL_L_A4 }   [get_nets {td_reg[0]__0[5]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 SR1BEG3 IMUX_L16 CLBLL_L_B3 }   [get_nets {td_reg[0]__0[6]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 IMUX_L30 CLBLL_L_C5 }   [get_nets {td_reg[0]__0[7]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 EE2BEG0 WR1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {td_reg[0]__0[8]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 ER1BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {td_reg[0]__0[9]}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {td_reg[1][11]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {td_reg[1][3]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {td_reg[1][7]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NL1BEG1 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {td_reg[1]__0[10]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NL1BEG2 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {td_reg[1]__0[11]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0 SR1BEG_S0 SR1BEG1 BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {td_reg[1]__0[12]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NL1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {td_reg[1]__0[13]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 EL1BEG1 NR1BEG1 WR1BEG2 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {td_reg[1]__0[14]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NL1BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {td_reg[1]__0[15]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 ER1BEG2 SL1BEG2 WL1BEG1 NL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {td_reg[1]__0[1]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NL1BEG1 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {td_reg[1]__0[2]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 NW2BEG3 EL1BEG2 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {td_reg[1]__0[3]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NL1BEG_N3 FAN_ALT1 FAN_BOUNCE1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {td_reg[1]__0[4]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 SE2BEG1 NR1BEG1 WR1BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {td_reg[1]__0[5]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 NL1BEG1 FAN_ALT4 FAN_BOUNCE4 BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {td_reg[1]__0[6]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 SE2BEG3 NR1BEG3 WR1BEG_S0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {td_reg[1]__0[7]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NN2BEG0 SR1BEG_S0 SR1BEG1 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {td_reg[1]__0[8]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 NR1BEG1 GFAN1 BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {td_reg[1]__0[9]}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {td_reg[2][12]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {td_reg[2][4]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {td_reg[2][8]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {td_reg[2]__0[10]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WL1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {td_reg[2]__0[11]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WW2BEG3 ER1BEG_S0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {td_reg[2]__0[12]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WR1BEG1 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {td_reg[2]__0[13]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WR1BEG2 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {td_reg[2]__0[14]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WL1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {td_reg[2]__0[15]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WW2BEG0 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {td_reg[2]__0[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WR1BEG2 WL1BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {td_reg[2]__0[2]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WR1BEG3 WL1BEG1 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {td_reg[2]__0[3]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WW2BEG3 IMUX23 CLBLM_L_C3 }   [get_nets {td_reg[2]__0[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WR1BEG1 IMUX_L25 CLBLL_L_B5 }   [get_nets {td_reg[2]__0[5]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0 IMUX_L33 CLBLL_L_C1 }   [get_nets {td_reg[2]__0[6]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WR1BEG3 IMUX_L37 CLBLL_L_D4 }   [get_nets {td_reg[2]__0[7]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WR1BEG_S0 SR1BEG_S0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {td_reg[2]__0[8]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WL1BEG_N3 NL1BEG_N3 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {td_reg[2]__0[9]}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {td_reg[3][12]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {td_reg[3][4]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_COUT CLBLM_M_COUT_N }   [get_nets {td_reg[3][8]_i_1_n_0}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 WL1BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {td_reg[3]__0[10]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WL1BEG1 IMUX_L27 CLBLL_LL_B4 }   [get_nets {td_reg[3]__0[11]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 WL1BEG2 IMUX_L22 CLBLL_LL_C3 }   [get_nets {td_reg[3]__0[12]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NR1BEG0 NW2BEG0 BYP_ALT0 BYP_L0 CLBLL_L_AX }   [get_nets {td_reg[3]__0[13]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NW2BEG1 NL1BEG0 IMUX_L16 CLBLL_L_B3 }   [get_nets {td_reg[3]__0[14]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NL1BEG1 NW2BEG1 IMUX_L33 CLBLL_L_C1 }   [get_nets {td_reg[3]__0[15]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 SW2BEG2 NL1BEG2 EL1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {td_reg[3]__0[1]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NW2BEG1 IMUX_L17 CLBLL_LL_B3 }   [get_nets {td_reg[3]__0[2]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NW2BEG2 IMUX_L28 CLBLL_LL_C4 }   [get_nets {td_reg[3]__0[3]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 NW2BEG3 IMUX_L38 CLBLL_LL_D3 }   [get_nets {td_reg[3]__0[4]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {td_reg[3]__0[5]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5 NE2BEG1 WR1BEG2 FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {td_reg[3]__0[6]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 NL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {td_reg[3]__0[7]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7 SR1BEG_S0 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {td_reg[3]__0[8]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 WL1BEG_N3 NL1BEG_N3 IMUX_L45 CLBLL_LL_D2 }   [get_nets {td_reg[3]__0[9]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NW2BEG1 SR1BEG1 ER1BEG2 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {td_reg_c_0_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NL1BEG_N3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {td_reg_c_2_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 NW2BEG0 SR1BEG_S0 ER1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {td_reg_c_n_0}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 SR1BEG3  { BYP_ALT0 BYP0 CLBLM_L_AX }  IMUX0 CLBLM_L_A3 }   [get_nets {tdd_reg[0]__0[0]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { BYP_ALT2 BYP2 CLBLM_L_CX }  IMUX20 CLBLM_L_C2 }   [get_nets {tdd_reg[0]__0[10]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { EL1BEG_N3 NR1BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }  ER1BEG1 IMUX42 CLBLM_L_D6 }   [get_nets {tdd_reg[0]__0[11]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 EL1BEG1 IMUX10 CLBLM_L_A4 }   [get_nets {tdd_reg[0]__0[12]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 ER1BEG_S0 SL1BEG0 IMUX16 CLBLM_L_B3 }   [get_nets {tdd_reg[0]__0[13]}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 ER1BEG1 IMUX20 CLBLM_L_C2 }   [get_nets {tdd_reg[0]__0[14]}]
set_property ROUTE  { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 ER1BEG2 IMUX36 CLBLM_L_D2 }   [get_nets {tdd_reg[0]__0[15]}]
set_property ROUTE  { CLBLM_M_BQ CLBLM_LOGIC_OUTS5  { NL1BEG0 FAN_ALT3 FAN_BOUNCE3 BYP_ALT5 BYP5 CLBLM_L_BX }  IMUX26 CLBLM_L_B4 }   [get_nets {tdd_reg[0]__0[1]}]
set_property ROUTE  { CLBLM_M_CQ CLBLM_LOGIC_OUTS6 WW2BEG2 ER1BEG3 EL1BEG2  { IMUX20 CLBLM_L_C2 }  BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {tdd_reg[0]__0[2]}]
set_property ROUTE  { CLBLM_M_DQ CLBLM_LOGIC_OUTS7  { EL1BEG2 NR1BEG2 WR1BEG3 SR1BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }  IMUX46 CLBLM_L_D5 }   [get_nets {tdd_reg[0]__0[3]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX9 CLBLM_L_A5 }   [get_nets {tdd_reg[0]__0[4]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 ER1BEG1 IMUX26 CLBLM_L_B4 }   [get_nets {tdd_reg[0]__0[5]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 ER1BEG2 IMUX21 CLBLM_L_C4 }   [get_nets {tdd_reg[0]__0[6]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 EL1BEG1 IMUX41 CLBLM_L_D1 }   [get_nets {tdd_reg[0]__0[7]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 SR1BEG_S0 IMUX10 CLBLM_L_A4 }   [get_nets {tdd_reg[0]__0[8]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 IMUX16 CLBLM_L_B3 }   [get_nets {tdd_reg[0]__0[9]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { SR1BEG3 IMUX24 CLBLM_M_B5 }  NE2BEG2 SL1BEG2 WL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {tdd_reg[1]__0[10]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { IMUX22 CLBLM_M_C3 }  NE2BEG3 SL1BEG3 WL1BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {tdd_reg[1]__0[11]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NL1BEG_N3  { BYP_ALT6 BYP6 CLBLM_M_DX }  IMUX45 CLBLM_M_D2 }   [get_nets {tdd_reg[1]__0[12]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0  { NL1BEG_N3 FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX8 CLBLM_M_A5 }   [get_nets {tdd_reg[1]__0[13]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1  { NN2BEG1 SR1BEG1 SL1BEG1 BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX27 CLBLM_M_B4 }   [get_nets {tdd_reg[1]__0[14]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 IMUX28 CLBLM_M_C4 }   [get_nets {tdd_reg[1]__0[15]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { NN2BEG3 SR1BEG3  { IMUX7 CLBLM_M_A1 }  SR1BEG_S0 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX7 CLBLM_M_A1 }   [get_nets {tdd_reg[1]__0[1]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 FAN_ALT5 FAN_BOUNCE5 IMUX17 CLBLM_M_B3 }   [get_nets {tdd_reg[1]__0[2]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { NE2BEG3 SL1BEG3 WL1BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }  IMUX22 CLBLM_M_C3 }   [get_nets {tdd_reg[1]__0[3]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21  { SS2BEG3 NR1BEG3 NR1BEG3 BYP_ALT6 BYP6 CLBLM_M_DX }  IMUX47 CLBLM_M_D5 }   [get_nets {tdd_reg[1]__0[4]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 NR1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {tdd_reg[1]__0[5]}]
set_property ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19 NR1BEG1 IMUX18 CLBLM_M_B2 }   [get_nets {tdd_reg[1]__0[6]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 IMUX29 CLBLM_M_C2 }   [get_nets {tdd_reg[1]__0[7]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { BYP_ALT6 BYP6 CLBLM_M_DX }  IMUX38 CLBLM_M_D3 }   [get_nets {tdd_reg[1]__0[8]}]
set_property ROUTE  { CLBLM_L_DMUX CLBLM_LOGIC_OUTS19  { NE2BEG1 SL1BEG1 WL1BEG0 BYP_ALT1 BYP1 CLBLM_M_AX }  IMUX2 CLBLM_M_A2 }   [get_nets {tdd_reg[1]__0[9]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WR1BEG3 IMUX15 CLBLM_M_B1 }   [get_nets {tdd_reg[2]__0[10]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 WL1BEG2  { BYP_ALT3 BYP3 CLBLM_M_CX }  IMUX22 CLBLM_M_C3 }   [get_nets {tdd_reg[2]__0[11]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WL1BEG1 SR1BEG2  { IMUX38 CLBLM_M_D3 }  BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {tdd_reg[2]__0[12]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16  { WR1BEG3 IMUX7 CLBLM_M_A1 }  WW2BEG2 SR1BEG3 ER1BEG_S0 BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {tdd_reg[2]__0[13]}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 WR1BEG_S0 SR1BEG_S0  { BYP_ALT4 BYP4 CLBLM_M_BX }  IMUX18 CLBLM_M_B2 }   [get_nets {tdd_reg[2]__0[14]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 WL1BEG2 IMUX22 CLBLM_M_C3 }   [get_nets {tdd_reg[2]__0[15]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 NR1BEG0  { WR1BEG1 IMUX_L3 CLBLL_L_A2 }   { IMUX1 CLBLM_M_A3 }  BYP_ALT1 BYP1 CLBLM_M_AX }   [get_nets {tdd_reg[2]__0[1]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 IMUX24 CLBLM_M_B5 }   [get_nets {tdd_reg[2]__0[2]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { EE2BEG3 WR1BEG_S0 WL1BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }  IMUX22 CLBLM_M_C3 }   [get_nets {tdd_reg[2]__0[3]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 SW2BEG2 ER1BEG3 NR1BEG3  { IMUX38 CLBLM_M_D3 }  BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {tdd_reg[2]__0[4]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 WL1BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {tdd_reg[2]__0[5]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 WL1BEG1 IMUX27 CLBLM_M_B4 }   [get_nets {tdd_reg[2]__0[6]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 WL1BEG2 IMUX22 CLBLM_M_C3 }   [get_nets {tdd_reg[2]__0[7]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 WR1BEG3 IMUX38 CLBLM_M_D3 }   [get_nets {tdd_reg[2]__0[8]}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 WR1BEG1 IMUX11 CLBLM_M_A4 }   [get_nets {tdd_reg[2]__0[9]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 IMUX9 CLBLM_L_A5 }   [get_nets {tdd_reg[3][0]_tdd_reg_c_3_n_0}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 NN6BEG0 SR1BEG_S0  { SW2BEG0 ER1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  SL1BEG0 IMUX_L17 CLBLL_LL_B3 }   [get_nets {tdd_reg[3]__0[10]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NN6BEG1 SR1BEG1  { SR1BEG2 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  SL1BEG1 IMUX_L35 CLBLL_LL_C6 }   [get_nets {tdd_reg[3]__0[11]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NN2BEG2 NN2BEG2  { BYP_ALT5 BYP_BOUNCE5 BYP_ALT6 BYP_L6 CLBLL_LL_DX }  IMUX_L43 CLBLL_LL_D6 }   [get_nets {tdd_reg[3]__0[12]}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 NN2BEG2  { FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP_L1 CLBLL_LL_AX }  IMUX_L4 CLBLL_LL_A6 }   [get_nets {tdd_reg[3]__0[13]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NN2BEG1  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  IMUX_L18 CLBLL_LL_B2 }   [get_nets {tdd_reg[3]__0[14]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 NL1BEG1 NL1BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {tdd_reg[3]__0[15]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 FAN_ALT2 FAN_BOUNCE2 BYP_ALT0 BYP_BOUNCE0 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {tdd_reg[3]__0[1]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 IMUX_L2 CLBLL_LL_A2 }   [get_nets {tdd_reg[3]__0[2]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 NW6BEG2 EL1BEG1 EL1BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {tdd_reg[3]__0[3]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NN2BEG3 NL1BEG2 NL1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }   [get_nets {tdd_reg[3]__0[4]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20  { NW6BEG2 EL1BEG1  { BYP_ALT1 BYP_L1 CLBLL_LL_AX }  IMUX_L11 CLBLL_LL_A4 }  SW2BEG2 IMUX_L6 CLBLL_L_A1 }   [get_nets {tdd_reg[3]__0[5]}]
set_property ROUTE  { CLBLM_M_AMUX CLBLM_LOGIC_OUTS20 NN2BEG2 NW2BEG2 IMUX_L27 CLBLL_LL_B4 }   [get_nets {tdd_reg[3]__0[6]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NW2BEG3 NN2BEG3  { BYP_ALT3 BYP_L3 CLBLL_LL_CX }  IMUX_L22 CLBLL_LL_C3 }   [get_nets {tdd_reg[3]__0[7]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NW6BEG3 NE2BEG3 SL1BEG3  { IMUX_L38 CLBLL_LL_D3 }  BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {tdd_reg[3]__0[8]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 NN2BEG3 NR1BEG3 NL1BEG2  { IMUX_L11 CLBLL_LL_A4 }  FAN_ALT6 FAN_BOUNCE6 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {tdd_reg[3]__0[9]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 FAN_ALT5 FAN_BOUNCE5 BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {tdd_reg_c_1_n_0}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 WL1BEG2 IMUX5 CLBLM_L_A6 }   [get_nets {tdd_reg_c_3_n_0}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 NL1BEG0 FAN_ALT3 FAN_BOUNCE3 BYP_ALT5 BYP_L5 CLBLL_L_BX }   [get_nets {tdd_reg_c_n_0}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 ER1BEG_S0 SS2BEG0 BYP_ALT0 BYP0 CLBLM_L_AX }   [get_nets {xmhd0invd[10]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 SE2BEG0 SS2BEG0 IMUX10 CLBLM_L_A4 }   [get_nets {xmhd0invd[11]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 SS2BEG1 ER1BEG2 ER1BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {xmhd0invd[12]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 EE2BEG2 SL1BEG2 BYP_ALT3 BYP_L3 CLBLL_LL_CX }   [get_nets {xmhd0invd[13]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 EE2BEG3 SL1BEG3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {xmhd0invd[14]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 EE2BEG0 IMUX_L1 CLBLL_LL_A3 }   [get_nets {xmhd0invd[15]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 SR1BEG2 ER1BEG3 SL1BEG3 BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {xmhd0invd[4]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 SE2BEG2 SL1BEG2 BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {xmhd0invd[5]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3 SL1BEG3 SE2BEG3 IMUX7 CLBLM_M_A1 }   [get_nets {xmhd0invd[6]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0 EL1BEG_N3 SS2BEG3 SR1BEG_S0 BYP_ALT4 BYP4 CLBLM_M_BX }   [get_nets {xmhd0invd[7]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 ER1BEG2 SS2BEG2 BYP_ALT3 BYP3 CLBLM_M_CX }   [get_nets {xmhd0invd[8]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2 ER1BEG3 SS2BEG3 FAN_ALT3 FAN_BOUNCE3 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {xmhd0invd[9]}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {xmhd0invd_reg[10]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {xmhd0invd_reg[14]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {xmhd0invd_reg[6]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 SE2BEG2  { BYP_ALT3 BYP_L3 CLBLL_LL_CX }  IMUX_L28 CLBLL_LL_C4 }   [get_nets {xmhd0invdd[10]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 SE2BEG0 NR1BEG0  { NL1BEG_N3 BYP_ALT6 BYP_L6 CLBLL_LL_DX }  IMUX_L40 CLBLL_LL_D1 }   [get_nets {xmhd0invdd[11]}]
set_property ROUTE  { CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 IMUX_L11 CLBLL_LL_A4 }   [get_nets {xmhd0invdd[12]}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 SL1BEG0 IMUX_L17 CLBLL_LL_B3 }   [get_nets {xmhd0invdd[13]}]
set_property ROUTE  { CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 WL1BEG0 SR1BEG1 ER1BEG2 IMUX_L22 CLBLL_LL_C3 }   [get_nets {xmhd0invdd[14]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 SS2BEG0 SR1BEG1 IMUX_L44 CLBLL_LL_D4 }   [get_nets {xmhd0invdd[15]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3  { SE2BEG3  { FAN_ALT1 FAN_BOUNCE1  { IMUX_L44 CLBLL_LL_D4 }   { IMUX_L28 CLBLL_LL_C4 }   { IMUX_L12 CLBLL_LL_B6 }  BYP_ALT4  { BYP_L4 CLBLL_LL_BX }  BYP_BOUNCE4 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  BYP_ALT6 BYP_L6 CLBLL_LL_DX }  ER1BEG_S0 SL1BEG0  { IMUX_L1 CLBLL_LL_A3 }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }   [get_nets {xmhd0invdd[4]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18 ER1BEG1  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  IMUX_L12 CLBLL_LL_B6 }   [get_nets {xmhd0invdd[5]}]
set_property ROUTE  { CLBLM_M_AQ CLBLM_LOGIC_OUTS4 NE2BEG0  { FAN_ALT4 FAN_BOUNCE4 BYP_ALT3 BYP_L3 CLBLL_LL_CX }  IMUX_L31 CLBLL_LL_C5 }   [get_nets {xmhd0invdd[6]}]
set_property ROUTE  { CLBLM_M_BMUX CLBLM_LOGIC_OUTS21 NE2BEG3 SL1BEG3  { IMUX_L38 CLBLL_LL_D3 }  BYP_ALT6 BYP_L6 CLBLL_LL_DX }   [get_nets {xmhd0invdd[7]}]
set_property ROUTE  { CLBLM_M_CMUX CLBLM_LOGIC_OUTS22 ER1BEG1 IMUX_L11 CLBLL_LL_A4 }   [get_nets {xmhd0invdd[8]}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 EL1BEG2  { SE2BEG2 WL1BEG1 NL1BEG1 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  IMUX_L27 CLBLL_LL_B4 }   [get_nets {xmhd0invdd[9]}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16  { SR1BEG3  { IMUX39 CLBLM_L_D3 }  IMUX23 CLBLM_L_C3 }  WL1BEG1  { IMUX_L27 CLBLL_LL_B4 }  IMUX_L11 CLBLL_LL_A4 }   [get_nets {xmhd[0][15]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 NR1BEG0 NL1BEG_N3 BYP_ALT6 BYP6 CLBLM_M_DX }   [get_nets {xmhd[0][6]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 WW2BEG2 NN2BEG3 EE2BEG3  { IMUX39 CLBLM_L_D3 }  BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {xmhd[2][11]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17  { FAN_ALT1 FAN_BOUNCE1 BYP_ALT2 BYP2 CLBLM_L_CX }  IMUX30 CLBLM_L_C5 }   [get_nets {xmhd[2][11]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_D CLBLM_LOGIC_OUTS11 NR1BEG3 NL1BEG2 BYP_ALT5 BYP5 CLBLM_L_BX }   [get_nets {xmhd[2][11]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_AMUX CLBLM_LOGIC_OUTS16 NL1BEG1 NN2BEG1 IMUX3 CLBLM_L_A2 }   [get_nets {xmhd[2][15]_i_13_n_0}]
set_property ROUTE  { CLBLM_L_BMUX CLBLM_LOGIC_OUTS17 FAN_ALT1 FAN_BOUNCE1  { IMUX34 CLBLM_L_C6 }  BYP_ALT2 BYP2 CLBLM_L_CX }   [get_nets {xmhd[2][15]_i_2_n_0}]
set_property ROUTE  { CLBLM_L_B CLBLM_LOGIC_OUTS9 SR1BEG2  { FAN_ALT5 FAN_BOUNCE5 BYP_ALT5 BYP5 CLBLM_L_BX }  IMUX14 CLBLM_L_B1 }   [get_nets {xmhd[2][15]_i_3_n_0}]
set_property ROUTE  { CLBLM_L_C CLBLM_LOGIC_OUTS10 SL1BEG2  { SR1BEG3 BYP_ALT0 BYP0 CLBLM_L_AX }  IMUX5 CLBLM_L_A6 }   [get_nets {xmhd[2][15]_i_4_n_0}]
set_property ROUTE  { CLBLM_L_A CLBLM_LOGIC_OUTS8 SR1BEG1 IMUX19 CLBLM_L_B2 }   [get_nets {xmhd[2][15]_i_9_n_0}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { NN2BEG3 IMUX_L15 CLBLL_LL_B1 }  SL1BEG3 IMUX_L39 CLBLL_L_D3 }   [get_nets {xmhd_reg[0]__0[10]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NW2BEG0 NE2BEG0 IMUX_L32 CLBLL_LL_C1 }  IMUX_L9 CLBLL_L_A5 }   [get_nets {xmhd_reg[0]__0[11]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { NN2BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX_L40 CLBLL_LL_D1 }  IMUX_L26 CLBLL_L_B4 }   [get_nets {xmhd_reg[0]__0[12]}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21  { NL1BEG2  { NE2BEG2 NW2BEG2  { IMUX_L11 CLBLL_LL_A4 }   { IMUX_L35 CLBLL_LL_C6 }  IMUX_L12 CLBLL_LL_B6 }  IMUX_L3 CLBLL_L_A2 }   { IMUX_L39 CLBLL_L_D3 }  IMUX_L23 CLBLL_L_C3 }   [get_nets {xmhd_reg[0]__0[15]}]
set_property ROUTE  { CLBLM_L_CMUX CLBLM_LOGIC_OUTS18  { SW2BEG0  { NW2BEG1 NE2BEG1  { NR1BEG1 NN2BEG1 IMUX_L2 CLBLL_LL_A2 }  IMUX_L33 CLBLL_L_C1 }  IMUX_L9 CLBLL_L_A5 }  SL1BEG0  { SE2BEG0 IMUX_L17 CLBLL_LL_B3 }  IMUX8 CLBLM_M_A5 }   [get_nets {xmhd_reg[0]__0[5]}]
set_property ROUTE  { CLBLM_M_DMUX CLBLM_LOGIC_OUTS23 NW2BEG1  { NN2BEG1 NR1BEG1 IMUX_L18 CLBLL_LL_B2 }  IMUX_L41 CLBLL_L_D1 }   [get_nets {xmhd_reg[0]__0[6]}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20  { SR1BEG3 SR1BEG_S0 IMUX_L10 CLBLL_L_A4 }  NE2BEG2 WR1BEG3 IMUX_L29 CLBLL_LL_C2 }   [get_nets {xmhd_reg[0]__0[7]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { SL1BEG2 IMUX_L13 CLBLL_L_B6 }  NR1BEG2 IMUX_L44 CLBLL_LL_D4 }   [get_nets {xmhd_reg[0]__0[8]}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22  { NN2BEG0 IMUX_L1 CLBLL_LL_A3 }  SL1BEG0 IMUX_L33 CLBLL_L_C1 }   [get_nets {xmhd_reg[0]__0[9]}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {xmhd_reg[1][13]_i_10_n_0}]
set_property ROUTE  { CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 SL1BEG1  { IMUX_L10 CLBLL_L_A4 }  SR1BEG2 IMUX_L37 CLBLL_L_D4 }   [get_nets {xmhd_reg[1][13]_i_10_n_4}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 SS2BEG0  { IMUX_L41 CLBLL_L_D1 }  IMUX_L33 CLBLL_L_C1 }   [get_nets {xmhd_reg[1][13]_i_10_n_5}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 SS2BEG3  { SR1BEG_S0 IMUX_L25 CLBLL_L_B5 }  IMUX_L30 CLBLL_L_C5 }   [get_nets {xmhd_reg[1][13]_i_10_n_6}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 SS2BEG2  { IMUX_L6 CLBLL_L_A1 }  IMUX_L14 CLBLL_L_B1 }   [get_nets {xmhd_reg[1][13]_i_10_n_7}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {xmhd_reg[1][13]_i_1_n_0}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 SS2BEG3  { SR1BEG_S0 IMUX_L25 CLBLL_L_B5 }  IMUX_L23 CLBLL_L_C3 }   [get_nets {xmhd_reg[1][13]_i_9_n_2}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 SS2BEG2  { IMUX_L14 CLBLL_L_B1 }  IMUX_L6 CLBLL_L_A1 }   [get_nets {xmhd_reg[1][13]_i_9_n_7}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {xmhd_reg[1][5]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {xmhd_reg[1][9]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { SW2BEG0 IMUX17 CLBLM_M_B3 }  SS2BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {xmhd_reg[1]__0[10]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { SW2BEG1 IMUX35 CLBLM_M_C6 }  SL1BEG1 SR1BEG2 IMUX_L38 CLBLL_LL_D3 }   [get_nets {xmhd_reg[1]__0[11]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { SW2BEG2 IMUX45 CLBLM_M_D2 }  SR1BEG3 IMUX_L7 CLBLL_LL_A1 }   [get_nets {xmhd_reg[1]__0[12]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3  { SL1BEG3 IMUX_L15 CLBLL_LL_B1 }  ER1BEG_S0 SL1BEG0 WW2BEG0 IMUX1 CLBLM_M_A3 }   [get_nets {xmhd_reg[1]__0[13]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { WL1BEG_N3  { IMUX31 CLBLM_M_C5 }  IMUX15 CLBLM_M_B1 }  SE2BEG0 WL1BEG_N3  { IMUX_L38 CLBLL_LL_D3 }  IMUX_L31 CLBLL_LL_C5 }   [get_nets {xmhd_reg[1]__0[15]}]
set_property ROUTE  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4 SW6BEG0 ER1BEG1  { NR1BEG1 IMUX18 CLBLM_M_B2 }  EL1BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {xmhd_reg[1]__0[2]}]
set_property ROUTE  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5 SE6BEG1 SW2BEG1 NW2BEG2  { NW2BEG2 IMUX28 CLBLM_M_C4 }  IMUX_L43 CLBLL_LL_D6 }   [get_nets {xmhd_reg[1]__0[3]}]
set_property ROUTE  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6 SS2BEG2 SR1BEG3  { SW2BEG3 NL1BEG_N3 IMUX45 CLBLM_M_D2 }  IMUX_L7 CLBLL_LL_A1 }   [get_nets {xmhd_reg[1]__0[4]}]
set_property ROUTE  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7 SS2BEG3 SS2BEG3 NR1BEG3  { IMUX_L15 CLBLL_LL_B1 }  WR1BEG_S0 IMUX8 CLBLM_M_A5 }   [get_nets {xmhd_reg[1]__0[5]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { WL1BEG_N3 IMUX15 CLBLM_M_B1 }  SS2BEG0 IMUX_L32 CLBLL_LL_C1 }   [get_nets {xmhd_reg[1]__0[6]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1  { WL1BEG0 SR1BEG1 IMUX28 CLBLM_M_C4 }  SS2BEG1 IMUX_L43 CLBLL_LL_D6 }   [get_nets {xmhd_reg[1]__0[7]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { SW2BEG2 IMUX44 CLBLM_M_D4 }  SR1BEG3 IMUX_L7 CLBLL_LL_A1 }   [get_nets {xmhd_reg[1]__0[8]}]
set_property ROUTE  { CLBLL_L_DQ CLBLL_LOGIC_OUTS3  { WR1BEG_S0 SR1BEG_S0 IMUX2 CLBLM_M_A2 }  SL1BEG3 IMUX_L15 CLBLL_LL_B1 }   [get_nets {xmhd_reg[1]__0[9]}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {xmhd_reg[2][11]_i_14_n_0}]
set_property ROUTE  { CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 NE2BEG1  { IMUX26 CLBLM_L_B4 }  IMUX10 CLBLM_L_A4 }   [get_nets {xmhd_reg[2][11]_i_14_n_4}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 ER1BEG1 IMUX42 CLBLM_L_D6 }   [get_nets {xmhd_reg[2][11]_i_14_n_5}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 EL1BEG2 IMUX20 CLBLM_L_C2 }   [get_nets {xmhd_reg[2][11]_i_14_n_6}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 EL1BEG1 IMUX25 CLBLM_L_B5 }   [get_nets {xmhd_reg[2][11]_i_14_n_7}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {xmhd_reg[2][11]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {xmhd_reg[2][11]_i_5_n_0}]
set_property ROUTE  { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NR1BEG1 NW2BEG1 IMUX9 CLBLM_L_A5 }   [get_nets {xmhd_reg[2][11]_i_5_n_4}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NL1BEG_N3 NR1BEG3 WR1BEG_S0  { IMUX39 CLBLM_L_D3 }  BYP_ALT7 BYP7 CLBLM_L_DX }   [get_nets {xmhd_reg[2][11]_i_5_n_5}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17 NW2BEG3 IMUX21 CLBLM_L_C4 }   [get_nets {xmhd_reg[2][11]_i_5_n_6}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16 NW2BEG2 IMUX19 CLBLM_L_B2 }   [get_nets {xmhd_reg[2][11]_i_5_n_7}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 EL1BEG2  { IMUX20 CLBLM_L_C2 }  IMUX36 CLBLM_L_D2 }   [get_nets {xmhd_reg[2][15]_i_10_n_2}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 EL1BEG1 IMUX25 CLBLM_L_B5 }   [get_nets {xmhd_reg[2][15]_i_10_n_7}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NL1BEG0  { NN2BEG0 WR1BEG1 IMUX26 CLBLM_L_B4 }  NW2BEG0  { NL1BEG_N3  { IMUX21 CLBLM_L_C4 }  IMUX46 CLBLM_L_D5 }   { IMUX16 CLBLM_L_B3 }  IMUX0 CLBLM_L_A3 }   [get_nets {xmhd_reg[2][15]_i_11_n_0}]
set_property ROUTE  { CLBLL_L_CMUX CLBLL_LOGIC_OUTS18 NW2BEG0 NL1BEG_N3  { NN2BEG3 IMUX30 CLBLM_L_C5 }  IMUX37 CLBLM_L_D4 }   [get_nets {xmhd_reg[2][15]_i_11_n_5}]
set_property ROUTE  { CLBLL_L_BMUX CLBLL_LOGIC_OUTS17  { NW2BEG3 IMUX21 CLBLM_L_C4 }  SW2BEG3 IMUX30 CLBLM_L_C5 }   [get_nets {xmhd_reg[2][15]_i_11_n_6}]
set_property ROUTE  { CLBLL_L_AMUX CLBLL_LOGIC_OUTS16  { NW2BEG2 IMUX19 CLBLM_L_B2 }  SW2BEG2 IMUX36 CLBLM_L_D2 }   [get_nets {xmhd_reg[2][15]_i_11_n_7}]
set_property ROUTE  { CLBLL_LL_COUT CLBLL_LL_COUT_N }   [get_nets {xmhd_reg[2][15]_i_12_n_0}]
set_property ROUTE  { CLBLL_LL_DMUX CLBLL_LOGIC_OUTS23 NE2BEG1  { NR1BEG1 IMUX19 CLBLM_L_B2 }  IMUX10 CLBLM_L_A4 }   [get_nets {xmhd_reg[2][15]_i_12_n_4}]
set_property ROUTE  { CLBLL_LL_CMUX CLBLL_LOGIC_OUTS22 ER1BEG1  { NE2BEG1 NW2BEG1 IMUX33 CLBLM_L_C1 }  IMUX42 CLBLM_L_D6 }   [get_nets {xmhd_reg[2][15]_i_12_n_5}]
set_property ROUTE  { CLBLL_LL_BMUX CLBLL_LOGIC_OUTS21 EL1BEG2  { SS2BEG2 IMUX21 CLBLM_L_C4 }  IMUX20 CLBLM_L_C2 }   [get_nets {xmhd_reg[2][15]_i_12_n_6}]
set_property ROUTE  { CLBLL_LL_AMUX CLBLL_LOGIC_OUTS20 EL1BEG1  { IMUX25 CLBLM_L_B5 }  SS2BEG1 IMUX42 CLBLM_L_D6 }   [get_nets {xmhd_reg[2][15]_i_12_n_7}]
set_property ROUTE  { CLBLL_L_COUT CLBLL_L_COUT_N }   [get_nets {xmhd_reg[2][3]_i_1_n_0}]
set_property ROUTE  { CLBLL_L_DMUX CLBLL_LOGIC_OUTS19 NW2BEG1  { NL1BEG0  { IMUX0 CLBLM_L_A3 }  BYP_ALT0 BYP0 CLBLM_L_AX }  IMUX25 CLBLM_L_B5 }   [get_nets {xmhd_reg[2][3]_i_1_n_4}]
set_property ROUTE  { CLBLM_L_COUT CLBLM_L_COUT_N }   [get_nets {xmhd_reg[2][7]_i_1_n_0}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 EE2BEG2  { SL1BEG2 IMUX21 CLBLM_L_C4 }  IMUX12 CLBLM_M_B6 }   [get_nets {xmhd_reg[2]__0[10]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 EE2BEG3  { SL1BEG3 IMUX39 CLBLM_L_D3 }  IMUX31 CLBLM_M_C5 }   [get_nets {xmhd_reg[2]__0[11]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 EL1BEG_N3 EL1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX3 CLBLM_L_A2 }  IMUX43 CLBLM_M_D6 }   [get_nets {xmhd_reg[2]__0[12]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 EE2BEG1  { SL1BEG1 IMUX19 CLBLM_L_B2 }  IMUX11 CLBLM_M_A4 }   [get_nets {xmhd_reg[2]__0[13]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2  { ER1BEG3 SE2BEG3 IMUX23 CLBLM_L_C3 }  EE2BEG2 IMUX12 CLBLM_M_B6 }   [get_nets {xmhd_reg[2]__0[14]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 EE2BEG3  { SL1BEG3 IMUX39 CLBLM_L_D3 }  IMUX22 CLBLM_M_C3 }   [get_nets {xmhd_reg[2]__0[15]}]
set_property ROUTE  { CLBLL_L_AQ CLBLL_LOGIC_OUTS0  { NE2BEG0 IMUX8 CLBLM_M_A5 }  ER1BEG1  { IMUX19 CLBLM_L_B2 }  IMUX11 CLBLM_M_A4 }   [get_nets {xmhd_reg[2]__0[1]}]
set_property ROUTE  { CLBLL_L_BQ CLBLL_LOGIC_OUTS1 NE2BEG1  { SL1BEG1 IMUX34 CLBLM_L_C6 }  IMUX18 CLBLM_M_B2 }   [get_nets {xmhd_reg[2]__0[2]}]
set_property ROUTE  { CLBLL_L_CQ CLBLL_LOGIC_OUTS2  { NE2BEG2 IMUX28 CLBLM_M_C4 }  EL1BEG1 IMUX41 CLBLM_L_D1 }   [get_nets {xmhd_reg[2]__0[3]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 EE2BEG1  { IMUX43 CLBLM_M_D6 }  IMUX3 CLBLM_L_A2 }   [get_nets {xmhd_reg[2]__0[4]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 EE2BEG1  { SL1BEG1 IMUX19 CLBLM_L_B2 }  IMUX2 CLBLM_M_A2 }   [get_nets {xmhd_reg[2]__0[5]}]
set_property ROUTE  { CLBLM_L_CQ CLBLM_LOGIC_OUTS2 EL1BEG1 EL1BEG0  { SL1BEG0 IMUX33 CLBLM_L_C1 }  IMUX17 CLBLM_M_B3 }   [get_nets {xmhd_reg[2]__0[6]}]
set_property ROUTE  { CLBLM_L_DQ CLBLM_LOGIC_OUTS3 EE2BEG3  { SL1BEG3 IMUX39 CLBLM_L_D3 }  IMUX22 CLBLM_M_C3 }   [get_nets {xmhd_reg[2]__0[7]}]
set_property ROUTE  { CLBLM_L_AQ CLBLM_LOGIC_OUTS0 EL1BEG_N3 EL1BEG2  { FAN_ALT5 FAN_BOUNCE5 IMUX3 CLBLM_L_A2 }  IMUX43 CLBLM_M_D6 }   [get_nets {xmhd_reg[2]__0[8]}]
set_property ROUTE  { CLBLM_L_BQ CLBLM_LOGIC_OUTS1 EE2BEG1  { SL1BEG1 IMUX19 CLBLM_L_B2 }  IMUX11 CLBLM_M_A4 }   [get_nets {xmhd_reg[2]__0[9]}]
