\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Main Contributions}{section.1}% 2
\BOOKMARK [1][-]{section.2}{Theory}{}% 3
\BOOKMARK [2][-]{subsection.2.1}{Fully Depleted Silicon on Insulator \(FD-SOI\)}{section.2}% 4
\BOOKMARK [2][-]{subsection.2.2}{MOSFET Models}{section.2}% 5
\BOOKMARK [3][-]{subsubsection.2.2.1}{I-V relations}{subsection.2.2}% 6
\BOOKMARK [3][-]{subsubsection.2.2.2}{Body Effect}{subsection.2.2}% 7
\BOOKMARK [3][-]{subsubsection.2.2.3}{Linearization of MOSFET models}{subsection.2.2}% 8
\BOOKMARK [2][-]{subsection.2.3}{Basic PLL}{section.2}% 9
\BOOKMARK [2][-]{subsection.2.4}{PLL Synthesizer Architecture}{section.2}% 10
\BOOKMARK [3][-]{subsubsection.2.4.1}{Phase Detector}{subsection.2.4}% 11
\BOOKMARK [3][-]{subsubsection.2.4.2}{Bang-bang phase detector}{subsection.2.4}% 12
\BOOKMARK [3][-]{subsubsection.2.4.3}{BBPD Noise}{subsection.2.4}% 13
\BOOKMARK [3][-]{subsubsection.2.4.4}{Divider}{subsection.2.4}% 14
\BOOKMARK [3][-]{subsubsection.2.4.5}{Loop Filter}{subsection.2.4}% 15
\BOOKMARK [3][-]{subsubsection.2.4.6}{Loop Filter Discretization and Digitization}{subsection.2.4}% 16
\BOOKMARK [3][-]{subsubsection.2.4.7}{Voltage/Digitally Controlled Oscillator}{subsection.2.4}% 17
\BOOKMARK [3][-]{subsubsection.2.4.8}{Closed Loop PLL Transfer Function}{subsection.2.4}% 18
\BOOKMARK [2][-]{subsection.2.5}{Phase noise}{section.2}% 19
\BOOKMARK [3][-]{subsubsection.2.5.1}{Relation to Power spectral density}{subsection.2.5}% 20
\BOOKMARK [3][-]{subsubsection.2.5.2}{Leeson's model}{subsection.2.5}% 21
\BOOKMARK [3][-]{subsubsection.2.5.3}{Phase Noise Figures of Merit}{subsection.2.5}% 22
\BOOKMARK [3][-]{subsubsection.2.5.4}{Ring Oscillator Phase Noise}{subsection.2.5}% 23
\BOOKMARK [2][-]{subsection.2.6}{PLL Phase Noise}{section.2}% 24
\BOOKMARK [3][-]{subsubsection.2.6.1}{PLL Noise Transfer Functions}{subsection.2.6}% 25
\BOOKMARK [3][-]{subsubsection.2.6.2}{PLL Output-referred Noise}{subsection.2.6}% 26
\BOOKMARK [1][-]{section.3}{Redefining Requirements}{}% 27
\BOOKMARK [1][-]{section.4}{Design}{}% 28
\BOOKMARK [2][-]{subsection.4.1}{Proposed Architecture - ADPLL}{section.4}% 29
\BOOKMARK [3][-]{subsubsection.4.1.1}{Block diagram}{subsection.4.1}% 30
\BOOKMARK [3][-]{subsubsection.4.1.2}{Power Saving Approach}{subsection.4.1}% 31
\BOOKMARK [3][-]{subsubsection.4.1.3}{PLL Sleep Capability}{subsection.4.1}% 32
\BOOKMARK [3][-]{subsubsection.4.1.4}{Gear switching}{subsection.4.1}% 33
\BOOKMARK [3][-]{subsubsection.4.1.5}{Power budget}{subsection.4.1}% 34
\BOOKMARK [3][-]{subsubsection.4.1.6}{Floorplan}{subsection.4.1}% 35
\BOOKMARK [3][-]{subsubsection.4.1.7}{Dividerless PLL}{subsection.4.1}% 36
\BOOKMARK [2][-]{subsection.4.2}{Bang-Bang Phase Detector}{section.4}% 37
\BOOKMARK [3][-]{subsubsection.4.2.1}{Circuit}{subsection.4.2}% 38
\BOOKMARK [2][-]{subsection.4.3}{Voltage Controlled Ring oscillator}{section.4}% 39
\BOOKMARK [3][-]{subsubsection.4.3.1}{22FDX considerations}{subsection.4.3}% 40
\BOOKMARK [3][-]{subsubsection.4.3.2}{Channel length consideration}{subsection.4.3}% 41
\BOOKMARK [3][-]{subsubsection.4.3.3}{Ring oscillator frequency derivation}{subsection.4.3}% 42
\BOOKMARK [3][-]{subsubsection.4.3.4}{Finding "426830A gch"526930B \040and C}{subsection.4.3}% 43
\BOOKMARK [3][-]{subsubsection.4.3.5}{Handling unequal NMOS/PMOS}{subsection.4.3}% 44
\BOOKMARK [3][-]{subsubsection.4.3.6}{Solving for oscillator frequency and power}{subsection.4.3}% 45
\BOOKMARK [3][-]{subsubsection.4.3.7}{Ring oscillator backgate tuning derivation}{subsection.4.3}% 46
\BOOKMARK [3][-]{subsubsection.4.3.8}{DCO Gain Uncertainty}{subsection.4.3}% 47
\BOOKMARK [3][-]{subsubsection.4.3.9}{Backgate-controlled Ring Oscillator Sensitivity Analysis}{subsection.4.3}% 48
\BOOKMARK [3][-]{subsubsection.4.3.10}{Capacitor-based coase tuning scheme}{subsection.4.3}% 49
\BOOKMARK [3][-]{subsubsection.4.3.11}{Pseudodifferential Backgate-Coupled Inverter Delay Cell}{subsection.4.3}% 50
\BOOKMARK [3][-]{subsubsection.4.3.12}{Optimal Selection of Backgate-Couple Pseudodifferential Inverter Devices}{subsection.4.3}% 51
\BOOKMARK [3][-]{subsubsection.4.3.13}{Tunable Frequency Backgate-Coupled Pseudodifferential Delay Cell}{subsection.4.3}% 52
\BOOKMARK [3][-]{subsubsection.4.3.14}{Final Delay Circuit}{subsection.4.3}% 53
\BOOKMARK [3][-]{subsubsection.4.3.15}{Number of Ring Oscillator Stages}{subsection.4.3}% 54
\BOOKMARK [3][-]{subsubsection.4.3.16}{Final Ring Oscillator Implementation}{subsection.4.3}% 55
\BOOKMARK [3][-]{subsubsection.4.3.17}{Layout}{subsection.4.3}% 56
\BOOKMARK [2][-]{subsection.4.4}{Loop Filter}{section.4}% 57
\BOOKMARK [3][-]{subsubsection.4.4.1}{Proportional-integral Loop Filter}{subsection.4.4}% 58
\BOOKMARK [3][-]{subsubsection.4.4.2}{Discretization of Loop Filter}{subsection.4.4}% 59
\BOOKMARK [3][-]{subsubsection.4.4.3}{Optimal Filter Selection \(Noisy BBPD\)}{subsection.4.4}% 60
\BOOKMARK [3][-]{subsubsection.4.4.4}{Emergent Bang-Bang PLL Phase Noise}{subsection.4.4}% 61
\BOOKMARK [3][-]{subsubsection.4.4.5}{Choice of Optimization Strategy}{subsection.4.4}% 62
\BOOKMARK [3][-]{subsubsection.4.4.6}{Filter Design for Synchronous counter}{subsection.4.4}% 63
\BOOKMARK [3][-]{subsubsection.4.4.7}{PI-controller phase margin}{subsection.4.4}% 64
\BOOKMARK [3][-]{subsubsection.4.4.8}{Loop Filter Implementation}{subsection.4.4}% 65
\BOOKMARK [2][-]{subsection.4.5}{CDAC - Fine Range}{section.4}% 66
\BOOKMARK [3][-]{subsubsection.4.5.1}{Circuit}{subsection.4.5}% 67
\BOOKMARK [2][-]{subsection.4.6}{CDAC - Medium Range}{section.4}% 68
\BOOKMARK [3][-]{subsubsection.4.6.1}{Circuit}{subsection.4.6}% 69
\BOOKMARK [2][-]{subsection.4.7}{Output buffer}{section.4}% 70
\BOOKMARK [3][-]{subsubsection.4.7.1}{Circuit}{subsection.4.7}% 71
\BOOKMARK [2][-]{subsection.4.8}{Synchronous Counter Phase Detector}{section.4}% 72
\BOOKMARK [3][-]{subsubsection.4.8.1}{Implementation}{subsection.4.8}% 73
\BOOKMARK [2][-]{subsection.4.9}{Control and Calibration Logic}{section.4}% 74
\BOOKMARK [2][-]{subsection.4.10}{Level Shifter}{section.4}% 75
\BOOKMARK [3][-]{subsubsection.4.10.1}{Circuit}{subsection.4.10}% 76
\BOOKMARK [3][-]{subsubsection.4.10.2}{Behavioral Verification of PLL Design}{subsection.4.10}% 77
\BOOKMARK [1][-]{section.5}{Results}{}% 78
\BOOKMARK [2][-]{subsection.5.1}{Power breakdown}{section.5}% 79
\BOOKMARK [2][-]{subsection.5.2}{Area Breakdown}{section.5}% 80
\BOOKMARK [2][-]{subsection.5.3}{Phase Noise}{section.5}% 81
\BOOKMARK [2][-]{subsection.5.4}{Start-up Transient}{section.5}% 82
\BOOKMARK [2][-]{subsection.5.5}{Voltage Controlled Oscillator}{section.5}% 83
\BOOKMARK [3][-]{subsubsection.5.5.1}{Phase Noise}{subsection.5.5}% 84
\BOOKMARK [3][-]{subsubsection.5.5.2}{Frequency}{subsection.5.5}% 85
\BOOKMARK [3][-]{subsubsection.5.5.3}{Tuning}{subsection.5.5}% 86
\BOOKMARK [3][-]{subsubsection.5.5.4}{Waveforms}{subsection.5.5}% 87
\BOOKMARK [2][-]{subsection.5.6}{10b CDAC}{section.5}% 88
\BOOKMARK [2][-]{subsection.5.7}{3b CDAC}{section.5}% 89
\BOOKMARK [2][-]{subsection.5.8}{Bang-bang phase detector}{section.5}% 90
\BOOKMARK [2][-]{subsection.5.9}{Loop filter }{section.5}% 91
\BOOKMARK [3][-]{subsubsection.5.9.1}{Optimal Paramters}{subsection.5.9}% 92
\BOOKMARK [3][-]{subsubsection.5.9.2}{Digital Implementation Parameters}{subsection.5.9}% 93
\BOOKMARK [2][-]{subsection.5.10}{Logic}{section.5}% 94
\BOOKMARK [1][-]{section.6}{Discussion}{}% 95
\BOOKMARK [2][-]{subsection.6.1}{Performance Limit for Ring Oscillator BBPD PLLs with PI-controllers}{section.6}% 96
\BOOKMARK [2][-]{subsection.6.2}{State of art}{section.6}% 97
\BOOKMARK [2][-]{subsection.6.3}{Areas of improvement}{section.6}% 98
\BOOKMARK [3][-]{subsubsection.6.3.1}{LC Oscillator}{subsection.6.3}% 99
\BOOKMARK [3][-]{subsubsection.6.3.2}{Coarse calibration}{subsection.6.3}% 100
\BOOKMARK [3][-]{subsubsection.6.3.3}{Subharmonic oscillator}{subsection.6.3}% 101
\BOOKMARK [3][-]{subsubsection.6.3.4}{CDAC switching noise}{subsection.6.3}% 102
\BOOKMARK [3][-]{subsubsection.6.3.5}{Ignored Flicker Noise}{subsection.6.3}% 103
\BOOKMARK [1][-]{section.7}{Conclusion}{}% 104
\BOOKMARK [1][-]{appendix.A}{Layout}{}% 105
\BOOKMARK [2][-]{subsection.A.1}{Ring Oscillator}{appendix.A}% 106
\BOOKMARK [3][-]{subsubsection.A.1.1}{Full oscillator layout}{subsection.A.1}% 107
\BOOKMARK [3][-]{subsubsection.A.1.2}{Pseudodifferential inverter delay cell}{subsection.A.1}% 108
\BOOKMARK [3][-]{subsubsection.A.1.3}{Capaitor tuning bank}{subsection.A.1}% 109
\BOOKMARK [2][-]{subsection.A.2}{10b CDAC}{appendix.A}% 110
\BOOKMARK [3][-]{subsubsection.A.2.1}{Full CDAC Layout}{subsection.A.2}% 111
\BOOKMARK [3][-]{subsubsection.A.2.2}{64 unit capacitor sub-bank}{subsection.A.2}% 112
\BOOKMARK [2][-]{subsection.A.3}{CDAC unit switch}{appendix.A}% 113
\BOOKMARK [2][-]{subsection.A.4}{3b CDAC}{appendix.A}% 114
\BOOKMARK [2][-]{subsection.A.5}{Buffer}{appendix.A}% 115
\BOOKMARK [2][-]{subsection.A.6}{BBPD}{appendix.A}% 116
\BOOKMARK [2][-]{subsection.A.7}{SPNR Logic}{appendix.A}% 117
\BOOKMARK [1][-]{appendix.B}{Estimating PSD with Autoregressive Model}{}% 118
