

================================================================
== Vitis HLS Report for 'forward_output_layer_128_1_s'
================================================================
* Date:           Wed Nov 19 15:48:35 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.599 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  0.650 us|  0.650 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 131
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.58>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i15 %x, i64 0, i64 0" [./components.h:57]   --->   Operation 132 'getelementptr' 'x_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [2/2] (0.58ns)   --->   "%x_load = load i7 %x_addr" [./components.h:81]   --->   Operation 133 'load' 'x_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_1 : Operation 134 [2/2] (0.58ns)   --->   "%P_L1_W_0_load = load i16 0" [./components.h:81]   --->   Operation 134 'load' 'P_L1_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 135 [1/2] (0.58ns)   --->   "%x_load = load i7 %x_addr" [./components.h:81]   --->   Operation 135 'load' 'x_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_2 : Operation 136 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load, i15 0" [./components.h:67]   --->   Operation 136 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i15 %x, i64 0, i64 1" [./components.h:67]   --->   Operation 137 'getelementptr' 'x_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (0.58ns)   --->   "%x_load_1 = load i7 %x_addr_1" [./components.h:81]   --->   Operation 138 'load' 'x_load_1' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_2 : Operation 139 [1/2] (0.58ns)   --->   "%P_L1_W_0_load = load i16 0" [./components.h:81]   --->   Operation 139 'load' 'P_L1_W_0_load' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 140 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_1 = load i16 1" [./components.h:81]   --->   Operation 140 'load' 'P_L1_W_0_load_1' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 3 <SV = 2> <Delay = 3.59>
ST_3 : Operation 141 [1/2] (0.58ns)   --->   "%x_load_1 = load i7 %x_addr_1" [./components.h:81]   --->   Operation 141 'load' 'x_load_1' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_3 : Operation 142 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_1, i15 1" [./components.h:67]   --->   Operation 142 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i15 %x, i64 0, i64 2" [./components.h:67]   --->   Operation 143 'getelementptr' 'x_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [2/2] (0.58ns)   --->   "%x_load_2 = load i7 %x_addr_2" [./components.h:81]   --->   Operation 144 'load' 'x_load_2' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%z_o = load i16 %P_L1_b_102" [./components.h:76]   --->   Operation 145 'load' 'z_o' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i16 %P_L1_W_0_load" [./components.h:81]   --->   Operation 146 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln81_128 = zext i15 %x_load" [./components.h:81]   --->   Operation 147 'zext' 'zext_ln81_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.94ns)   --->   "%mul_ln81 = mul i31 %sext_ln81, i31 %zext_ln81_128" [./components.h:81]   --->   Operation 148 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %z_o, i10 0" [./components.h:81]   --->   Operation 149 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i26 %shl_ln" [./components.h:81]   --->   Operation 150 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln81_2 = sext i31 %mul_ln81" [./components.h:81]   --->   Operation 151 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.87ns)   --->   "%add_ln81 = add i32 %sext_ln81_1, i32 %sext_ln81_2" [./components.h:81]   --->   Operation 152 'add' 'add_ln81' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 31" [./components.h:81]   --->   Operation 153 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node z_o_5)   --->   "%z_o_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81, i32 10, i32 25" [./components.h:81]   --->   Operation 154 'partselect' 'z_o_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node z_o_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81, i32 9" [./components.h:81]   --->   Operation 155 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %mul_ln81" [./components.h:81]   --->   Operation 156 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.71ns)   --->   "%icmp_ln81 = icmp_ne  i9 %trunc_ln81, i9 0" [./components.h:81]   --->   Operation 157 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node z_o_5)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 10" [./components.h:81]   --->   Operation 158 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node z_o_5)   --->   "%or_ln81 = or i1 %tmp_8, i1 %icmp_ln81" [./components.h:81]   --->   Operation 159 'or' 'or_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node z_o_5)   --->   "%and_ln81 = and i1 %or_ln81, i1 %tmp_6" [./components.h:81]   --->   Operation 160 'and' 'and_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node z_o_5)   --->   "%zext_ln81 = zext i1 %and_ln81" [./components.h:81]   --->   Operation 161 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_5 = add i16 %z_o_4, i16 %zext_ln81" [./components.h:81]   --->   Operation 162 'add' 'z_o_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_5, i32 15" [./components.h:81]   --->   Operation 163 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81, i32 27, i32 31" [./components.h:81]   --->   Operation 164 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.70ns)   --->   "%icmp_ln81_1 = icmp_eq  i5 %tmp_s, i5 31" [./components.h:81]   --->   Operation 165 'icmp' 'icmp_ln81_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81, i32 26, i32 31" [./components.h:81]   --->   Operation 166 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.70ns)   --->   "%icmp_ln81_2 = icmp_eq  i6 %tmp_1, i6 63" [./components.h:81]   --->   Operation 167 'icmp' 'icmp_ln81_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.70ns)   --->   "%icmp_ln81_3 = icmp_eq  i6 %tmp_1, i6 0" [./components.h:81]   --->   Operation 168 'icmp' 'icmp_ln81_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_1 = load i16 1" [./components.h:81]   --->   Operation 169 'load' 'P_L1_W_0_load_1' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_3 : Operation 170 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_2 = load i16 2" [./components.h:81]   --->   Operation 170 'load' 'P_L1_W_0_load_2' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 3.59>
ST_4 : Operation 171 [1/2] (0.58ns)   --->   "%x_load_2 = load i7 %x_addr_2" [./components.h:81]   --->   Operation 171 'load' 'x_load_2' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_4 : Operation 172 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_2, i15 2" [./components.h:67]   --->   Operation 172 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i15 %x, i64 0, i64 3" [./components.h:67]   --->   Operation 173 'getelementptr' 'x_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [2/2] (0.58ns)   --->   "%x_load_3 = load i7 %x_addr_3" [./components.h:81]   --->   Operation 174 'load' 'x_load_3' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 25" [./components.h:81]   --->   Operation 175 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_1)   --->   "%xor_ln81 = xor i1 %tmp_9, i1 1" [./components.h:81]   --->   Operation 176 'xor' 'xor_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_1 = and i1 %tmp_7, i1 %xor_ln81" [./components.h:81]   --->   Operation 177 'and' 'and_ln81_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_5)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81, i32 26" [./components.h:81]   --->   Operation 178 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_4)   --->   "%select_ln81 = select i1 %and_ln81_1, i1 %icmp_ln81_2, i1 %icmp_ln81_3" [./components.h:81]   --->   Operation 179 'select' 'select_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_5)   --->   "%xor_ln81_1 = xor i1 %tmp_10, i1 1" [./components.h:81]   --->   Operation 180 'xor' 'xor_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_5)   --->   "%and_ln81_2 = and i1 %icmp_ln81_1, i1 %xor_ln81_1" [./components.h:81]   --->   Operation 181 'and' 'and_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_5)   --->   "%select_ln81_1 = select i1 %and_ln81_1, i1 %and_ln81_2, i1 %icmp_ln81_2" [./components.h:81]   --->   Operation 182 'select' 'select_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_2)   --->   "%and_ln81_3 = and i1 %and_ln81_1, i1 %icmp_ln81_2" [./components.h:81]   --->   Operation 183 'and' 'and_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_2)   --->   "%xor_ln81_2 = xor i1 %and_ln81_3, i1 1" [./components.h:81]   --->   Operation 184 'xor' 'xor_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_2)   --->   "%empty = and i1 %tmp, i1 %xor_ln81_2" [./components.h:81]   --->   Operation 185 'and' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_4)   --->   "%xor_ln81_3 = xor i1 %select_ln81, i1 1" [./components.h:81]   --->   Operation 186 'xor' 'xor_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_4)   --->   "%or_ln81_1 = or i1 %tmp_9, i1 %xor_ln81_3" [./components.h:81]   --->   Operation 187 'or' 'or_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_4)   --->   "%xor_ln81_4 = xor i1 %tmp, i1 1" [./components.h:81]   --->   Operation 188 'xor' 'xor_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_4 = and i1 %or_ln81_1, i1 %xor_ln81_4" [./components.h:81]   --->   Operation 189 'and' 'and_ln81_4' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_5)   --->   "%and_ln81_5 = and i1 %tmp_9, i1 %select_ln81_1" [./components.h:81]   --->   Operation 190 'and' 'and_ln81_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_5 = xor i1 %and_ln81_5, i1 1" [./components.h:81]   --->   Operation 191 'xor' 'xor_ln81_5' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_2)   --->   "%and_ln81_6 = and i1 %empty, i1 %xor_ln81_5" [./components.h:81]   --->   Operation 192 'and' 'and_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_2 = or i1 %and_ln81_4, i1 %and_ln81_6" [./components.h:81]   --->   Operation 193 'or' 'or_ln81_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln81_3 = sext i16 %P_L1_W_0_load_1" [./components.h:81]   --->   Operation 194 'sext' 'sext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln81_129 = zext i15 %x_load_1" [./components.h:81]   --->   Operation 195 'zext' 'zext_ln81_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.94ns)   --->   "%mul_ln81_1 = mul i31 %sext_ln81_3, i31 %zext_ln81_129" [./components.h:81]   --->   Operation 196 'mul' 'mul_ln81_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%select_ln81_2 = select i1 %and_ln81_4, i16 32767, i16 32768" [./components.h:81]   --->   Operation 197 'select' 'select_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%select_ln81_3 = select i1 %or_ln81_2, i16 %select_ln81_2, i16 %z_o_5" [./components.h:81]   --->   Operation 198 'select' 'select_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%shl_ln81_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_3, i10 0" [./components.h:81]   --->   Operation 199 'bitconcatenate' 'shl_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%sext_ln81_4 = sext i26 %shl_ln81_1" [./components.h:81]   --->   Operation 200 'sext' 'sext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_2)   --->   "%sext_ln81_5 = sext i31 %mul_ln81_1" [./components.h:81]   --->   Operation 201 'sext' 'sext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_2 = add i32 %sext_ln81_4, i32 %sext_ln81_5" [./components.h:81]   --->   Operation 202 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 31" [./components.h:81]   --->   Operation 203 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node z_o_7)   --->   "%z_o_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_2, i32 10, i32 25" [./components.h:81]   --->   Operation 204 'partselect' 'z_o_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node z_o_7)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_1, i32 9" [./components.h:81]   --->   Operation 205 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i31 %mul_ln81_1" [./components.h:81]   --->   Operation 206 'trunc' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.71ns)   --->   "%icmp_ln81_4 = icmp_ne  i9 %trunc_ln81_1, i9 0" [./components.h:81]   --->   Operation 207 'icmp' 'icmp_ln81_4' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node z_o_7)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 10" [./components.h:81]   --->   Operation 208 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node z_o_7)   --->   "%or_ln81_3 = or i1 %tmp_14, i1 %icmp_ln81_4" [./components.h:81]   --->   Operation 209 'or' 'or_ln81_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node z_o_7)   --->   "%and_ln81_7 = and i1 %or_ln81_3, i1 %tmp_12" [./components.h:81]   --->   Operation 210 'and' 'and_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node z_o_7)   --->   "%zext_ln81_1 = zext i1 %and_ln81_7" [./components.h:81]   --->   Operation 211 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_7 = add i16 %z_o_6, i16 %zext_ln81_1" [./components.h:81]   --->   Operation 212 'add' 'z_o_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_7, i32 15" [./components.h:81]   --->   Operation 213 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_2, i32 27, i32 31" [./components.h:81]   --->   Operation 214 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln81_5 = icmp_eq  i5 %tmp_2, i5 31" [./components.h:81]   --->   Operation 215 'icmp' 'icmp_ln81_5' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_2, i32 26, i32 31" [./components.h:81]   --->   Operation 216 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.70ns)   --->   "%icmp_ln81_6 = icmp_eq  i6 %tmp_3, i6 63" [./components.h:81]   --->   Operation 217 'icmp' 'icmp_ln81_6' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.70ns)   --->   "%icmp_ln81_7 = icmp_eq  i6 %tmp_3, i6 0" [./components.h:81]   --->   Operation 218 'icmp' 'icmp_ln81_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_2 = load i16 2" [./components.h:81]   --->   Operation 219 'load' 'P_L1_W_0_load_2' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_4 : Operation 220 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_3 = load i16 3" [./components.h:81]   --->   Operation 220 'load' 'P_L1_W_0_load_3' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 5 <SV = 4> <Delay = 3.59>
ST_5 : Operation 221 [1/2] (0.58ns)   --->   "%x_load_3 = load i7 %x_addr_3" [./components.h:81]   --->   Operation 221 'load' 'x_load_3' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_5 : Operation 222 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_3, i15 3" [./components.h:67]   --->   Operation 222 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i15 %x, i64 0, i64 4" [./components.h:67]   --->   Operation 223 'getelementptr' 'x_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [2/2] (0.58ns)   --->   "%x_load_4 = load i7 %x_addr_4" [./components.h:81]   --->   Operation 224 'load' 'x_load_4' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_5 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_8)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 25" [./components.h:81]   --->   Operation 225 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_8)   --->   "%xor_ln81_6 = xor i1 %tmp_15, i1 1" [./components.h:81]   --->   Operation 226 'xor' 'xor_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_8 = and i1 %tmp_13, i1 %xor_ln81_6" [./components.h:81]   --->   Operation 227 'and' 'and_ln81_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_11)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_2, i32 26" [./components.h:81]   --->   Operation 228 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_11)   --->   "%select_ln81_4 = select i1 %and_ln81_8, i1 %icmp_ln81_6, i1 %icmp_ln81_7" [./components.h:81]   --->   Operation 229 'select' 'select_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_11)   --->   "%xor_ln81_7 = xor i1 %tmp_16, i1 1" [./components.h:81]   --->   Operation 230 'xor' 'xor_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_11)   --->   "%and_ln81_9 = and i1 %icmp_ln81_5, i1 %xor_ln81_7" [./components.h:81]   --->   Operation 231 'and' 'and_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_11)   --->   "%select_ln81_5 = select i1 %and_ln81_8, i1 %and_ln81_9, i1 %icmp_ln81_6" [./components.h:81]   --->   Operation 232 'select' 'select_ln81_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_5)   --->   "%and_ln81_10 = and i1 %and_ln81_8, i1 %icmp_ln81_6" [./components.h:81]   --->   Operation 233 'and' 'and_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_5)   --->   "%xor_ln81_8 = xor i1 %and_ln81_10, i1 1" [./components.h:81]   --->   Operation 234 'xor' 'xor_ln81_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_5)   --->   "%empty_13 = and i1 %tmp_11, i1 %xor_ln81_8" [./components.h:81]   --->   Operation 235 'and' 'empty_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_11)   --->   "%xor_ln81_9 = xor i1 %select_ln81_4, i1 1" [./components.h:81]   --->   Operation 236 'xor' 'xor_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_11)   --->   "%or_ln81_4 = or i1 %tmp_15, i1 %xor_ln81_9" [./components.h:81]   --->   Operation 237 'or' 'or_ln81_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_11)   --->   "%xor_ln81_10 = xor i1 %tmp_11, i1 1" [./components.h:81]   --->   Operation 238 'xor' 'xor_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_11 = and i1 %or_ln81_4, i1 %xor_ln81_10" [./components.h:81]   --->   Operation 239 'and' 'and_ln81_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_11)   --->   "%and_ln81_12 = and i1 %tmp_15, i1 %select_ln81_5" [./components.h:81]   --->   Operation 240 'and' 'and_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_11 = xor i1 %and_ln81_12, i1 1" [./components.h:81]   --->   Operation 241 'xor' 'xor_ln81_11' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_5)   --->   "%and_ln81_13 = and i1 %empty_13, i1 %xor_ln81_11" [./components.h:81]   --->   Operation 242 'and' 'and_ln81_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_5 = or i1 %and_ln81_11, i1 %and_ln81_13" [./components.h:81]   --->   Operation 243 'or' 'or_ln81_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln81_6 = sext i16 %P_L1_W_0_load_2" [./components.h:81]   --->   Operation 244 'sext' 'sext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln81_130 = zext i15 %x_load_2" [./components.h:81]   --->   Operation 245 'zext' 'zext_ln81_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln81_2 = mul i31 %sext_ln81_6, i31 %zext_ln81_130" [./components.h:81]   --->   Operation 246 'mul' 'mul_ln81_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%select_ln81_6 = select i1 %and_ln81_11, i16 32767, i16 32768" [./components.h:81]   --->   Operation 247 'select' 'select_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%select_ln81_7 = select i1 %or_ln81_5, i16 %select_ln81_6, i16 %z_o_7" [./components.h:81]   --->   Operation 248 'select' 'select_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%shl_ln81_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_7, i10 0" [./components.h:81]   --->   Operation 249 'bitconcatenate' 'shl_ln81_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%sext_ln81_7 = sext i26 %shl_ln81_2" [./components.h:81]   --->   Operation 250 'sext' 'sext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_4)   --->   "%sext_ln81_8 = sext i31 %mul_ln81_2" [./components.h:81]   --->   Operation 251 'sext' 'sext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_4 = add i32 %sext_ln81_7, i32 %sext_ln81_8" [./components.h:81]   --->   Operation 252 'add' 'add_ln81_4' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 31" [./components.h:81]   --->   Operation 253 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node z_o_9)   --->   "%z_o_8 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_4, i32 10, i32 25" [./components.h:81]   --->   Operation 254 'partselect' 'z_o_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node z_o_9)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_2, i32 9" [./components.h:81]   --->   Operation 255 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = trunc i31 %mul_ln81_2" [./components.h:81]   --->   Operation 256 'trunc' 'trunc_ln81_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.71ns)   --->   "%icmp_ln81_8 = icmp_ne  i9 %trunc_ln81_2, i9 0" [./components.h:81]   --->   Operation 257 'icmp' 'icmp_ln81_8' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node z_o_9)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 10" [./components.h:81]   --->   Operation 258 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node z_o_9)   --->   "%or_ln81_6 = or i1 %tmp_20, i1 %icmp_ln81_8" [./components.h:81]   --->   Operation 259 'or' 'or_ln81_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node z_o_9)   --->   "%and_ln81_14 = and i1 %or_ln81_6, i1 %tmp_18" [./components.h:81]   --->   Operation 260 'and' 'and_ln81_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node z_o_9)   --->   "%zext_ln81_2 = zext i1 %and_ln81_14" [./components.h:81]   --->   Operation 261 'zext' 'zext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_9 = add i16 %z_o_8, i16 %zext_ln81_2" [./components.h:81]   --->   Operation 262 'add' 'z_o_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_9, i32 15" [./components.h:81]   --->   Operation 263 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_4, i32 27, i32 31" [./components.h:81]   --->   Operation 264 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln81_9 = icmp_eq  i5 %tmp_4, i5 31" [./components.h:81]   --->   Operation 265 'icmp' 'icmp_ln81_9' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_4, i32 26, i32 31" [./components.h:81]   --->   Operation 266 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.70ns)   --->   "%icmp_ln81_10 = icmp_eq  i6 %tmp_5, i6 63" [./components.h:81]   --->   Operation 267 'icmp' 'icmp_ln81_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.70ns)   --->   "%icmp_ln81_11 = icmp_eq  i6 %tmp_5, i6 0" [./components.h:81]   --->   Operation 268 'icmp' 'icmp_ln81_11' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_3 = load i16 3" [./components.h:81]   --->   Operation 269 'load' 'P_L1_W_0_load_3' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_5 : Operation 270 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_4 = load i16 4" [./components.h:81]   --->   Operation 270 'load' 'P_L1_W_0_load_4' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 271 [1/2] (0.58ns)   --->   "%x_load_4 = load i7 %x_addr_4" [./components.h:81]   --->   Operation 271 'load' 'x_load_4' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_6 : Operation 272 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_4, i15 4" [./components.h:67]   --->   Operation 272 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i15 %x, i64 0, i64 5" [./components.h:67]   --->   Operation 273 'getelementptr' 'x_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [2/2] (0.58ns)   --->   "%x_load_5 = load i7 %x_addr_5" [./components.h:81]   --->   Operation 274 'load' 'x_load_5' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_6 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_15)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 25" [./components.h:81]   --->   Operation 275 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_15)   --->   "%xor_ln81_12 = xor i1 %tmp_21, i1 1" [./components.h:81]   --->   Operation 276 'xor' 'xor_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_15 = and i1 %tmp_19, i1 %xor_ln81_12" [./components.h:81]   --->   Operation 277 'and' 'and_ln81_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_17)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_4, i32 26" [./components.h:81]   --->   Operation 278 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_18)   --->   "%select_ln81_8 = select i1 %and_ln81_15, i1 %icmp_ln81_10, i1 %icmp_ln81_11" [./components.h:81]   --->   Operation 279 'select' 'select_ln81_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_17)   --->   "%xor_ln81_13 = xor i1 %tmp_22, i1 1" [./components.h:81]   --->   Operation 280 'xor' 'xor_ln81_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_17)   --->   "%and_ln81_16 = and i1 %icmp_ln81_9, i1 %xor_ln81_13" [./components.h:81]   --->   Operation 281 'and' 'and_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_17)   --->   "%select_ln81_9 = select i1 %and_ln81_15, i1 %and_ln81_16, i1 %icmp_ln81_10" [./components.h:81]   --->   Operation 282 'select' 'select_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_8)   --->   "%and_ln81_17 = and i1 %and_ln81_15, i1 %icmp_ln81_10" [./components.h:81]   --->   Operation 283 'and' 'and_ln81_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_8)   --->   "%xor_ln81_14 = xor i1 %and_ln81_17, i1 1" [./components.h:81]   --->   Operation 284 'xor' 'xor_ln81_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_8)   --->   "%empty_14 = and i1 %tmp_17, i1 %xor_ln81_14" [./components.h:81]   --->   Operation 285 'and' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_18)   --->   "%xor_ln81_15 = xor i1 %select_ln81_8, i1 1" [./components.h:81]   --->   Operation 286 'xor' 'xor_ln81_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_18)   --->   "%or_ln81_7 = or i1 %tmp_21, i1 %xor_ln81_15" [./components.h:81]   --->   Operation 287 'or' 'or_ln81_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_18)   --->   "%xor_ln81_16 = xor i1 %tmp_17, i1 1" [./components.h:81]   --->   Operation 288 'xor' 'xor_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_18 = and i1 %or_ln81_7, i1 %xor_ln81_16" [./components.h:81]   --->   Operation 289 'and' 'and_ln81_18' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_17)   --->   "%and_ln81_19 = and i1 %tmp_21, i1 %select_ln81_9" [./components.h:81]   --->   Operation 290 'and' 'and_ln81_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_17 = xor i1 %and_ln81_19, i1 1" [./components.h:81]   --->   Operation 291 'xor' 'xor_ln81_17' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_8)   --->   "%and_ln81_20 = and i1 %empty_14, i1 %xor_ln81_17" [./components.h:81]   --->   Operation 292 'and' 'and_ln81_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_8 = or i1 %and_ln81_18, i1 %and_ln81_20" [./components.h:81]   --->   Operation 293 'or' 'or_ln81_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln81_9 = sext i16 %P_L1_W_0_load_3" [./components.h:81]   --->   Operation 294 'sext' 'sext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln81_131 = zext i15 %x_load_3" [./components.h:81]   --->   Operation 295 'zext' 'zext_ln81_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (1.94ns)   --->   "%mul_ln81_3 = mul i31 %sext_ln81_9, i31 %zext_ln81_131" [./components.h:81]   --->   Operation 296 'mul' 'mul_ln81_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%select_ln81_10 = select i1 %and_ln81_18, i16 32767, i16 32768" [./components.h:81]   --->   Operation 297 'select' 'select_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%select_ln81_11 = select i1 %or_ln81_8, i16 %select_ln81_10, i16 %z_o_9" [./components.h:81]   --->   Operation 298 'select' 'select_ln81_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%shl_ln81_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_11, i10 0" [./components.h:81]   --->   Operation 299 'bitconcatenate' 'shl_ln81_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%sext_ln81_10 = sext i26 %shl_ln81_3" [./components.h:81]   --->   Operation 300 'sext' 'sext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_6)   --->   "%sext_ln81_11 = sext i31 %mul_ln81_3" [./components.h:81]   --->   Operation 301 'sext' 'sext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_6 = add i32 %sext_ln81_10, i32 %sext_ln81_11" [./components.h:81]   --->   Operation 302 'add' 'add_ln81_6' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 31" [./components.h:81]   --->   Operation 303 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node z_o_11)   --->   "%z_o_10 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_6, i32 10, i32 25" [./components.h:81]   --->   Operation 304 'partselect' 'z_o_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node z_o_11)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_3, i32 9" [./components.h:81]   --->   Operation 305 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln81_3 = trunc i31 %mul_ln81_3" [./components.h:81]   --->   Operation 306 'trunc' 'trunc_ln81_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.71ns)   --->   "%icmp_ln81_12 = icmp_ne  i9 %trunc_ln81_3, i9 0" [./components.h:81]   --->   Operation 307 'icmp' 'icmp_ln81_12' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node z_o_11)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 10" [./components.h:81]   --->   Operation 308 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node z_o_11)   --->   "%or_ln81_9 = or i1 %tmp_26, i1 %icmp_ln81_12" [./components.h:81]   --->   Operation 309 'or' 'or_ln81_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node z_o_11)   --->   "%and_ln81_21 = and i1 %or_ln81_9, i1 %tmp_24" [./components.h:81]   --->   Operation 310 'and' 'and_ln81_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node z_o_11)   --->   "%zext_ln81_3 = zext i1 %and_ln81_21" [./components.h:81]   --->   Operation 311 'zext' 'zext_ln81_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_11 = add i16 %z_o_10, i16 %zext_ln81_3" [./components.h:81]   --->   Operation 312 'add' 'z_o_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_11, i32 15" [./components.h:81]   --->   Operation 313 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_6, i32 27, i32 31" [./components.h:81]   --->   Operation 314 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.70ns)   --->   "%icmp_ln81_13 = icmp_eq  i5 %tmp_29, i5 31" [./components.h:81]   --->   Operation 315 'icmp' 'icmp_ln81_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_6, i32 26, i32 31" [./components.h:81]   --->   Operation 316 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.70ns)   --->   "%icmp_ln81_14 = icmp_eq  i6 %tmp_30, i6 63" [./components.h:81]   --->   Operation 317 'icmp' 'icmp_ln81_14' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/1] (0.70ns)   --->   "%icmp_ln81_15 = icmp_eq  i6 %tmp_30, i6 0" [./components.h:81]   --->   Operation 318 'icmp' 'icmp_ln81_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_4 = load i16 4" [./components.h:81]   --->   Operation 319 'load' 'P_L1_W_0_load_4' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_6 : Operation 320 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_5 = load i16 5" [./components.h:81]   --->   Operation 320 'load' 'P_L1_W_0_load_5' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 3.59>
ST_7 : Operation 321 [1/2] (0.58ns)   --->   "%x_load_5 = load i7 %x_addr_5" [./components.h:81]   --->   Operation 321 'load' 'x_load_5' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_7 : Operation 322 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_5, i15 5" [./components.h:67]   --->   Operation 322 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr i15 %x, i64 0, i64 6" [./components.h:67]   --->   Operation 323 'getelementptr' 'x_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [2/2] (0.58ns)   --->   "%x_load_6 = load i7 %x_addr_6" [./components.h:81]   --->   Operation 324 'load' 'x_load_6' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_7 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_22)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 25" [./components.h:81]   --->   Operation 325 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_22)   --->   "%xor_ln81_18 = xor i1 %tmp_27, i1 1" [./components.h:81]   --->   Operation 326 'xor' 'xor_ln81_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_22 = and i1 %tmp_25, i1 %xor_ln81_18" [./components.h:81]   --->   Operation 327 'and' 'and_ln81_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_23)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_6, i32 26" [./components.h:81]   --->   Operation 328 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_25)   --->   "%select_ln81_12 = select i1 %and_ln81_22, i1 %icmp_ln81_14, i1 %icmp_ln81_15" [./components.h:81]   --->   Operation 329 'select' 'select_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_23)   --->   "%xor_ln81_19 = xor i1 %tmp_28, i1 1" [./components.h:81]   --->   Operation 330 'xor' 'xor_ln81_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_23)   --->   "%and_ln81_23 = and i1 %icmp_ln81_13, i1 %xor_ln81_19" [./components.h:81]   --->   Operation 331 'and' 'and_ln81_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_23)   --->   "%select_ln81_13 = select i1 %and_ln81_22, i1 %and_ln81_23, i1 %icmp_ln81_14" [./components.h:81]   --->   Operation 332 'select' 'select_ln81_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_11)   --->   "%and_ln81_24 = and i1 %and_ln81_22, i1 %icmp_ln81_14" [./components.h:81]   --->   Operation 333 'and' 'and_ln81_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_11)   --->   "%xor_ln81_20 = xor i1 %and_ln81_24, i1 1" [./components.h:81]   --->   Operation 334 'xor' 'xor_ln81_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_11)   --->   "%empty_15 = and i1 %tmp_23, i1 %xor_ln81_20" [./components.h:81]   --->   Operation 335 'and' 'empty_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_25)   --->   "%xor_ln81_21 = xor i1 %select_ln81_12, i1 1" [./components.h:81]   --->   Operation 336 'xor' 'xor_ln81_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_25)   --->   "%or_ln81_10 = or i1 %tmp_27, i1 %xor_ln81_21" [./components.h:81]   --->   Operation 337 'or' 'or_ln81_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_25)   --->   "%xor_ln81_22 = xor i1 %tmp_23, i1 1" [./components.h:81]   --->   Operation 338 'xor' 'xor_ln81_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_25 = and i1 %or_ln81_10, i1 %xor_ln81_22" [./components.h:81]   --->   Operation 339 'and' 'and_ln81_25' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_23)   --->   "%and_ln81_26 = and i1 %tmp_27, i1 %select_ln81_13" [./components.h:81]   --->   Operation 340 'and' 'and_ln81_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_23 = xor i1 %and_ln81_26, i1 1" [./components.h:81]   --->   Operation 341 'xor' 'xor_ln81_23' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_11)   --->   "%and_ln81_27 = and i1 %empty_15, i1 %xor_ln81_23" [./components.h:81]   --->   Operation 342 'and' 'and_ln81_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_11 = or i1 %and_ln81_25, i1 %and_ln81_27" [./components.h:81]   --->   Operation 343 'or' 'or_ln81_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln81_12 = sext i16 %P_L1_W_0_load_4" [./components.h:81]   --->   Operation 344 'sext' 'sext_ln81_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln81_132 = zext i15 %x_load_4" [./components.h:81]   --->   Operation 345 'zext' 'zext_ln81_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 346 [1/1] (1.94ns)   --->   "%mul_ln81_4 = mul i31 %sext_ln81_12, i31 %zext_ln81_132" [./components.h:81]   --->   Operation 346 'mul' 'mul_ln81_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_8)   --->   "%select_ln81_14 = select i1 %and_ln81_25, i16 32767, i16 32768" [./components.h:81]   --->   Operation 347 'select' 'select_ln81_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_8)   --->   "%select_ln81_15 = select i1 %or_ln81_11, i16 %select_ln81_14, i16 %z_o_11" [./components.h:81]   --->   Operation 348 'select' 'select_ln81_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_8)   --->   "%shl_ln81_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_15, i10 0" [./components.h:81]   --->   Operation 349 'bitconcatenate' 'shl_ln81_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_8)   --->   "%sext_ln81_13 = sext i26 %shl_ln81_4" [./components.h:81]   --->   Operation 350 'sext' 'sext_ln81_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_8)   --->   "%sext_ln81_14 = sext i31 %mul_ln81_4" [./components.h:81]   --->   Operation 351 'sext' 'sext_ln81_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 352 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_8 = add i32 %sext_ln81_13, i32 %sext_ln81_14" [./components.h:81]   --->   Operation 352 'add' 'add_ln81_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 31" [./components.h:81]   --->   Operation 353 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node z_o_13)   --->   "%z_o_12 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_8, i32 10, i32 25" [./components.h:81]   --->   Operation 354 'partselect' 'z_o_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node z_o_13)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_4, i32 9" [./components.h:81]   --->   Operation 355 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln81_4 = trunc i31 %mul_ln81_4" [./components.h:81]   --->   Operation 356 'trunc' 'trunc_ln81_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (0.71ns)   --->   "%icmp_ln81_16 = icmp_ne  i9 %trunc_ln81_4, i9 0" [./components.h:81]   --->   Operation 357 'icmp' 'icmp_ln81_16' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node z_o_13)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 10" [./components.h:81]   --->   Operation 358 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node z_o_13)   --->   "%or_ln81_12 = or i1 %tmp_34, i1 %icmp_ln81_16" [./components.h:81]   --->   Operation 359 'or' 'or_ln81_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node z_o_13)   --->   "%and_ln81_28 = and i1 %or_ln81_12, i1 %tmp_32" [./components.h:81]   --->   Operation 360 'and' 'and_ln81_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node z_o_13)   --->   "%zext_ln81_4 = zext i1 %and_ln81_28" [./components.h:81]   --->   Operation 361 'zext' 'zext_ln81_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 362 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_13 = add i16 %z_o_12, i16 %zext_ln81_4" [./components.h:81]   --->   Operation 362 'add' 'z_o_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_13, i32 15" [./components.h:81]   --->   Operation 363 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_8, i32 27, i32 31" [./components.h:81]   --->   Operation 364 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 365 [1/1] (0.70ns)   --->   "%icmp_ln81_17 = icmp_eq  i5 %tmp_37, i5 31" [./components.h:81]   --->   Operation 365 'icmp' 'icmp_ln81_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_8, i32 26, i32 31" [./components.h:81]   --->   Operation 366 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 367 [1/1] (0.70ns)   --->   "%icmp_ln81_18 = icmp_eq  i6 %tmp_38, i6 63" [./components.h:81]   --->   Operation 367 'icmp' 'icmp_ln81_18' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln81_19 = icmp_eq  i6 %tmp_38, i6 0" [./components.h:81]   --->   Operation 368 'icmp' 'icmp_ln81_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 369 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_5 = load i16 5" [./components.h:81]   --->   Operation 369 'load' 'P_L1_W_0_load_5' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 370 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_6 = load i16 6" [./components.h:81]   --->   Operation 370 'load' 'P_L1_W_0_load_6' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 3.59>
ST_8 : Operation 371 [1/2] (0.58ns)   --->   "%x_load_6 = load i7 %x_addr_6" [./components.h:81]   --->   Operation 371 'load' 'x_load_6' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_8 : Operation 372 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_6, i15 6" [./components.h:67]   --->   Operation 372 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_8 : Operation 373 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i15 %x, i64 0, i64 7" [./components.h:67]   --->   Operation 373 'getelementptr' 'x_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 374 [2/2] (0.58ns)   --->   "%x_load_7 = load i7 %x_addr_7" [./components.h:81]   --->   Operation 374 'load' 'x_load_7' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_8 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_29)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 25" [./components.h:81]   --->   Operation 375 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_29)   --->   "%xor_ln81_24 = xor i1 %tmp_35, i1 1" [./components.h:81]   --->   Operation 376 'xor' 'xor_ln81_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_29 = and i1 %tmp_33, i1 %xor_ln81_24" [./components.h:81]   --->   Operation 377 'and' 'and_ln81_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_29)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_8, i32 26" [./components.h:81]   --->   Operation 378 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_32)   --->   "%select_ln81_16 = select i1 %and_ln81_29, i1 %icmp_ln81_18, i1 %icmp_ln81_19" [./components.h:81]   --->   Operation 379 'select' 'select_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_29)   --->   "%xor_ln81_25 = xor i1 %tmp_36, i1 1" [./components.h:81]   --->   Operation 380 'xor' 'xor_ln81_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_29)   --->   "%and_ln81_30 = and i1 %icmp_ln81_17, i1 %xor_ln81_25" [./components.h:81]   --->   Operation 381 'and' 'and_ln81_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_29)   --->   "%select_ln81_17 = select i1 %and_ln81_29, i1 %and_ln81_30, i1 %icmp_ln81_18" [./components.h:81]   --->   Operation 382 'select' 'select_ln81_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_14)   --->   "%and_ln81_31 = and i1 %and_ln81_29, i1 %icmp_ln81_18" [./components.h:81]   --->   Operation 383 'and' 'and_ln81_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_14)   --->   "%xor_ln81_26 = xor i1 %and_ln81_31, i1 1" [./components.h:81]   --->   Operation 384 'xor' 'xor_ln81_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_14)   --->   "%empty_16 = and i1 %tmp_31, i1 %xor_ln81_26" [./components.h:81]   --->   Operation 385 'and' 'empty_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_32)   --->   "%xor_ln81_27 = xor i1 %select_ln81_16, i1 1" [./components.h:81]   --->   Operation 386 'xor' 'xor_ln81_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_32)   --->   "%or_ln81_13 = or i1 %tmp_35, i1 %xor_ln81_27" [./components.h:81]   --->   Operation 387 'or' 'or_ln81_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_32)   --->   "%xor_ln81_28 = xor i1 %tmp_31, i1 1" [./components.h:81]   --->   Operation 388 'xor' 'xor_ln81_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_32 = and i1 %or_ln81_13, i1 %xor_ln81_28" [./components.h:81]   --->   Operation 389 'and' 'and_ln81_32' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_29)   --->   "%and_ln81_33 = and i1 %tmp_35, i1 %select_ln81_17" [./components.h:81]   --->   Operation 390 'and' 'and_ln81_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 391 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_29 = xor i1 %and_ln81_33, i1 1" [./components.h:81]   --->   Operation 391 'xor' 'xor_ln81_29' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_14)   --->   "%and_ln81_34 = and i1 %empty_16, i1 %xor_ln81_29" [./components.h:81]   --->   Operation 392 'and' 'and_ln81_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_14 = or i1 %and_ln81_32, i1 %and_ln81_34" [./components.h:81]   --->   Operation 393 'or' 'or_ln81_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln81_15 = sext i16 %P_L1_W_0_load_5" [./components.h:81]   --->   Operation 394 'sext' 'sext_ln81_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln81_133 = zext i15 %x_load_5" [./components.h:81]   --->   Operation 395 'zext' 'zext_ln81_133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (1.94ns)   --->   "%mul_ln81_5 = mul i31 %sext_ln81_15, i31 %zext_ln81_133" [./components.h:81]   --->   Operation 396 'mul' 'mul_ln81_5' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_10)   --->   "%select_ln81_18 = select i1 %and_ln81_32, i16 32767, i16 32768" [./components.h:81]   --->   Operation 397 'select' 'select_ln81_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_10)   --->   "%select_ln81_19 = select i1 %or_ln81_14, i16 %select_ln81_18, i16 %z_o_13" [./components.h:81]   --->   Operation 398 'select' 'select_ln81_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_10)   --->   "%shl_ln81_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_19, i10 0" [./components.h:81]   --->   Operation 399 'bitconcatenate' 'shl_ln81_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_10)   --->   "%sext_ln81_16 = sext i26 %shl_ln81_5" [./components.h:81]   --->   Operation 400 'sext' 'sext_ln81_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_10)   --->   "%sext_ln81_17 = sext i31 %mul_ln81_5" [./components.h:81]   --->   Operation 401 'sext' 'sext_ln81_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_10 = add i32 %sext_ln81_16, i32 %sext_ln81_17" [./components.h:81]   --->   Operation 402 'add' 'add_ln81_10' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 31" [./components.h:81]   --->   Operation 403 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node z_o_15)   --->   "%z_o_14 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_10, i32 10, i32 25" [./components.h:81]   --->   Operation 404 'partselect' 'z_o_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node z_o_15)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_5, i32 9" [./components.h:81]   --->   Operation 405 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln81_5 = trunc i31 %mul_ln81_5" [./components.h:81]   --->   Operation 406 'trunc' 'trunc_ln81_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.71ns)   --->   "%icmp_ln81_20 = icmp_ne  i9 %trunc_ln81_5, i9 0" [./components.h:81]   --->   Operation 407 'icmp' 'icmp_ln81_20' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node z_o_15)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 10" [./components.h:81]   --->   Operation 408 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node z_o_15)   --->   "%or_ln81_15 = or i1 %tmp_42, i1 %icmp_ln81_20" [./components.h:81]   --->   Operation 409 'or' 'or_ln81_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node z_o_15)   --->   "%and_ln81_35 = and i1 %or_ln81_15, i1 %tmp_40" [./components.h:81]   --->   Operation 410 'and' 'and_ln81_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node z_o_15)   --->   "%zext_ln81_5 = zext i1 %and_ln81_35" [./components.h:81]   --->   Operation 411 'zext' 'zext_ln81_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_15 = add i16 %z_o_14, i16 %zext_ln81_5" [./components.h:81]   --->   Operation 412 'add' 'z_o_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_15, i32 15" [./components.h:81]   --->   Operation 413 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_10, i32 27, i32 31" [./components.h:81]   --->   Operation 414 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 415 [1/1] (0.70ns)   --->   "%icmp_ln81_21 = icmp_eq  i5 %tmp_45, i5 31" [./components.h:81]   --->   Operation 415 'icmp' 'icmp_ln81_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_10, i32 26, i32 31" [./components.h:81]   --->   Operation 416 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (0.70ns)   --->   "%icmp_ln81_22 = icmp_eq  i6 %tmp_46, i6 63" [./components.h:81]   --->   Operation 417 'icmp' 'icmp_ln81_22' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 418 [1/1] (0.70ns)   --->   "%icmp_ln81_23 = icmp_eq  i6 %tmp_46, i6 0" [./components.h:81]   --->   Operation 418 'icmp' 'icmp_ln81_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 419 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_6 = load i16 6" [./components.h:81]   --->   Operation 419 'load' 'P_L1_W_0_load_6' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 420 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_7 = load i16 7" [./components.h:81]   --->   Operation 420 'load' 'P_L1_W_0_load_7' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 9 <SV = 8> <Delay = 3.59>
ST_9 : Operation 421 [1/2] (0.58ns)   --->   "%x_load_7 = load i7 %x_addr_7" [./components.h:81]   --->   Operation 421 'load' 'x_load_7' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_9 : Operation 422 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_7, i15 7" [./components.h:67]   --->   Operation 422 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_9 : Operation 423 [1/1] (0.00ns)   --->   "%x_addr_8 = getelementptr i15 %x, i64 0, i64 8" [./components.h:67]   --->   Operation 423 'getelementptr' 'x_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 424 [2/2] (0.58ns)   --->   "%x_load_8 = load i7 %x_addr_8" [./components.h:81]   --->   Operation 424 'load' 'x_load_8' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_9 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_36)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 25" [./components.h:81]   --->   Operation 425 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_36)   --->   "%xor_ln81_30 = xor i1 %tmp_43, i1 1" [./components.h:81]   --->   Operation 426 'xor' 'xor_ln81_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 427 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_36 = and i1 %tmp_41, i1 %xor_ln81_30" [./components.h:81]   --->   Operation 427 'and' 'and_ln81_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_35)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_10, i32 26" [./components.h:81]   --->   Operation 428 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_39)   --->   "%select_ln81_20 = select i1 %and_ln81_36, i1 %icmp_ln81_22, i1 %icmp_ln81_23" [./components.h:81]   --->   Operation 429 'select' 'select_ln81_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_35)   --->   "%xor_ln81_31 = xor i1 %tmp_44, i1 1" [./components.h:81]   --->   Operation 430 'xor' 'xor_ln81_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_35)   --->   "%and_ln81_37 = and i1 %icmp_ln81_21, i1 %xor_ln81_31" [./components.h:81]   --->   Operation 431 'and' 'and_ln81_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_35)   --->   "%select_ln81_21 = select i1 %and_ln81_36, i1 %and_ln81_37, i1 %icmp_ln81_22" [./components.h:81]   --->   Operation 432 'select' 'select_ln81_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_17)   --->   "%and_ln81_38 = and i1 %and_ln81_36, i1 %icmp_ln81_22" [./components.h:81]   --->   Operation 433 'and' 'and_ln81_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_17)   --->   "%xor_ln81_32 = xor i1 %and_ln81_38, i1 1" [./components.h:81]   --->   Operation 434 'xor' 'xor_ln81_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_17)   --->   "%empty_17 = and i1 %tmp_39, i1 %xor_ln81_32" [./components.h:81]   --->   Operation 435 'and' 'empty_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_39)   --->   "%xor_ln81_33 = xor i1 %select_ln81_20, i1 1" [./components.h:81]   --->   Operation 436 'xor' 'xor_ln81_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_39)   --->   "%or_ln81_16 = or i1 %tmp_43, i1 %xor_ln81_33" [./components.h:81]   --->   Operation 437 'or' 'or_ln81_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_39)   --->   "%xor_ln81_34 = xor i1 %tmp_39, i1 1" [./components.h:81]   --->   Operation 438 'xor' 'xor_ln81_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_39 = and i1 %or_ln81_16, i1 %xor_ln81_34" [./components.h:81]   --->   Operation 439 'and' 'and_ln81_39' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_35)   --->   "%and_ln81_40 = and i1 %tmp_43, i1 %select_ln81_21" [./components.h:81]   --->   Operation 440 'and' 'and_ln81_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 441 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_35 = xor i1 %and_ln81_40, i1 1" [./components.h:81]   --->   Operation 441 'xor' 'xor_ln81_35' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_17)   --->   "%and_ln81_41 = and i1 %empty_17, i1 %xor_ln81_35" [./components.h:81]   --->   Operation 442 'and' 'and_ln81_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_17 = or i1 %and_ln81_39, i1 %and_ln81_41" [./components.h:81]   --->   Operation 443 'or' 'or_ln81_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln81_18 = sext i16 %P_L1_W_0_load_6" [./components.h:81]   --->   Operation 444 'sext' 'sext_ln81_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln81_134 = zext i15 %x_load_6" [./components.h:81]   --->   Operation 445 'zext' 'zext_ln81_134' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 446 [1/1] (1.94ns)   --->   "%mul_ln81_6 = mul i31 %sext_ln81_18, i31 %zext_ln81_134" [./components.h:81]   --->   Operation 446 'mul' 'mul_ln81_6' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_12)   --->   "%select_ln81_22 = select i1 %and_ln81_39, i16 32767, i16 32768" [./components.h:81]   --->   Operation 447 'select' 'select_ln81_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_12)   --->   "%select_ln81_23 = select i1 %or_ln81_17, i16 %select_ln81_22, i16 %z_o_15" [./components.h:81]   --->   Operation 448 'select' 'select_ln81_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_12)   --->   "%shl_ln81_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_23, i10 0" [./components.h:81]   --->   Operation 449 'bitconcatenate' 'shl_ln81_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_12)   --->   "%sext_ln81_19 = sext i26 %shl_ln81_6" [./components.h:81]   --->   Operation 450 'sext' 'sext_ln81_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_12)   --->   "%sext_ln81_20 = sext i31 %mul_ln81_6" [./components.h:81]   --->   Operation 451 'sext' 'sext_ln81_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 452 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_12 = add i32 %sext_ln81_19, i32 %sext_ln81_20" [./components.h:81]   --->   Operation 452 'add' 'add_ln81_12' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 31" [./components.h:81]   --->   Operation 453 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node z_o_17)   --->   "%z_o_16 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_12, i32 10, i32 25" [./components.h:81]   --->   Operation 454 'partselect' 'z_o_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node z_o_17)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_6, i32 9" [./components.h:81]   --->   Operation 455 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln81_6 = trunc i31 %mul_ln81_6" [./components.h:81]   --->   Operation 456 'trunc' 'trunc_ln81_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [1/1] (0.71ns)   --->   "%icmp_ln81_24 = icmp_ne  i9 %trunc_ln81_6, i9 0" [./components.h:81]   --->   Operation 457 'icmp' 'icmp_ln81_24' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node z_o_17)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 10" [./components.h:81]   --->   Operation 458 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node z_o_17)   --->   "%or_ln81_18 = or i1 %tmp_50, i1 %icmp_ln81_24" [./components.h:81]   --->   Operation 459 'or' 'or_ln81_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node z_o_17)   --->   "%and_ln81_42 = and i1 %or_ln81_18, i1 %tmp_48" [./components.h:81]   --->   Operation 460 'and' 'and_ln81_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node z_o_17)   --->   "%zext_ln81_6 = zext i1 %and_ln81_42" [./components.h:81]   --->   Operation 461 'zext' 'zext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 462 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_17 = add i16 %z_o_16, i16 %zext_ln81_6" [./components.h:81]   --->   Operation 462 'add' 'z_o_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_17, i32 15" [./components.h:81]   --->   Operation 463 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_12, i32 27, i32 31" [./components.h:81]   --->   Operation 464 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln81_25 = icmp_eq  i5 %tmp_53, i5 31" [./components.h:81]   --->   Operation 465 'icmp' 'icmp_ln81_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_12, i32 26, i32 31" [./components.h:81]   --->   Operation 466 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln81_26 = icmp_eq  i6 %tmp_54, i6 63" [./components.h:81]   --->   Operation 467 'icmp' 'icmp_ln81_26' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/1] (0.70ns)   --->   "%icmp_ln81_27 = icmp_eq  i6 %tmp_54, i6 0" [./components.h:81]   --->   Operation 468 'icmp' 'icmp_ln81_27' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 469 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_7 = load i16 7" [./components.h:81]   --->   Operation 469 'load' 'P_L1_W_0_load_7' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_9 : Operation 470 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_8 = load i16 8" [./components.h:81]   --->   Operation 470 'load' 'P_L1_W_0_load_8' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 10 <SV = 9> <Delay = 3.59>
ST_10 : Operation 471 [1/2] (0.58ns)   --->   "%x_load_8 = load i7 %x_addr_8" [./components.h:81]   --->   Operation 471 'load' 'x_load_8' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_10 : Operation 472 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_8, i15 8" [./components.h:67]   --->   Operation 472 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%x_addr_9 = getelementptr i15 %x, i64 0, i64 9" [./components.h:67]   --->   Operation 473 'getelementptr' 'x_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 474 [2/2] (0.58ns)   --->   "%x_load_9 = load i7 %x_addr_9" [./components.h:81]   --->   Operation 474 'load' 'x_load_9' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_10 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_43)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 25" [./components.h:81]   --->   Operation 475 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_43)   --->   "%xor_ln81_36 = xor i1 %tmp_51, i1 1" [./components.h:81]   --->   Operation 476 'xor' 'xor_ln81_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_43 = and i1 %tmp_49, i1 %xor_ln81_36" [./components.h:81]   --->   Operation 477 'and' 'and_ln81_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_41)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_12, i32 26" [./components.h:81]   --->   Operation 478 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_46)   --->   "%select_ln81_24 = select i1 %and_ln81_43, i1 %icmp_ln81_26, i1 %icmp_ln81_27" [./components.h:81]   --->   Operation 479 'select' 'select_ln81_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_41)   --->   "%xor_ln81_37 = xor i1 %tmp_52, i1 1" [./components.h:81]   --->   Operation 480 'xor' 'xor_ln81_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_41)   --->   "%and_ln81_44 = and i1 %icmp_ln81_25, i1 %xor_ln81_37" [./components.h:81]   --->   Operation 481 'and' 'and_ln81_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_41)   --->   "%select_ln81_25 = select i1 %and_ln81_43, i1 %and_ln81_44, i1 %icmp_ln81_26" [./components.h:81]   --->   Operation 482 'select' 'select_ln81_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_20)   --->   "%and_ln81_45 = and i1 %and_ln81_43, i1 %icmp_ln81_26" [./components.h:81]   --->   Operation 483 'and' 'and_ln81_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_20)   --->   "%xor_ln81_38 = xor i1 %and_ln81_45, i1 1" [./components.h:81]   --->   Operation 484 'xor' 'xor_ln81_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_20)   --->   "%empty_18 = and i1 %tmp_47, i1 %xor_ln81_38" [./components.h:81]   --->   Operation 485 'and' 'empty_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_46)   --->   "%xor_ln81_39 = xor i1 %select_ln81_24, i1 1" [./components.h:81]   --->   Operation 486 'xor' 'xor_ln81_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_46)   --->   "%or_ln81_19 = or i1 %tmp_51, i1 %xor_ln81_39" [./components.h:81]   --->   Operation 487 'or' 'or_ln81_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_46)   --->   "%xor_ln81_40 = xor i1 %tmp_47, i1 1" [./components.h:81]   --->   Operation 488 'xor' 'xor_ln81_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_46 = and i1 %or_ln81_19, i1 %xor_ln81_40" [./components.h:81]   --->   Operation 489 'and' 'and_ln81_46' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_41)   --->   "%and_ln81_47 = and i1 %tmp_51, i1 %select_ln81_25" [./components.h:81]   --->   Operation 490 'and' 'and_ln81_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 491 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_41 = xor i1 %and_ln81_47, i1 1" [./components.h:81]   --->   Operation 491 'xor' 'xor_ln81_41' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_20)   --->   "%and_ln81_48 = and i1 %empty_18, i1 %xor_ln81_41" [./components.h:81]   --->   Operation 492 'and' 'and_ln81_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_20 = or i1 %and_ln81_46, i1 %and_ln81_48" [./components.h:81]   --->   Operation 493 'or' 'or_ln81_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln81_21 = sext i16 %P_L1_W_0_load_7" [./components.h:81]   --->   Operation 494 'sext' 'sext_ln81_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln81_135 = zext i15 %x_load_7" [./components.h:81]   --->   Operation 495 'zext' 'zext_ln81_135' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (1.94ns)   --->   "%mul_ln81_7 = mul i31 %sext_ln81_21, i31 %zext_ln81_135" [./components.h:81]   --->   Operation 496 'mul' 'mul_ln81_7' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_14)   --->   "%select_ln81_26 = select i1 %and_ln81_46, i16 32767, i16 32768" [./components.h:81]   --->   Operation 497 'select' 'select_ln81_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_14)   --->   "%select_ln81_27 = select i1 %or_ln81_20, i16 %select_ln81_26, i16 %z_o_17" [./components.h:81]   --->   Operation 498 'select' 'select_ln81_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_14)   --->   "%shl_ln81_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_27, i10 0" [./components.h:81]   --->   Operation 499 'bitconcatenate' 'shl_ln81_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_14)   --->   "%sext_ln81_22 = sext i26 %shl_ln81_7" [./components.h:81]   --->   Operation 500 'sext' 'sext_ln81_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_14)   --->   "%sext_ln81_23 = sext i31 %mul_ln81_7" [./components.h:81]   --->   Operation 501 'sext' 'sext_ln81_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_14 = add i32 %sext_ln81_22, i32 %sext_ln81_23" [./components.h:81]   --->   Operation 502 'add' 'add_ln81_14' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 31" [./components.h:81]   --->   Operation 503 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node z_o_19)   --->   "%z_o_18 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_14, i32 10, i32 25" [./components.h:81]   --->   Operation 504 'partselect' 'z_o_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node z_o_19)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_7, i32 9" [./components.h:81]   --->   Operation 505 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln81_7 = trunc i31 %mul_ln81_7" [./components.h:81]   --->   Operation 506 'trunc' 'trunc_ln81_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 507 [1/1] (0.71ns)   --->   "%icmp_ln81_28 = icmp_ne  i9 %trunc_ln81_7, i9 0" [./components.h:81]   --->   Operation 507 'icmp' 'icmp_ln81_28' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node z_o_19)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 10" [./components.h:81]   --->   Operation 508 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node z_o_19)   --->   "%or_ln81_21 = or i1 %tmp_58, i1 %icmp_ln81_28" [./components.h:81]   --->   Operation 509 'or' 'or_ln81_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node z_o_19)   --->   "%and_ln81_49 = and i1 %or_ln81_21, i1 %tmp_56" [./components.h:81]   --->   Operation 510 'and' 'and_ln81_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node z_o_19)   --->   "%zext_ln81_7 = zext i1 %and_ln81_49" [./components.h:81]   --->   Operation 511 'zext' 'zext_ln81_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 512 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_19 = add i16 %z_o_18, i16 %zext_ln81_7" [./components.h:81]   --->   Operation 512 'add' 'z_o_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_19, i32 15" [./components.h:81]   --->   Operation 513 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_14, i32 27, i32 31" [./components.h:81]   --->   Operation 514 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (0.70ns)   --->   "%icmp_ln81_29 = icmp_eq  i5 %tmp_61, i5 31" [./components.h:81]   --->   Operation 515 'icmp' 'icmp_ln81_29' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_14, i32 26, i32 31" [./components.h:81]   --->   Operation 516 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.70ns)   --->   "%icmp_ln81_30 = icmp_eq  i6 %tmp_62, i6 63" [./components.h:81]   --->   Operation 517 'icmp' 'icmp_ln81_30' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 518 [1/1] (0.70ns)   --->   "%icmp_ln81_31 = icmp_eq  i6 %tmp_62, i6 0" [./components.h:81]   --->   Operation 518 'icmp' 'icmp_ln81_31' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 519 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_8 = load i16 8" [./components.h:81]   --->   Operation 519 'load' 'P_L1_W_0_load_8' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_10 : Operation 520 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_9 = load i16 9" [./components.h:81]   --->   Operation 520 'load' 'P_L1_W_0_load_9' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 11 <SV = 10> <Delay = 3.59>
ST_11 : Operation 521 [1/2] (0.58ns)   --->   "%x_load_9 = load i7 %x_addr_9" [./components.h:81]   --->   Operation 521 'load' 'x_load_9' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_11 : Operation 522 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_9, i15 9" [./components.h:67]   --->   Operation 522 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%x_addr_10 = getelementptr i15 %x, i64 0, i64 10" [./components.h:67]   --->   Operation 523 'getelementptr' 'x_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 524 [2/2] (0.58ns)   --->   "%x_load_10 = load i7 %x_addr_10" [./components.h:81]   --->   Operation 524 'load' 'x_load_10' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_11 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_50)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 25" [./components.h:81]   --->   Operation 525 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_50)   --->   "%xor_ln81_42 = xor i1 %tmp_59, i1 1" [./components.h:81]   --->   Operation 526 'xor' 'xor_ln81_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_50 = and i1 %tmp_57, i1 %xor_ln81_42" [./components.h:81]   --->   Operation 527 'and' 'and_ln81_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_47)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_14, i32 26" [./components.h:81]   --->   Operation 528 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_53)   --->   "%select_ln81_28 = select i1 %and_ln81_50, i1 %icmp_ln81_30, i1 %icmp_ln81_31" [./components.h:81]   --->   Operation 529 'select' 'select_ln81_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_47)   --->   "%xor_ln81_43 = xor i1 %tmp_60, i1 1" [./components.h:81]   --->   Operation 530 'xor' 'xor_ln81_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_47)   --->   "%and_ln81_51 = and i1 %icmp_ln81_29, i1 %xor_ln81_43" [./components.h:81]   --->   Operation 531 'and' 'and_ln81_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_47)   --->   "%select_ln81_29 = select i1 %and_ln81_50, i1 %and_ln81_51, i1 %icmp_ln81_30" [./components.h:81]   --->   Operation 532 'select' 'select_ln81_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_23)   --->   "%and_ln81_52 = and i1 %and_ln81_50, i1 %icmp_ln81_30" [./components.h:81]   --->   Operation 533 'and' 'and_ln81_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_23)   --->   "%xor_ln81_44 = xor i1 %and_ln81_52, i1 1" [./components.h:81]   --->   Operation 534 'xor' 'xor_ln81_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_23)   --->   "%empty_19 = and i1 %tmp_55, i1 %xor_ln81_44" [./components.h:81]   --->   Operation 535 'and' 'empty_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_53)   --->   "%xor_ln81_45 = xor i1 %select_ln81_28, i1 1" [./components.h:81]   --->   Operation 536 'xor' 'xor_ln81_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_53)   --->   "%or_ln81_22 = or i1 %tmp_59, i1 %xor_ln81_45" [./components.h:81]   --->   Operation 537 'or' 'or_ln81_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_53)   --->   "%xor_ln81_46 = xor i1 %tmp_55, i1 1" [./components.h:81]   --->   Operation 538 'xor' 'xor_ln81_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_53 = and i1 %or_ln81_22, i1 %xor_ln81_46" [./components.h:81]   --->   Operation 539 'and' 'and_ln81_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_47)   --->   "%and_ln81_54 = and i1 %tmp_59, i1 %select_ln81_29" [./components.h:81]   --->   Operation 540 'and' 'and_ln81_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 541 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_47 = xor i1 %and_ln81_54, i1 1" [./components.h:81]   --->   Operation 541 'xor' 'xor_ln81_47' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_23)   --->   "%and_ln81_55 = and i1 %empty_19, i1 %xor_ln81_47" [./components.h:81]   --->   Operation 542 'and' 'and_ln81_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 543 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_23 = or i1 %and_ln81_53, i1 %and_ln81_55" [./components.h:81]   --->   Operation 543 'or' 'or_ln81_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln81_24 = sext i16 %P_L1_W_0_load_8" [./components.h:81]   --->   Operation 544 'sext' 'sext_ln81_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln81_136 = zext i15 %x_load_8" [./components.h:81]   --->   Operation 545 'zext' 'zext_ln81_136' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 546 [1/1] (1.94ns)   --->   "%mul_ln81_8 = mul i31 %sext_ln81_24, i31 %zext_ln81_136" [./components.h:81]   --->   Operation 546 'mul' 'mul_ln81_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_16)   --->   "%select_ln81_30 = select i1 %and_ln81_53, i16 32767, i16 32768" [./components.h:81]   --->   Operation 547 'select' 'select_ln81_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_16)   --->   "%select_ln81_31 = select i1 %or_ln81_23, i16 %select_ln81_30, i16 %z_o_19" [./components.h:81]   --->   Operation 548 'select' 'select_ln81_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_16)   --->   "%shl_ln81_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_31, i10 0" [./components.h:81]   --->   Operation 549 'bitconcatenate' 'shl_ln81_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_16)   --->   "%sext_ln81_25 = sext i26 %shl_ln81_8" [./components.h:81]   --->   Operation 550 'sext' 'sext_ln81_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_16)   --->   "%sext_ln81_26 = sext i31 %mul_ln81_8" [./components.h:81]   --->   Operation 551 'sext' 'sext_ln81_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_16 = add i32 %sext_ln81_25, i32 %sext_ln81_26" [./components.h:81]   --->   Operation 552 'add' 'add_ln81_16' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 31" [./components.h:81]   --->   Operation 553 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node z_o_21)   --->   "%z_o_20 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_16, i32 10, i32 25" [./components.h:81]   --->   Operation 554 'partselect' 'z_o_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node z_o_21)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_8, i32 9" [./components.h:81]   --->   Operation 555 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln81_8 = trunc i31 %mul_ln81_8" [./components.h:81]   --->   Operation 556 'trunc' 'trunc_ln81_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (0.71ns)   --->   "%icmp_ln81_32 = icmp_ne  i9 %trunc_ln81_8, i9 0" [./components.h:81]   --->   Operation 557 'icmp' 'icmp_ln81_32' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node z_o_21)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 10" [./components.h:81]   --->   Operation 558 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node z_o_21)   --->   "%or_ln81_24 = or i1 %tmp_66, i1 %icmp_ln81_32" [./components.h:81]   --->   Operation 559 'or' 'or_ln81_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node z_o_21)   --->   "%and_ln81_56 = and i1 %or_ln81_24, i1 %tmp_64" [./components.h:81]   --->   Operation 560 'and' 'and_ln81_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node z_o_21)   --->   "%zext_ln81_8 = zext i1 %and_ln81_56" [./components.h:81]   --->   Operation 561 'zext' 'zext_ln81_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 562 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_21 = add i16 %z_o_20, i16 %zext_ln81_8" [./components.h:81]   --->   Operation 562 'add' 'z_o_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_21, i32 15" [./components.h:81]   --->   Operation 563 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_16, i32 27, i32 31" [./components.h:81]   --->   Operation 564 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 565 [1/1] (0.70ns)   --->   "%icmp_ln81_33 = icmp_eq  i5 %tmp_69, i5 31" [./components.h:81]   --->   Operation 565 'icmp' 'icmp_ln81_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_16, i32 26, i32 31" [./components.h:81]   --->   Operation 566 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 567 [1/1] (0.70ns)   --->   "%icmp_ln81_34 = icmp_eq  i6 %tmp_70, i6 63" [./components.h:81]   --->   Operation 567 'icmp' 'icmp_ln81_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 568 [1/1] (0.70ns)   --->   "%icmp_ln81_35 = icmp_eq  i6 %tmp_70, i6 0" [./components.h:81]   --->   Operation 568 'icmp' 'icmp_ln81_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 569 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_9 = load i16 9" [./components.h:81]   --->   Operation 569 'load' 'P_L1_W_0_load_9' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_11 : Operation 570 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_10 = load i16 10" [./components.h:81]   --->   Operation 570 'load' 'P_L1_W_0_load_10' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 12 <SV = 11> <Delay = 3.59>
ST_12 : Operation 571 [1/2] (0.58ns)   --->   "%x_load_10 = load i7 %x_addr_10" [./components.h:81]   --->   Operation 571 'load' 'x_load_10' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_12 : Operation 572 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_10, i15 10" [./components.h:67]   --->   Operation 572 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_12 : Operation 573 [1/1] (0.00ns)   --->   "%x_addr_11 = getelementptr i15 %x, i64 0, i64 11" [./components.h:67]   --->   Operation 573 'getelementptr' 'x_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 574 [2/2] (0.58ns)   --->   "%x_load_11 = load i7 %x_addr_11" [./components.h:81]   --->   Operation 574 'load' 'x_load_11' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_12 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_57)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 25" [./components.h:81]   --->   Operation 575 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_57)   --->   "%xor_ln81_48 = xor i1 %tmp_67, i1 1" [./components.h:81]   --->   Operation 576 'xor' 'xor_ln81_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 577 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_57 = and i1 %tmp_65, i1 %xor_ln81_48" [./components.h:81]   --->   Operation 577 'and' 'and_ln81_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_53)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_16, i32 26" [./components.h:81]   --->   Operation 578 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_60)   --->   "%select_ln81_32 = select i1 %and_ln81_57, i1 %icmp_ln81_34, i1 %icmp_ln81_35" [./components.h:81]   --->   Operation 579 'select' 'select_ln81_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_53)   --->   "%xor_ln81_49 = xor i1 %tmp_68, i1 1" [./components.h:81]   --->   Operation 580 'xor' 'xor_ln81_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_53)   --->   "%and_ln81_58 = and i1 %icmp_ln81_33, i1 %xor_ln81_49" [./components.h:81]   --->   Operation 581 'and' 'and_ln81_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_53)   --->   "%select_ln81_33 = select i1 %and_ln81_57, i1 %and_ln81_58, i1 %icmp_ln81_34" [./components.h:81]   --->   Operation 582 'select' 'select_ln81_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_26)   --->   "%and_ln81_59 = and i1 %and_ln81_57, i1 %icmp_ln81_34" [./components.h:81]   --->   Operation 583 'and' 'and_ln81_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_26)   --->   "%xor_ln81_50 = xor i1 %and_ln81_59, i1 1" [./components.h:81]   --->   Operation 584 'xor' 'xor_ln81_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_26)   --->   "%empty_20 = and i1 %tmp_63, i1 %xor_ln81_50" [./components.h:81]   --->   Operation 585 'and' 'empty_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_60)   --->   "%xor_ln81_51 = xor i1 %select_ln81_32, i1 1" [./components.h:81]   --->   Operation 586 'xor' 'xor_ln81_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_60)   --->   "%or_ln81_25 = or i1 %tmp_67, i1 %xor_ln81_51" [./components.h:81]   --->   Operation 587 'or' 'or_ln81_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_60)   --->   "%xor_ln81_52 = xor i1 %tmp_63, i1 1" [./components.h:81]   --->   Operation 588 'xor' 'xor_ln81_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 589 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_60 = and i1 %or_ln81_25, i1 %xor_ln81_52" [./components.h:81]   --->   Operation 589 'and' 'and_ln81_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_53)   --->   "%and_ln81_61 = and i1 %tmp_67, i1 %select_ln81_33" [./components.h:81]   --->   Operation 590 'and' 'and_ln81_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 591 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_53 = xor i1 %and_ln81_61, i1 1" [./components.h:81]   --->   Operation 591 'xor' 'xor_ln81_53' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_26)   --->   "%and_ln81_62 = and i1 %empty_20, i1 %xor_ln81_53" [./components.h:81]   --->   Operation 592 'and' 'and_ln81_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 593 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_26 = or i1 %and_ln81_60, i1 %and_ln81_62" [./components.h:81]   --->   Operation 593 'or' 'or_ln81_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln81_27 = sext i16 %P_L1_W_0_load_9" [./components.h:81]   --->   Operation 594 'sext' 'sext_ln81_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln81_137 = zext i15 %x_load_9" [./components.h:81]   --->   Operation 595 'zext' 'zext_ln81_137' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 596 [1/1] (1.94ns)   --->   "%mul_ln81_9 = mul i31 %sext_ln81_27, i31 %zext_ln81_137" [./components.h:81]   --->   Operation 596 'mul' 'mul_ln81_9' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_18)   --->   "%select_ln81_34 = select i1 %and_ln81_60, i16 32767, i16 32768" [./components.h:81]   --->   Operation 597 'select' 'select_ln81_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_18)   --->   "%select_ln81_35 = select i1 %or_ln81_26, i16 %select_ln81_34, i16 %z_o_21" [./components.h:81]   --->   Operation 598 'select' 'select_ln81_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_18)   --->   "%shl_ln81_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_35, i10 0" [./components.h:81]   --->   Operation 599 'bitconcatenate' 'shl_ln81_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_18)   --->   "%sext_ln81_28 = sext i26 %shl_ln81_9" [./components.h:81]   --->   Operation 600 'sext' 'sext_ln81_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_18)   --->   "%sext_ln81_29 = sext i31 %mul_ln81_9" [./components.h:81]   --->   Operation 601 'sext' 'sext_ln81_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 602 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_18 = add i32 %sext_ln81_28, i32 %sext_ln81_29" [./components.h:81]   --->   Operation 602 'add' 'add_ln81_18' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 31" [./components.h:81]   --->   Operation 603 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node z_o_23)   --->   "%z_o_22 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_18, i32 10, i32 25" [./components.h:81]   --->   Operation 604 'partselect' 'z_o_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node z_o_23)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_9, i32 9" [./components.h:81]   --->   Operation 605 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln81_9 = trunc i31 %mul_ln81_9" [./components.h:81]   --->   Operation 606 'trunc' 'trunc_ln81_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 607 [1/1] (0.71ns)   --->   "%icmp_ln81_36 = icmp_ne  i9 %trunc_ln81_9, i9 0" [./components.h:81]   --->   Operation 607 'icmp' 'icmp_ln81_36' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node z_o_23)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 10" [./components.h:81]   --->   Operation 608 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node z_o_23)   --->   "%or_ln81_27 = or i1 %tmp_74, i1 %icmp_ln81_36" [./components.h:81]   --->   Operation 609 'or' 'or_ln81_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node z_o_23)   --->   "%and_ln81_63 = and i1 %or_ln81_27, i1 %tmp_72" [./components.h:81]   --->   Operation 610 'and' 'and_ln81_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node z_o_23)   --->   "%zext_ln81_9 = zext i1 %and_ln81_63" [./components.h:81]   --->   Operation 611 'zext' 'zext_ln81_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 612 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_23 = add i16 %z_o_22, i16 %zext_ln81_9" [./components.h:81]   --->   Operation 612 'add' 'z_o_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_23, i32 15" [./components.h:81]   --->   Operation 613 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 614 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_18, i32 27, i32 31" [./components.h:81]   --->   Operation 614 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 615 [1/1] (0.70ns)   --->   "%icmp_ln81_37 = icmp_eq  i5 %tmp_77, i5 31" [./components.h:81]   --->   Operation 615 'icmp' 'icmp_ln81_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_18, i32 26, i32 31" [./components.h:81]   --->   Operation 616 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 617 [1/1] (0.70ns)   --->   "%icmp_ln81_38 = icmp_eq  i6 %tmp_78, i6 63" [./components.h:81]   --->   Operation 617 'icmp' 'icmp_ln81_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 618 [1/1] (0.70ns)   --->   "%icmp_ln81_39 = icmp_eq  i6 %tmp_78, i6 0" [./components.h:81]   --->   Operation 618 'icmp' 'icmp_ln81_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 619 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_10 = load i16 10" [./components.h:81]   --->   Operation 619 'load' 'P_L1_W_0_load_10' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 620 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_11 = load i16 11" [./components.h:81]   --->   Operation 620 'load' 'P_L1_W_0_load_11' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 13 <SV = 12> <Delay = 3.59>
ST_13 : Operation 621 [1/2] (0.58ns)   --->   "%x_load_11 = load i7 %x_addr_11" [./components.h:81]   --->   Operation 621 'load' 'x_load_11' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_13 : Operation 622 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_11, i15 11" [./components.h:67]   --->   Operation 622 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_13 : Operation 623 [1/1] (0.00ns)   --->   "%x_addr_12 = getelementptr i15 %x, i64 0, i64 12" [./components.h:67]   --->   Operation 623 'getelementptr' 'x_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 624 [2/2] (0.58ns)   --->   "%x_load_12 = load i7 %x_addr_12" [./components.h:81]   --->   Operation 624 'load' 'x_load_12' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_13 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_64)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 25" [./components.h:81]   --->   Operation 625 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_64)   --->   "%xor_ln81_54 = xor i1 %tmp_75, i1 1" [./components.h:81]   --->   Operation 626 'xor' 'xor_ln81_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 627 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_64 = and i1 %tmp_73, i1 %xor_ln81_54" [./components.h:81]   --->   Operation 627 'and' 'and_ln81_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_59)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_18, i32 26" [./components.h:81]   --->   Operation 628 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_67)   --->   "%select_ln81_36 = select i1 %and_ln81_64, i1 %icmp_ln81_38, i1 %icmp_ln81_39" [./components.h:81]   --->   Operation 629 'select' 'select_ln81_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_59)   --->   "%xor_ln81_55 = xor i1 %tmp_76, i1 1" [./components.h:81]   --->   Operation 630 'xor' 'xor_ln81_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_59)   --->   "%and_ln81_65 = and i1 %icmp_ln81_37, i1 %xor_ln81_55" [./components.h:81]   --->   Operation 631 'and' 'and_ln81_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_59)   --->   "%select_ln81_37 = select i1 %and_ln81_64, i1 %and_ln81_65, i1 %icmp_ln81_38" [./components.h:81]   --->   Operation 632 'select' 'select_ln81_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_29)   --->   "%and_ln81_66 = and i1 %and_ln81_64, i1 %icmp_ln81_38" [./components.h:81]   --->   Operation 633 'and' 'and_ln81_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_29)   --->   "%xor_ln81_56 = xor i1 %and_ln81_66, i1 1" [./components.h:81]   --->   Operation 634 'xor' 'xor_ln81_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_29)   --->   "%empty_21 = and i1 %tmp_71, i1 %xor_ln81_56" [./components.h:81]   --->   Operation 635 'and' 'empty_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_67)   --->   "%xor_ln81_57 = xor i1 %select_ln81_36, i1 1" [./components.h:81]   --->   Operation 636 'xor' 'xor_ln81_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_67)   --->   "%or_ln81_28 = or i1 %tmp_75, i1 %xor_ln81_57" [./components.h:81]   --->   Operation 637 'or' 'or_ln81_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_67)   --->   "%xor_ln81_58 = xor i1 %tmp_71, i1 1" [./components.h:81]   --->   Operation 638 'xor' 'xor_ln81_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_67 = and i1 %or_ln81_28, i1 %xor_ln81_58" [./components.h:81]   --->   Operation 639 'and' 'and_ln81_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_59)   --->   "%and_ln81_68 = and i1 %tmp_75, i1 %select_ln81_37" [./components.h:81]   --->   Operation 640 'and' 'and_ln81_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 641 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_59 = xor i1 %and_ln81_68, i1 1" [./components.h:81]   --->   Operation 641 'xor' 'xor_ln81_59' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_29)   --->   "%and_ln81_69 = and i1 %empty_21, i1 %xor_ln81_59" [./components.h:81]   --->   Operation 642 'and' 'and_ln81_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 643 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_29 = or i1 %and_ln81_67, i1 %and_ln81_69" [./components.h:81]   --->   Operation 643 'or' 'or_ln81_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln81_30 = sext i16 %P_L1_W_0_load_10" [./components.h:81]   --->   Operation 644 'sext' 'sext_ln81_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln81_138 = zext i15 %x_load_10" [./components.h:81]   --->   Operation 645 'zext' 'zext_ln81_138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 646 [1/1] (1.94ns)   --->   "%mul_ln81_10 = mul i31 %sext_ln81_30, i31 %zext_ln81_138" [./components.h:81]   --->   Operation 646 'mul' 'mul_ln81_10' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_20)   --->   "%select_ln81_38 = select i1 %and_ln81_67, i16 32767, i16 32768" [./components.h:81]   --->   Operation 647 'select' 'select_ln81_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_20)   --->   "%select_ln81_39 = select i1 %or_ln81_29, i16 %select_ln81_38, i16 %z_o_23" [./components.h:81]   --->   Operation 648 'select' 'select_ln81_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_20)   --->   "%shl_ln81_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_39, i10 0" [./components.h:81]   --->   Operation 649 'bitconcatenate' 'shl_ln81_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_20)   --->   "%sext_ln81_31 = sext i26 %shl_ln81_s" [./components.h:81]   --->   Operation 650 'sext' 'sext_ln81_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_20)   --->   "%sext_ln81_32 = sext i31 %mul_ln81_10" [./components.h:81]   --->   Operation 651 'sext' 'sext_ln81_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 652 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_20 = add i32 %sext_ln81_31, i32 %sext_ln81_32" [./components.h:81]   --->   Operation 652 'add' 'add_ln81_20' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 31" [./components.h:81]   --->   Operation 653 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node z_o_25)   --->   "%z_o_24 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_20, i32 10, i32 25" [./components.h:81]   --->   Operation 654 'partselect' 'z_o_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node z_o_25)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_10, i32 9" [./components.h:81]   --->   Operation 655 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln81_10 = trunc i31 %mul_ln81_10" [./components.h:81]   --->   Operation 656 'trunc' 'trunc_ln81_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 657 [1/1] (0.71ns)   --->   "%icmp_ln81_40 = icmp_ne  i9 %trunc_ln81_10, i9 0" [./components.h:81]   --->   Operation 657 'icmp' 'icmp_ln81_40' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node z_o_25)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 10" [./components.h:81]   --->   Operation 658 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node z_o_25)   --->   "%or_ln81_30 = or i1 %tmp_82, i1 %icmp_ln81_40" [./components.h:81]   --->   Operation 659 'or' 'or_ln81_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node z_o_25)   --->   "%and_ln81_70 = and i1 %or_ln81_30, i1 %tmp_80" [./components.h:81]   --->   Operation 660 'and' 'and_ln81_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node z_o_25)   --->   "%zext_ln81_10 = zext i1 %and_ln81_70" [./components.h:81]   --->   Operation 661 'zext' 'zext_ln81_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 662 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_25 = add i16 %z_o_24, i16 %zext_ln81_10" [./components.h:81]   --->   Operation 662 'add' 'z_o_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_25, i32 15" [./components.h:81]   --->   Operation 663 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 664 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_20, i32 27, i32 31" [./components.h:81]   --->   Operation 664 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 665 [1/1] (0.70ns)   --->   "%icmp_ln81_41 = icmp_eq  i5 %tmp_85, i5 31" [./components.h:81]   --->   Operation 665 'icmp' 'icmp_ln81_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_20, i32 26, i32 31" [./components.h:81]   --->   Operation 666 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 667 [1/1] (0.70ns)   --->   "%icmp_ln81_42 = icmp_eq  i6 %tmp_86, i6 63" [./components.h:81]   --->   Operation 667 'icmp' 'icmp_ln81_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 668 [1/1] (0.70ns)   --->   "%icmp_ln81_43 = icmp_eq  i6 %tmp_86, i6 0" [./components.h:81]   --->   Operation 668 'icmp' 'icmp_ln81_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 669 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_11 = load i16 11" [./components.h:81]   --->   Operation 669 'load' 'P_L1_W_0_load_11' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_13 : Operation 670 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_12 = load i16 12" [./components.h:81]   --->   Operation 670 'load' 'P_L1_W_0_load_12' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 14 <SV = 13> <Delay = 3.59>
ST_14 : Operation 671 [1/2] (0.58ns)   --->   "%x_load_12 = load i7 %x_addr_12" [./components.h:81]   --->   Operation 671 'load' 'x_load_12' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_14 : Operation 672 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_12, i15 12" [./components.h:67]   --->   Operation 672 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_14 : Operation 673 [1/1] (0.00ns)   --->   "%x_addr_13 = getelementptr i15 %x, i64 0, i64 13" [./components.h:67]   --->   Operation 673 'getelementptr' 'x_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 674 [2/2] (0.58ns)   --->   "%x_load_13 = load i7 %x_addr_13" [./components.h:81]   --->   Operation 674 'load' 'x_load_13' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_14 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_71)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 25" [./components.h:81]   --->   Operation 675 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_71)   --->   "%xor_ln81_60 = xor i1 %tmp_83, i1 1" [./components.h:81]   --->   Operation 676 'xor' 'xor_ln81_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_71 = and i1 %tmp_81, i1 %xor_ln81_60" [./components.h:81]   --->   Operation 677 'and' 'and_ln81_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_65)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_20, i32 26" [./components.h:81]   --->   Operation 678 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_74)   --->   "%select_ln81_40 = select i1 %and_ln81_71, i1 %icmp_ln81_42, i1 %icmp_ln81_43" [./components.h:81]   --->   Operation 679 'select' 'select_ln81_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_65)   --->   "%xor_ln81_61 = xor i1 %tmp_84, i1 1" [./components.h:81]   --->   Operation 680 'xor' 'xor_ln81_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_65)   --->   "%and_ln81_72 = and i1 %icmp_ln81_41, i1 %xor_ln81_61" [./components.h:81]   --->   Operation 681 'and' 'and_ln81_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_65)   --->   "%select_ln81_41 = select i1 %and_ln81_71, i1 %and_ln81_72, i1 %icmp_ln81_42" [./components.h:81]   --->   Operation 682 'select' 'select_ln81_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_32)   --->   "%and_ln81_73 = and i1 %and_ln81_71, i1 %icmp_ln81_42" [./components.h:81]   --->   Operation 683 'and' 'and_ln81_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_32)   --->   "%xor_ln81_62 = xor i1 %and_ln81_73, i1 1" [./components.h:81]   --->   Operation 684 'xor' 'xor_ln81_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_32)   --->   "%empty_22 = and i1 %tmp_79, i1 %xor_ln81_62" [./components.h:81]   --->   Operation 685 'and' 'empty_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_74)   --->   "%xor_ln81_63 = xor i1 %select_ln81_40, i1 1" [./components.h:81]   --->   Operation 686 'xor' 'xor_ln81_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_74)   --->   "%or_ln81_31 = or i1 %tmp_83, i1 %xor_ln81_63" [./components.h:81]   --->   Operation 687 'or' 'or_ln81_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_74)   --->   "%xor_ln81_64 = xor i1 %tmp_79, i1 1" [./components.h:81]   --->   Operation 688 'xor' 'xor_ln81_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_74 = and i1 %or_ln81_31, i1 %xor_ln81_64" [./components.h:81]   --->   Operation 689 'and' 'and_ln81_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_65)   --->   "%and_ln81_75 = and i1 %tmp_83, i1 %select_ln81_41" [./components.h:81]   --->   Operation 690 'and' 'and_ln81_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 691 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_65 = xor i1 %and_ln81_75, i1 1" [./components.h:81]   --->   Operation 691 'xor' 'xor_ln81_65' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_32)   --->   "%and_ln81_76 = and i1 %empty_22, i1 %xor_ln81_65" [./components.h:81]   --->   Operation 692 'and' 'and_ln81_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 693 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_32 = or i1 %and_ln81_74, i1 %and_ln81_76" [./components.h:81]   --->   Operation 693 'or' 'or_ln81_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln81_33 = sext i16 %P_L1_W_0_load_11" [./components.h:81]   --->   Operation 694 'sext' 'sext_ln81_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln81_139 = zext i15 %x_load_11" [./components.h:81]   --->   Operation 695 'zext' 'zext_ln81_139' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 696 [1/1] (1.94ns)   --->   "%mul_ln81_11 = mul i31 %sext_ln81_33, i31 %zext_ln81_139" [./components.h:81]   --->   Operation 696 'mul' 'mul_ln81_11' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_22)   --->   "%select_ln81_42 = select i1 %and_ln81_74, i16 32767, i16 32768" [./components.h:81]   --->   Operation 697 'select' 'select_ln81_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_22)   --->   "%select_ln81_43 = select i1 %or_ln81_32, i16 %select_ln81_42, i16 %z_o_25" [./components.h:81]   --->   Operation 698 'select' 'select_ln81_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_22)   --->   "%shl_ln81_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_43, i10 0" [./components.h:81]   --->   Operation 699 'bitconcatenate' 'shl_ln81_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_22)   --->   "%sext_ln81_34 = sext i26 %shl_ln81_10" [./components.h:81]   --->   Operation 700 'sext' 'sext_ln81_34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_22)   --->   "%sext_ln81_35 = sext i31 %mul_ln81_11" [./components.h:81]   --->   Operation 701 'sext' 'sext_ln81_35' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 702 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_22 = add i32 %sext_ln81_34, i32 %sext_ln81_35" [./components.h:81]   --->   Operation 702 'add' 'add_ln81_22' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 31" [./components.h:81]   --->   Operation 703 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node z_o_27)   --->   "%z_o_26 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_22, i32 10, i32 25" [./components.h:81]   --->   Operation 704 'partselect' 'z_o_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node z_o_27)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_11, i32 9" [./components.h:81]   --->   Operation 705 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln81_11 = trunc i31 %mul_ln81_11" [./components.h:81]   --->   Operation 706 'trunc' 'trunc_ln81_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 707 [1/1] (0.71ns)   --->   "%icmp_ln81_44 = icmp_ne  i9 %trunc_ln81_11, i9 0" [./components.h:81]   --->   Operation 707 'icmp' 'icmp_ln81_44' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node z_o_27)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 10" [./components.h:81]   --->   Operation 708 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node z_o_27)   --->   "%or_ln81_33 = or i1 %tmp_90, i1 %icmp_ln81_44" [./components.h:81]   --->   Operation 709 'or' 'or_ln81_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node z_o_27)   --->   "%and_ln81_77 = and i1 %or_ln81_33, i1 %tmp_88" [./components.h:81]   --->   Operation 710 'and' 'and_ln81_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node z_o_27)   --->   "%zext_ln81_11 = zext i1 %and_ln81_77" [./components.h:81]   --->   Operation 711 'zext' 'zext_ln81_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 712 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_27 = add i16 %z_o_26, i16 %zext_ln81_11" [./components.h:81]   --->   Operation 712 'add' 'z_o_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_27, i32 15" [./components.h:81]   --->   Operation 713 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_22, i32 27, i32 31" [./components.h:81]   --->   Operation 714 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 715 [1/1] (0.70ns)   --->   "%icmp_ln81_45 = icmp_eq  i5 %tmp_93, i5 31" [./components.h:81]   --->   Operation 715 'icmp' 'icmp_ln81_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_22, i32 26, i32 31" [./components.h:81]   --->   Operation 716 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 717 [1/1] (0.70ns)   --->   "%icmp_ln81_46 = icmp_eq  i6 %tmp_94, i6 63" [./components.h:81]   --->   Operation 717 'icmp' 'icmp_ln81_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 718 [1/1] (0.70ns)   --->   "%icmp_ln81_47 = icmp_eq  i6 %tmp_94, i6 0" [./components.h:81]   --->   Operation 718 'icmp' 'icmp_ln81_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 719 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_12 = load i16 12" [./components.h:81]   --->   Operation 719 'load' 'P_L1_W_0_load_12' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_14 : Operation 720 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_13 = load i16 13" [./components.h:81]   --->   Operation 720 'load' 'P_L1_W_0_load_13' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 15 <SV = 14> <Delay = 3.59>
ST_15 : Operation 721 [1/2] (0.58ns)   --->   "%x_load_13 = load i7 %x_addr_13" [./components.h:81]   --->   Operation 721 'load' 'x_load_13' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_15 : Operation 722 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_13, i15 13" [./components.h:67]   --->   Operation 722 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_15 : Operation 723 [1/1] (0.00ns)   --->   "%x_addr_14 = getelementptr i15 %x, i64 0, i64 14" [./components.h:67]   --->   Operation 723 'getelementptr' 'x_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 724 [2/2] (0.58ns)   --->   "%x_load_14 = load i7 %x_addr_14" [./components.h:81]   --->   Operation 724 'load' 'x_load_14' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_15 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_78)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 25" [./components.h:81]   --->   Operation 725 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_78)   --->   "%xor_ln81_66 = xor i1 %tmp_91, i1 1" [./components.h:81]   --->   Operation 726 'xor' 'xor_ln81_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_78 = and i1 %tmp_89, i1 %xor_ln81_66" [./components.h:81]   --->   Operation 727 'and' 'and_ln81_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_71)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_22, i32 26" [./components.h:81]   --->   Operation 728 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_81)   --->   "%select_ln81_44 = select i1 %and_ln81_78, i1 %icmp_ln81_46, i1 %icmp_ln81_47" [./components.h:81]   --->   Operation 729 'select' 'select_ln81_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_71)   --->   "%xor_ln81_67 = xor i1 %tmp_92, i1 1" [./components.h:81]   --->   Operation 730 'xor' 'xor_ln81_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_71)   --->   "%and_ln81_79 = and i1 %icmp_ln81_45, i1 %xor_ln81_67" [./components.h:81]   --->   Operation 731 'and' 'and_ln81_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_71)   --->   "%select_ln81_45 = select i1 %and_ln81_78, i1 %and_ln81_79, i1 %icmp_ln81_46" [./components.h:81]   --->   Operation 732 'select' 'select_ln81_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_35)   --->   "%and_ln81_80 = and i1 %and_ln81_78, i1 %icmp_ln81_46" [./components.h:81]   --->   Operation 733 'and' 'and_ln81_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_35)   --->   "%xor_ln81_68 = xor i1 %and_ln81_80, i1 1" [./components.h:81]   --->   Operation 734 'xor' 'xor_ln81_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_35)   --->   "%empty_23 = and i1 %tmp_87, i1 %xor_ln81_68" [./components.h:81]   --->   Operation 735 'and' 'empty_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_81)   --->   "%xor_ln81_69 = xor i1 %select_ln81_44, i1 1" [./components.h:81]   --->   Operation 736 'xor' 'xor_ln81_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_81)   --->   "%or_ln81_34 = or i1 %tmp_91, i1 %xor_ln81_69" [./components.h:81]   --->   Operation 737 'or' 'or_ln81_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_81)   --->   "%xor_ln81_70 = xor i1 %tmp_87, i1 1" [./components.h:81]   --->   Operation 738 'xor' 'xor_ln81_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_81 = and i1 %or_ln81_34, i1 %xor_ln81_70" [./components.h:81]   --->   Operation 739 'and' 'and_ln81_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_71)   --->   "%and_ln81_82 = and i1 %tmp_91, i1 %select_ln81_45" [./components.h:81]   --->   Operation 740 'and' 'and_ln81_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 741 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_71 = xor i1 %and_ln81_82, i1 1" [./components.h:81]   --->   Operation 741 'xor' 'xor_ln81_71' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_35)   --->   "%and_ln81_83 = and i1 %empty_23, i1 %xor_ln81_71" [./components.h:81]   --->   Operation 742 'and' 'and_ln81_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_35 = or i1 %and_ln81_81, i1 %and_ln81_83" [./components.h:81]   --->   Operation 743 'or' 'or_ln81_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln81_36 = sext i16 %P_L1_W_0_load_12" [./components.h:81]   --->   Operation 744 'sext' 'sext_ln81_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln81_140 = zext i15 %x_load_12" [./components.h:81]   --->   Operation 745 'zext' 'zext_ln81_140' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 746 [1/1] (1.94ns)   --->   "%mul_ln81_12 = mul i31 %sext_ln81_36, i31 %zext_ln81_140" [./components.h:81]   --->   Operation 746 'mul' 'mul_ln81_12' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_24)   --->   "%select_ln81_46 = select i1 %and_ln81_81, i16 32767, i16 32768" [./components.h:81]   --->   Operation 747 'select' 'select_ln81_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_24)   --->   "%select_ln81_47 = select i1 %or_ln81_35, i16 %select_ln81_46, i16 %z_o_27" [./components.h:81]   --->   Operation 748 'select' 'select_ln81_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_24)   --->   "%shl_ln81_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_47, i10 0" [./components.h:81]   --->   Operation 749 'bitconcatenate' 'shl_ln81_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_24)   --->   "%sext_ln81_37 = sext i26 %shl_ln81_11" [./components.h:81]   --->   Operation 750 'sext' 'sext_ln81_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_24)   --->   "%sext_ln81_38 = sext i31 %mul_ln81_12" [./components.h:81]   --->   Operation 751 'sext' 'sext_ln81_38' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 752 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_24 = add i32 %sext_ln81_37, i32 %sext_ln81_38" [./components.h:81]   --->   Operation 752 'add' 'add_ln81_24' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 31" [./components.h:81]   --->   Operation 753 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node z_o_29)   --->   "%z_o_28 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_24, i32 10, i32 25" [./components.h:81]   --->   Operation 754 'partselect' 'z_o_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node z_o_29)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_12, i32 9" [./components.h:81]   --->   Operation 755 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln81_12 = trunc i31 %mul_ln81_12" [./components.h:81]   --->   Operation 756 'trunc' 'trunc_ln81_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 757 [1/1] (0.71ns)   --->   "%icmp_ln81_48 = icmp_ne  i9 %trunc_ln81_12, i9 0" [./components.h:81]   --->   Operation 757 'icmp' 'icmp_ln81_48' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node z_o_29)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 10" [./components.h:81]   --->   Operation 758 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node z_o_29)   --->   "%or_ln81_36 = or i1 %tmp_98, i1 %icmp_ln81_48" [./components.h:81]   --->   Operation 759 'or' 'or_ln81_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node z_o_29)   --->   "%and_ln81_84 = and i1 %or_ln81_36, i1 %tmp_96" [./components.h:81]   --->   Operation 760 'and' 'and_ln81_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node z_o_29)   --->   "%zext_ln81_12 = zext i1 %and_ln81_84" [./components.h:81]   --->   Operation 761 'zext' 'zext_ln81_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 762 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_29 = add i16 %z_o_28, i16 %zext_ln81_12" [./components.h:81]   --->   Operation 762 'add' 'z_o_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 763 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_29, i32 15" [./components.h:81]   --->   Operation 763 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_101 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_24, i32 27, i32 31" [./components.h:81]   --->   Operation 764 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 765 [1/1] (0.70ns)   --->   "%icmp_ln81_49 = icmp_eq  i5 %tmp_101, i5 31" [./components.h:81]   --->   Operation 765 'icmp' 'icmp_ln81_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_24, i32 26, i32 31" [./components.h:81]   --->   Operation 766 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 767 [1/1] (0.70ns)   --->   "%icmp_ln81_50 = icmp_eq  i6 %tmp_102, i6 63" [./components.h:81]   --->   Operation 767 'icmp' 'icmp_ln81_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 768 [1/1] (0.70ns)   --->   "%icmp_ln81_51 = icmp_eq  i6 %tmp_102, i6 0" [./components.h:81]   --->   Operation 768 'icmp' 'icmp_ln81_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 769 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_13 = load i16 13" [./components.h:81]   --->   Operation 769 'load' 'P_L1_W_0_load_13' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_15 : Operation 770 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_14 = load i16 14" [./components.h:81]   --->   Operation 770 'load' 'P_L1_W_0_load_14' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 16 <SV = 15> <Delay = 3.59>
ST_16 : Operation 771 [1/2] (0.58ns)   --->   "%x_load_14 = load i7 %x_addr_14" [./components.h:81]   --->   Operation 771 'load' 'x_load_14' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_16 : Operation 772 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_14, i15 14" [./components.h:67]   --->   Operation 772 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_16 : Operation 773 [1/1] (0.00ns)   --->   "%x_addr_15 = getelementptr i15 %x, i64 0, i64 15" [./components.h:67]   --->   Operation 773 'getelementptr' 'x_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 774 [2/2] (0.58ns)   --->   "%x_load_15 = load i7 %x_addr_15" [./components.h:81]   --->   Operation 774 'load' 'x_load_15' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_16 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_85)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 25" [./components.h:81]   --->   Operation 775 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_85)   --->   "%xor_ln81_72 = xor i1 %tmp_99, i1 1" [./components.h:81]   --->   Operation 776 'xor' 'xor_ln81_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 777 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_85 = and i1 %tmp_97, i1 %xor_ln81_72" [./components.h:81]   --->   Operation 777 'and' 'and_ln81_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_77)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_24, i32 26" [./components.h:81]   --->   Operation 778 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_88)   --->   "%select_ln81_48 = select i1 %and_ln81_85, i1 %icmp_ln81_50, i1 %icmp_ln81_51" [./components.h:81]   --->   Operation 779 'select' 'select_ln81_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_77)   --->   "%xor_ln81_73 = xor i1 %tmp_100, i1 1" [./components.h:81]   --->   Operation 780 'xor' 'xor_ln81_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_77)   --->   "%and_ln81_86 = and i1 %icmp_ln81_49, i1 %xor_ln81_73" [./components.h:81]   --->   Operation 781 'and' 'and_ln81_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_77)   --->   "%select_ln81_49 = select i1 %and_ln81_85, i1 %and_ln81_86, i1 %icmp_ln81_50" [./components.h:81]   --->   Operation 782 'select' 'select_ln81_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_38)   --->   "%and_ln81_87 = and i1 %and_ln81_85, i1 %icmp_ln81_50" [./components.h:81]   --->   Operation 783 'and' 'and_ln81_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_38)   --->   "%xor_ln81_74 = xor i1 %and_ln81_87, i1 1" [./components.h:81]   --->   Operation 784 'xor' 'xor_ln81_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_38)   --->   "%empty_24 = and i1 %tmp_95, i1 %xor_ln81_74" [./components.h:81]   --->   Operation 785 'and' 'empty_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_88)   --->   "%xor_ln81_75 = xor i1 %select_ln81_48, i1 1" [./components.h:81]   --->   Operation 786 'xor' 'xor_ln81_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_88)   --->   "%or_ln81_37 = or i1 %tmp_99, i1 %xor_ln81_75" [./components.h:81]   --->   Operation 787 'or' 'or_ln81_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_88)   --->   "%xor_ln81_76 = xor i1 %tmp_95, i1 1" [./components.h:81]   --->   Operation 788 'xor' 'xor_ln81_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_88 = and i1 %or_ln81_37, i1 %xor_ln81_76" [./components.h:81]   --->   Operation 789 'and' 'and_ln81_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_77)   --->   "%and_ln81_89 = and i1 %tmp_99, i1 %select_ln81_49" [./components.h:81]   --->   Operation 790 'and' 'and_ln81_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 791 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_77 = xor i1 %and_ln81_89, i1 1" [./components.h:81]   --->   Operation 791 'xor' 'xor_ln81_77' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_38)   --->   "%and_ln81_90 = and i1 %empty_24, i1 %xor_ln81_77" [./components.h:81]   --->   Operation 792 'and' 'and_ln81_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_38 = or i1 %and_ln81_88, i1 %and_ln81_90" [./components.h:81]   --->   Operation 793 'or' 'or_ln81_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln81_39 = sext i16 %P_L1_W_0_load_13" [./components.h:81]   --->   Operation 794 'sext' 'sext_ln81_39' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln81_141 = zext i15 %x_load_13" [./components.h:81]   --->   Operation 795 'zext' 'zext_ln81_141' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 796 [1/1] (1.94ns)   --->   "%mul_ln81_13 = mul i31 %sext_ln81_39, i31 %zext_ln81_141" [./components.h:81]   --->   Operation 796 'mul' 'mul_ln81_13' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_26)   --->   "%select_ln81_50 = select i1 %and_ln81_88, i16 32767, i16 32768" [./components.h:81]   --->   Operation 797 'select' 'select_ln81_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_26)   --->   "%select_ln81_51 = select i1 %or_ln81_38, i16 %select_ln81_50, i16 %z_o_29" [./components.h:81]   --->   Operation 798 'select' 'select_ln81_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_26)   --->   "%shl_ln81_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_51, i10 0" [./components.h:81]   --->   Operation 799 'bitconcatenate' 'shl_ln81_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_26)   --->   "%sext_ln81_40 = sext i26 %shl_ln81_12" [./components.h:81]   --->   Operation 800 'sext' 'sext_ln81_40' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_26)   --->   "%sext_ln81_41 = sext i31 %mul_ln81_13" [./components.h:81]   --->   Operation 801 'sext' 'sext_ln81_41' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 802 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_26 = add i32 %sext_ln81_40, i32 %sext_ln81_41" [./components.h:81]   --->   Operation 802 'add' 'add_ln81_26' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 31" [./components.h:81]   --->   Operation 803 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node z_o_31)   --->   "%z_o_30 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_26, i32 10, i32 25" [./components.h:81]   --->   Operation 804 'partselect' 'z_o_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node z_o_31)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_13, i32 9" [./components.h:81]   --->   Operation 805 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln81_13 = trunc i31 %mul_ln81_13" [./components.h:81]   --->   Operation 806 'trunc' 'trunc_ln81_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 807 [1/1] (0.71ns)   --->   "%icmp_ln81_52 = icmp_ne  i9 %trunc_ln81_13, i9 0" [./components.h:81]   --->   Operation 807 'icmp' 'icmp_ln81_52' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node z_o_31)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 10" [./components.h:81]   --->   Operation 808 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node z_o_31)   --->   "%or_ln81_39 = or i1 %tmp_106, i1 %icmp_ln81_52" [./components.h:81]   --->   Operation 809 'or' 'or_ln81_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node z_o_31)   --->   "%and_ln81_91 = and i1 %or_ln81_39, i1 %tmp_104" [./components.h:81]   --->   Operation 810 'and' 'and_ln81_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node z_o_31)   --->   "%zext_ln81_13 = zext i1 %and_ln81_91" [./components.h:81]   --->   Operation 811 'zext' 'zext_ln81_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 812 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_31 = add i16 %z_o_30, i16 %zext_ln81_13" [./components.h:81]   --->   Operation 812 'add' 'z_o_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_31, i32 15" [./components.h:81]   --->   Operation 813 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_109 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_26, i32 27, i32 31" [./components.h:81]   --->   Operation 814 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 815 [1/1] (0.70ns)   --->   "%icmp_ln81_53 = icmp_eq  i5 %tmp_109, i5 31" [./components.h:81]   --->   Operation 815 'icmp' 'icmp_ln81_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_110 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_26, i32 26, i32 31" [./components.h:81]   --->   Operation 816 'partselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 817 [1/1] (0.70ns)   --->   "%icmp_ln81_54 = icmp_eq  i6 %tmp_110, i6 63" [./components.h:81]   --->   Operation 817 'icmp' 'icmp_ln81_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 818 [1/1] (0.70ns)   --->   "%icmp_ln81_55 = icmp_eq  i6 %tmp_110, i6 0" [./components.h:81]   --->   Operation 818 'icmp' 'icmp_ln81_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 819 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_14 = load i16 14" [./components.h:81]   --->   Operation 819 'load' 'P_L1_W_0_load_14' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_16 : Operation 820 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_15 = load i16 15" [./components.h:81]   --->   Operation 820 'load' 'P_L1_W_0_load_15' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 3.59>
ST_17 : Operation 821 [1/2] (0.58ns)   --->   "%x_load_15 = load i7 %x_addr_15" [./components.h:81]   --->   Operation 821 'load' 'x_load_15' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_17 : Operation 822 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_15, i15 15" [./components.h:67]   --->   Operation 822 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_17 : Operation 823 [1/1] (0.00ns)   --->   "%x_addr_16 = getelementptr i15 %x, i64 0, i64 16" [./components.h:67]   --->   Operation 823 'getelementptr' 'x_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 824 [2/2] (0.58ns)   --->   "%x_load_16 = load i7 %x_addr_16" [./components.h:81]   --->   Operation 824 'load' 'x_load_16' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_17 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_92)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 25" [./components.h:81]   --->   Operation 825 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_92)   --->   "%xor_ln81_78 = xor i1 %tmp_107, i1 1" [./components.h:81]   --->   Operation 826 'xor' 'xor_ln81_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_92 = and i1 %tmp_105, i1 %xor_ln81_78" [./components.h:81]   --->   Operation 827 'and' 'and_ln81_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_83)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_26, i32 26" [./components.h:81]   --->   Operation 828 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_95)   --->   "%select_ln81_52 = select i1 %and_ln81_92, i1 %icmp_ln81_54, i1 %icmp_ln81_55" [./components.h:81]   --->   Operation 829 'select' 'select_ln81_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_83)   --->   "%xor_ln81_79 = xor i1 %tmp_108, i1 1" [./components.h:81]   --->   Operation 830 'xor' 'xor_ln81_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_83)   --->   "%and_ln81_93 = and i1 %icmp_ln81_53, i1 %xor_ln81_79" [./components.h:81]   --->   Operation 831 'and' 'and_ln81_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_83)   --->   "%select_ln81_53 = select i1 %and_ln81_92, i1 %and_ln81_93, i1 %icmp_ln81_54" [./components.h:81]   --->   Operation 832 'select' 'select_ln81_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_41)   --->   "%and_ln81_94 = and i1 %and_ln81_92, i1 %icmp_ln81_54" [./components.h:81]   --->   Operation 833 'and' 'and_ln81_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_41)   --->   "%xor_ln81_80 = xor i1 %and_ln81_94, i1 1" [./components.h:81]   --->   Operation 834 'xor' 'xor_ln81_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_41)   --->   "%empty_25 = and i1 %tmp_103, i1 %xor_ln81_80" [./components.h:81]   --->   Operation 835 'and' 'empty_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_95)   --->   "%xor_ln81_81 = xor i1 %select_ln81_52, i1 1" [./components.h:81]   --->   Operation 836 'xor' 'xor_ln81_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_95)   --->   "%or_ln81_40 = or i1 %tmp_107, i1 %xor_ln81_81" [./components.h:81]   --->   Operation 837 'or' 'or_ln81_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_95)   --->   "%xor_ln81_82 = xor i1 %tmp_103, i1 1" [./components.h:81]   --->   Operation 838 'xor' 'xor_ln81_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_95 = and i1 %or_ln81_40, i1 %xor_ln81_82" [./components.h:81]   --->   Operation 839 'and' 'and_ln81_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_83)   --->   "%and_ln81_96 = and i1 %tmp_107, i1 %select_ln81_53" [./components.h:81]   --->   Operation 840 'and' 'and_ln81_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 841 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_83 = xor i1 %and_ln81_96, i1 1" [./components.h:81]   --->   Operation 841 'xor' 'xor_ln81_83' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_41)   --->   "%and_ln81_97 = and i1 %empty_25, i1 %xor_ln81_83" [./components.h:81]   --->   Operation 842 'and' 'and_ln81_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_41 = or i1 %and_ln81_95, i1 %and_ln81_97" [./components.h:81]   --->   Operation 843 'or' 'or_ln81_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln81_42 = sext i16 %P_L1_W_0_load_14" [./components.h:81]   --->   Operation 844 'sext' 'sext_ln81_42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln81_142 = zext i15 %x_load_14" [./components.h:81]   --->   Operation 845 'zext' 'zext_ln81_142' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 846 [1/1] (1.94ns)   --->   "%mul_ln81_14 = mul i31 %sext_ln81_42, i31 %zext_ln81_142" [./components.h:81]   --->   Operation 846 'mul' 'mul_ln81_14' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_28)   --->   "%select_ln81_54 = select i1 %and_ln81_95, i16 32767, i16 32768" [./components.h:81]   --->   Operation 847 'select' 'select_ln81_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_28)   --->   "%select_ln81_55 = select i1 %or_ln81_41, i16 %select_ln81_54, i16 %z_o_31" [./components.h:81]   --->   Operation 848 'select' 'select_ln81_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_28)   --->   "%shl_ln81_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_55, i10 0" [./components.h:81]   --->   Operation 849 'bitconcatenate' 'shl_ln81_13' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_28)   --->   "%sext_ln81_43 = sext i26 %shl_ln81_13" [./components.h:81]   --->   Operation 850 'sext' 'sext_ln81_43' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_28)   --->   "%sext_ln81_44 = sext i31 %mul_ln81_14" [./components.h:81]   --->   Operation 851 'sext' 'sext_ln81_44' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 852 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_28 = add i32 %sext_ln81_43, i32 %sext_ln81_44" [./components.h:81]   --->   Operation 852 'add' 'add_ln81_28' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 853 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 31" [./components.h:81]   --->   Operation 853 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node z_o_33)   --->   "%z_o_32 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_28, i32 10, i32 25" [./components.h:81]   --->   Operation 854 'partselect' 'z_o_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node z_o_33)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_14, i32 9" [./components.h:81]   --->   Operation 855 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln81_14 = trunc i31 %mul_ln81_14" [./components.h:81]   --->   Operation 856 'trunc' 'trunc_ln81_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 857 [1/1] (0.71ns)   --->   "%icmp_ln81_56 = icmp_ne  i9 %trunc_ln81_14, i9 0" [./components.h:81]   --->   Operation 857 'icmp' 'icmp_ln81_56' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node z_o_33)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 10" [./components.h:81]   --->   Operation 858 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node z_o_33)   --->   "%or_ln81_42 = or i1 %tmp_114, i1 %icmp_ln81_56" [./components.h:81]   --->   Operation 859 'or' 'or_ln81_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node z_o_33)   --->   "%and_ln81_98 = and i1 %or_ln81_42, i1 %tmp_112" [./components.h:81]   --->   Operation 860 'and' 'and_ln81_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node z_o_33)   --->   "%zext_ln81_14 = zext i1 %and_ln81_98" [./components.h:81]   --->   Operation 861 'zext' 'zext_ln81_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 862 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_33 = add i16 %z_o_32, i16 %zext_ln81_14" [./components.h:81]   --->   Operation 862 'add' 'z_o_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_33, i32 15" [./components.h:81]   --->   Operation 863 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 864 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_28, i32 27, i32 31" [./components.h:81]   --->   Operation 864 'partselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 865 [1/1] (0.70ns)   --->   "%icmp_ln81_57 = icmp_eq  i5 %tmp_117, i5 31" [./components.h:81]   --->   Operation 865 'icmp' 'icmp_ln81_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_28, i32 26, i32 31" [./components.h:81]   --->   Operation 866 'partselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 867 [1/1] (0.70ns)   --->   "%icmp_ln81_58 = icmp_eq  i6 %tmp_118, i6 63" [./components.h:81]   --->   Operation 867 'icmp' 'icmp_ln81_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 868 [1/1] (0.70ns)   --->   "%icmp_ln81_59 = icmp_eq  i6 %tmp_118, i6 0" [./components.h:81]   --->   Operation 868 'icmp' 'icmp_ln81_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 869 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_15 = load i16 15" [./components.h:81]   --->   Operation 869 'load' 'P_L1_W_0_load_15' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_17 : Operation 870 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_16 = load i16 16" [./components.h:81]   --->   Operation 870 'load' 'P_L1_W_0_load_16' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 18 <SV = 17> <Delay = 3.59>
ST_18 : Operation 871 [1/2] (0.58ns)   --->   "%x_load_16 = load i7 %x_addr_16" [./components.h:81]   --->   Operation 871 'load' 'x_load_16' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_18 : Operation 872 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_16, i15 16" [./components.h:67]   --->   Operation 872 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_18 : Operation 873 [1/1] (0.00ns)   --->   "%x_addr_17 = getelementptr i15 %x, i64 0, i64 17" [./components.h:67]   --->   Operation 873 'getelementptr' 'x_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 874 [2/2] (0.58ns)   --->   "%x_load_17 = load i7 %x_addr_17" [./components.h:81]   --->   Operation 874 'load' 'x_load_17' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_18 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_99)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 25" [./components.h:81]   --->   Operation 875 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_99)   --->   "%xor_ln81_84 = xor i1 %tmp_115, i1 1" [./components.h:81]   --->   Operation 876 'xor' 'xor_ln81_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_99 = and i1 %tmp_113, i1 %xor_ln81_84" [./components.h:81]   --->   Operation 877 'and' 'and_ln81_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_89)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_28, i32 26" [./components.h:81]   --->   Operation 878 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_102)   --->   "%select_ln81_56 = select i1 %and_ln81_99, i1 %icmp_ln81_58, i1 %icmp_ln81_59" [./components.h:81]   --->   Operation 879 'select' 'select_ln81_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_89)   --->   "%xor_ln81_85 = xor i1 %tmp_116, i1 1" [./components.h:81]   --->   Operation 880 'xor' 'xor_ln81_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_89)   --->   "%and_ln81_100 = and i1 %icmp_ln81_57, i1 %xor_ln81_85" [./components.h:81]   --->   Operation 881 'and' 'and_ln81_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_89)   --->   "%select_ln81_57 = select i1 %and_ln81_99, i1 %and_ln81_100, i1 %icmp_ln81_58" [./components.h:81]   --->   Operation 882 'select' 'select_ln81_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_44)   --->   "%and_ln81_101 = and i1 %and_ln81_99, i1 %icmp_ln81_58" [./components.h:81]   --->   Operation 883 'and' 'and_ln81_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_44)   --->   "%xor_ln81_86 = xor i1 %and_ln81_101, i1 1" [./components.h:81]   --->   Operation 884 'xor' 'xor_ln81_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_44)   --->   "%empty_26 = and i1 %tmp_111, i1 %xor_ln81_86" [./components.h:81]   --->   Operation 885 'and' 'empty_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_102)   --->   "%xor_ln81_87 = xor i1 %select_ln81_56, i1 1" [./components.h:81]   --->   Operation 886 'xor' 'xor_ln81_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_102)   --->   "%or_ln81_43 = or i1 %tmp_115, i1 %xor_ln81_87" [./components.h:81]   --->   Operation 887 'or' 'or_ln81_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_102)   --->   "%xor_ln81_88 = xor i1 %tmp_111, i1 1" [./components.h:81]   --->   Operation 888 'xor' 'xor_ln81_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_102 = and i1 %or_ln81_43, i1 %xor_ln81_88" [./components.h:81]   --->   Operation 889 'and' 'and_ln81_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_89)   --->   "%and_ln81_103 = and i1 %tmp_115, i1 %select_ln81_57" [./components.h:81]   --->   Operation 890 'and' 'and_ln81_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 891 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_89 = xor i1 %and_ln81_103, i1 1" [./components.h:81]   --->   Operation 891 'xor' 'xor_ln81_89' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_44)   --->   "%and_ln81_104 = and i1 %empty_26, i1 %xor_ln81_89" [./components.h:81]   --->   Operation 892 'and' 'and_ln81_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_44 = or i1 %and_ln81_102, i1 %and_ln81_104" [./components.h:81]   --->   Operation 893 'or' 'or_ln81_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln81_45 = sext i16 %P_L1_W_0_load_15" [./components.h:81]   --->   Operation 894 'sext' 'sext_ln81_45' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln81_143 = zext i15 %x_load_15" [./components.h:81]   --->   Operation 895 'zext' 'zext_ln81_143' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 896 [1/1] (1.94ns)   --->   "%mul_ln81_15 = mul i31 %sext_ln81_45, i31 %zext_ln81_143" [./components.h:81]   --->   Operation 896 'mul' 'mul_ln81_15' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_30)   --->   "%select_ln81_58 = select i1 %and_ln81_102, i16 32767, i16 32768" [./components.h:81]   --->   Operation 897 'select' 'select_ln81_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_30)   --->   "%select_ln81_59 = select i1 %or_ln81_44, i16 %select_ln81_58, i16 %z_o_33" [./components.h:81]   --->   Operation 898 'select' 'select_ln81_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 899 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_30)   --->   "%shl_ln81_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_59, i10 0" [./components.h:81]   --->   Operation 899 'bitconcatenate' 'shl_ln81_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_30)   --->   "%sext_ln81_46 = sext i26 %shl_ln81_14" [./components.h:81]   --->   Operation 900 'sext' 'sext_ln81_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_30)   --->   "%sext_ln81_47 = sext i31 %mul_ln81_15" [./components.h:81]   --->   Operation 901 'sext' 'sext_ln81_47' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 902 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_30 = add i32 %sext_ln81_46, i32 %sext_ln81_47" [./components.h:81]   --->   Operation 902 'add' 'add_ln81_30' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 31" [./components.h:81]   --->   Operation 903 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 904 [1/1] (0.00ns) (grouped into LUT with out node z_o_35)   --->   "%z_o_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_30, i32 10, i32 25" [./components.h:81]   --->   Operation 904 'partselect' 'z_o_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node z_o_35)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_15, i32 9" [./components.h:81]   --->   Operation 905 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln81_15 = trunc i31 %mul_ln81_15" [./components.h:81]   --->   Operation 906 'trunc' 'trunc_ln81_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 907 [1/1] (0.71ns)   --->   "%icmp_ln81_60 = icmp_ne  i9 %trunc_ln81_15, i9 0" [./components.h:81]   --->   Operation 907 'icmp' 'icmp_ln81_60' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node z_o_35)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 10" [./components.h:81]   --->   Operation 908 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node z_o_35)   --->   "%or_ln81_45 = or i1 %tmp_122, i1 %icmp_ln81_60" [./components.h:81]   --->   Operation 909 'or' 'or_ln81_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node z_o_35)   --->   "%and_ln81_105 = and i1 %or_ln81_45, i1 %tmp_120" [./components.h:81]   --->   Operation 910 'and' 'and_ln81_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node z_o_35)   --->   "%zext_ln81_15 = zext i1 %and_ln81_105" [./components.h:81]   --->   Operation 911 'zext' 'zext_ln81_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 912 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_35 = add i16 %z_o_34, i16 %zext_ln81_15" [./components.h:81]   --->   Operation 912 'add' 'z_o_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_35, i32 15" [./components.h:81]   --->   Operation 913 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 914 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_30, i32 27, i32 31" [./components.h:81]   --->   Operation 914 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 915 [1/1] (0.70ns)   --->   "%icmp_ln81_61 = icmp_eq  i5 %tmp_125, i5 31" [./components.h:81]   --->   Operation 915 'icmp' 'icmp_ln81_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 916 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_30, i32 26, i32 31" [./components.h:81]   --->   Operation 916 'partselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 917 [1/1] (0.70ns)   --->   "%icmp_ln81_62 = icmp_eq  i6 %tmp_126, i6 63" [./components.h:81]   --->   Operation 917 'icmp' 'icmp_ln81_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 918 [1/1] (0.70ns)   --->   "%icmp_ln81_63 = icmp_eq  i6 %tmp_126, i6 0" [./components.h:81]   --->   Operation 918 'icmp' 'icmp_ln81_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 919 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_16 = load i16 16" [./components.h:81]   --->   Operation 919 'load' 'P_L1_W_0_load_16' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_18 : Operation 920 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_17 = load i16 17" [./components.h:81]   --->   Operation 920 'load' 'P_L1_W_0_load_17' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 19 <SV = 18> <Delay = 3.59>
ST_19 : Operation 921 [1/2] (0.58ns)   --->   "%x_load_17 = load i7 %x_addr_17" [./components.h:81]   --->   Operation 921 'load' 'x_load_17' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_19 : Operation 922 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_17, i15 17" [./components.h:67]   --->   Operation 922 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_19 : Operation 923 [1/1] (0.00ns)   --->   "%x_addr_18 = getelementptr i15 %x, i64 0, i64 18" [./components.h:67]   --->   Operation 923 'getelementptr' 'x_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 924 [2/2] (0.58ns)   --->   "%x_load_18 = load i7 %x_addr_18" [./components.h:81]   --->   Operation 924 'load' 'x_load_18' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_19 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_106)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 25" [./components.h:81]   --->   Operation 925 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_106)   --->   "%xor_ln81_90 = xor i1 %tmp_123, i1 1" [./components.h:81]   --->   Operation 926 'xor' 'xor_ln81_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 927 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_106 = and i1 %tmp_121, i1 %xor_ln81_90" [./components.h:81]   --->   Operation 927 'and' 'and_ln81_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_95)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_30, i32 26" [./components.h:81]   --->   Operation 928 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_109)   --->   "%select_ln81_60 = select i1 %and_ln81_106, i1 %icmp_ln81_62, i1 %icmp_ln81_63" [./components.h:81]   --->   Operation 929 'select' 'select_ln81_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_95)   --->   "%xor_ln81_91 = xor i1 %tmp_124, i1 1" [./components.h:81]   --->   Operation 930 'xor' 'xor_ln81_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_95)   --->   "%and_ln81_107 = and i1 %icmp_ln81_61, i1 %xor_ln81_91" [./components.h:81]   --->   Operation 931 'and' 'and_ln81_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_95)   --->   "%select_ln81_61 = select i1 %and_ln81_106, i1 %and_ln81_107, i1 %icmp_ln81_62" [./components.h:81]   --->   Operation 932 'select' 'select_ln81_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_47)   --->   "%and_ln81_108 = and i1 %and_ln81_106, i1 %icmp_ln81_62" [./components.h:81]   --->   Operation 933 'and' 'and_ln81_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_47)   --->   "%xor_ln81_92 = xor i1 %and_ln81_108, i1 1" [./components.h:81]   --->   Operation 934 'xor' 'xor_ln81_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_47)   --->   "%empty_27 = and i1 %tmp_119, i1 %xor_ln81_92" [./components.h:81]   --->   Operation 935 'and' 'empty_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_109)   --->   "%xor_ln81_93 = xor i1 %select_ln81_60, i1 1" [./components.h:81]   --->   Operation 936 'xor' 'xor_ln81_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_109)   --->   "%or_ln81_46 = or i1 %tmp_123, i1 %xor_ln81_93" [./components.h:81]   --->   Operation 937 'or' 'or_ln81_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_109)   --->   "%xor_ln81_94 = xor i1 %tmp_119, i1 1" [./components.h:81]   --->   Operation 938 'xor' 'xor_ln81_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_109 = and i1 %or_ln81_46, i1 %xor_ln81_94" [./components.h:81]   --->   Operation 939 'and' 'and_ln81_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_95)   --->   "%and_ln81_110 = and i1 %tmp_123, i1 %select_ln81_61" [./components.h:81]   --->   Operation 940 'and' 'and_ln81_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 941 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_95 = xor i1 %and_ln81_110, i1 1" [./components.h:81]   --->   Operation 941 'xor' 'xor_ln81_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_47)   --->   "%and_ln81_111 = and i1 %empty_27, i1 %xor_ln81_95" [./components.h:81]   --->   Operation 942 'and' 'and_ln81_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_47 = or i1 %and_ln81_109, i1 %and_ln81_111" [./components.h:81]   --->   Operation 943 'or' 'or_ln81_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln81_48 = sext i16 %P_L1_W_0_load_16" [./components.h:81]   --->   Operation 944 'sext' 'sext_ln81_48' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 945 [1/1] (0.00ns)   --->   "%zext_ln81_144 = zext i15 %x_load_16" [./components.h:81]   --->   Operation 945 'zext' 'zext_ln81_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 946 [1/1] (1.94ns)   --->   "%mul_ln81_16 = mul i31 %sext_ln81_48, i31 %zext_ln81_144" [./components.h:81]   --->   Operation 946 'mul' 'mul_ln81_16' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_32)   --->   "%select_ln81_62 = select i1 %and_ln81_109, i16 32767, i16 32768" [./components.h:81]   --->   Operation 947 'select' 'select_ln81_62' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_32)   --->   "%select_ln81_63 = select i1 %or_ln81_47, i16 %select_ln81_62, i16 %z_o_35" [./components.h:81]   --->   Operation 948 'select' 'select_ln81_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_32)   --->   "%shl_ln81_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_63, i10 0" [./components.h:81]   --->   Operation 949 'bitconcatenate' 'shl_ln81_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_32)   --->   "%sext_ln81_49 = sext i26 %shl_ln81_15" [./components.h:81]   --->   Operation 950 'sext' 'sext_ln81_49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_32)   --->   "%sext_ln81_50 = sext i31 %mul_ln81_16" [./components.h:81]   --->   Operation 951 'sext' 'sext_ln81_50' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 952 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_32 = add i32 %sext_ln81_49, i32 %sext_ln81_50" [./components.h:81]   --->   Operation 952 'add' 'add_ln81_32' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 31" [./components.h:81]   --->   Operation 953 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node z_o_37)   --->   "%z_o_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_32, i32 10, i32 25" [./components.h:81]   --->   Operation 954 'partselect' 'z_o_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node z_o_37)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_16, i32 9" [./components.h:81]   --->   Operation 955 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln81_16 = trunc i31 %mul_ln81_16" [./components.h:81]   --->   Operation 956 'trunc' 'trunc_ln81_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 957 [1/1] (0.71ns)   --->   "%icmp_ln81_64 = icmp_ne  i9 %trunc_ln81_16, i9 0" [./components.h:81]   --->   Operation 957 'icmp' 'icmp_ln81_64' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node z_o_37)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 10" [./components.h:81]   --->   Operation 958 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node z_o_37)   --->   "%or_ln81_48 = or i1 %tmp_130, i1 %icmp_ln81_64" [./components.h:81]   --->   Operation 959 'or' 'or_ln81_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node z_o_37)   --->   "%and_ln81_112 = and i1 %or_ln81_48, i1 %tmp_128" [./components.h:81]   --->   Operation 960 'and' 'and_ln81_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node z_o_37)   --->   "%zext_ln81_16 = zext i1 %and_ln81_112" [./components.h:81]   --->   Operation 961 'zext' 'zext_ln81_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 962 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_37 = add i16 %z_o_36, i16 %zext_ln81_16" [./components.h:81]   --->   Operation 962 'add' 'z_o_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_37, i32 15" [./components.h:81]   --->   Operation 963 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 964 [1/1] (0.00ns)   --->   "%tmp_133 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_32, i32 27, i32 31" [./components.h:81]   --->   Operation 964 'partselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 965 [1/1] (0.70ns)   --->   "%icmp_ln81_65 = icmp_eq  i5 %tmp_133, i5 31" [./components.h:81]   --->   Operation 965 'icmp' 'icmp_ln81_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_134 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_32, i32 26, i32 31" [./components.h:81]   --->   Operation 966 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 967 [1/1] (0.70ns)   --->   "%icmp_ln81_66 = icmp_eq  i6 %tmp_134, i6 63" [./components.h:81]   --->   Operation 967 'icmp' 'icmp_ln81_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 968 [1/1] (0.70ns)   --->   "%icmp_ln81_67 = icmp_eq  i6 %tmp_134, i6 0" [./components.h:81]   --->   Operation 968 'icmp' 'icmp_ln81_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 969 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_17 = load i16 17" [./components.h:81]   --->   Operation 969 'load' 'P_L1_W_0_load_17' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_19 : Operation 970 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_18 = load i16 18" [./components.h:81]   --->   Operation 970 'load' 'P_L1_W_0_load_18' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 20 <SV = 19> <Delay = 3.59>
ST_20 : Operation 971 [1/2] (0.58ns)   --->   "%x_load_18 = load i7 %x_addr_18" [./components.h:81]   --->   Operation 971 'load' 'x_load_18' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_20 : Operation 972 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_18, i15 18" [./components.h:67]   --->   Operation 972 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_20 : Operation 973 [1/1] (0.00ns)   --->   "%x_addr_19 = getelementptr i15 %x, i64 0, i64 19" [./components.h:67]   --->   Operation 973 'getelementptr' 'x_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 974 [2/2] (0.58ns)   --->   "%x_load_19 = load i7 %x_addr_19" [./components.h:81]   --->   Operation 974 'load' 'x_load_19' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_20 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_113)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 25" [./components.h:81]   --->   Operation 975 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_113)   --->   "%xor_ln81_96 = xor i1 %tmp_131, i1 1" [./components.h:81]   --->   Operation 976 'xor' 'xor_ln81_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_113 = and i1 %tmp_129, i1 %xor_ln81_96" [./components.h:81]   --->   Operation 977 'and' 'and_ln81_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_101)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_32, i32 26" [./components.h:81]   --->   Operation 978 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_116)   --->   "%select_ln81_64 = select i1 %and_ln81_113, i1 %icmp_ln81_66, i1 %icmp_ln81_67" [./components.h:81]   --->   Operation 979 'select' 'select_ln81_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_101)   --->   "%xor_ln81_97 = xor i1 %tmp_132, i1 1" [./components.h:81]   --->   Operation 980 'xor' 'xor_ln81_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_101)   --->   "%and_ln81_114 = and i1 %icmp_ln81_65, i1 %xor_ln81_97" [./components.h:81]   --->   Operation 981 'and' 'and_ln81_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_101)   --->   "%select_ln81_65 = select i1 %and_ln81_113, i1 %and_ln81_114, i1 %icmp_ln81_66" [./components.h:81]   --->   Operation 982 'select' 'select_ln81_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 983 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_50)   --->   "%and_ln81_115 = and i1 %and_ln81_113, i1 %icmp_ln81_66" [./components.h:81]   --->   Operation 983 'and' 'and_ln81_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_50)   --->   "%xor_ln81_98 = xor i1 %and_ln81_115, i1 1" [./components.h:81]   --->   Operation 984 'xor' 'xor_ln81_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_50)   --->   "%empty_28 = and i1 %tmp_127, i1 %xor_ln81_98" [./components.h:81]   --->   Operation 985 'and' 'empty_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_116)   --->   "%xor_ln81_99 = xor i1 %select_ln81_64, i1 1" [./components.h:81]   --->   Operation 986 'xor' 'xor_ln81_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_116)   --->   "%or_ln81_49 = or i1 %tmp_131, i1 %xor_ln81_99" [./components.h:81]   --->   Operation 987 'or' 'or_ln81_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_116)   --->   "%xor_ln81_100 = xor i1 %tmp_127, i1 1" [./components.h:81]   --->   Operation 988 'xor' 'xor_ln81_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_116 = and i1 %or_ln81_49, i1 %xor_ln81_100" [./components.h:81]   --->   Operation 989 'and' 'and_ln81_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_101)   --->   "%and_ln81_117 = and i1 %tmp_131, i1 %select_ln81_65" [./components.h:81]   --->   Operation 990 'and' 'and_ln81_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 991 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_101 = xor i1 %and_ln81_117, i1 1" [./components.h:81]   --->   Operation 991 'xor' 'xor_ln81_101' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_50)   --->   "%and_ln81_118 = and i1 %empty_28, i1 %xor_ln81_101" [./components.h:81]   --->   Operation 992 'and' 'and_ln81_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 993 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_50 = or i1 %and_ln81_116, i1 %and_ln81_118" [./components.h:81]   --->   Operation 993 'or' 'or_ln81_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 994 [1/1] (0.00ns)   --->   "%sext_ln81_51 = sext i16 %P_L1_W_0_load_17" [./components.h:81]   --->   Operation 994 'sext' 'sext_ln81_51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 995 [1/1] (0.00ns)   --->   "%zext_ln81_145 = zext i15 %x_load_17" [./components.h:81]   --->   Operation 995 'zext' 'zext_ln81_145' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 996 [1/1] (1.94ns)   --->   "%mul_ln81_17 = mul i31 %sext_ln81_51, i31 %zext_ln81_145" [./components.h:81]   --->   Operation 996 'mul' 'mul_ln81_17' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_34)   --->   "%select_ln81_66 = select i1 %and_ln81_116, i16 32767, i16 32768" [./components.h:81]   --->   Operation 997 'select' 'select_ln81_66' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_34)   --->   "%select_ln81_67 = select i1 %or_ln81_50, i16 %select_ln81_66, i16 %z_o_37" [./components.h:81]   --->   Operation 998 'select' 'select_ln81_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_34)   --->   "%shl_ln81_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_67, i10 0" [./components.h:81]   --->   Operation 999 'bitconcatenate' 'shl_ln81_16' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_34)   --->   "%sext_ln81_52 = sext i26 %shl_ln81_16" [./components.h:81]   --->   Operation 1000 'sext' 'sext_ln81_52' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_34)   --->   "%sext_ln81_53 = sext i31 %mul_ln81_17" [./components.h:81]   --->   Operation 1001 'sext' 'sext_ln81_53' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1002 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_34 = add i32 %sext_ln81_52, i32 %sext_ln81_53" [./components.h:81]   --->   Operation 1002 'add' 'add_ln81_34' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 31" [./components.h:81]   --->   Operation 1003 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node z_o_39)   --->   "%z_o_38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_34, i32 10, i32 25" [./components.h:81]   --->   Operation 1004 'partselect' 'z_o_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node z_o_39)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_17, i32 9" [./components.h:81]   --->   Operation 1005 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1006 [1/1] (0.00ns)   --->   "%trunc_ln81_17 = trunc i31 %mul_ln81_17" [./components.h:81]   --->   Operation 1006 'trunc' 'trunc_ln81_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1007 [1/1] (0.71ns)   --->   "%icmp_ln81_68 = icmp_ne  i9 %trunc_ln81_17, i9 0" [./components.h:81]   --->   Operation 1007 'icmp' 'icmp_ln81_68' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node z_o_39)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 10" [./components.h:81]   --->   Operation 1008 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node z_o_39)   --->   "%or_ln81_51 = or i1 %tmp_138, i1 %icmp_ln81_68" [./components.h:81]   --->   Operation 1009 'or' 'or_ln81_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node z_o_39)   --->   "%and_ln81_119 = and i1 %or_ln81_51, i1 %tmp_136" [./components.h:81]   --->   Operation 1010 'and' 'and_ln81_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node z_o_39)   --->   "%zext_ln81_17 = zext i1 %and_ln81_119" [./components.h:81]   --->   Operation 1011 'zext' 'zext_ln81_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1012 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_39 = add i16 %z_o_38, i16 %zext_ln81_17" [./components.h:81]   --->   Operation 1012 'add' 'z_o_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1013 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_39, i32 15" [./components.h:81]   --->   Operation 1013 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1014 [1/1] (0.00ns)   --->   "%tmp_141 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_34, i32 27, i32 31" [./components.h:81]   --->   Operation 1014 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1015 [1/1] (0.70ns)   --->   "%icmp_ln81_69 = icmp_eq  i5 %tmp_141, i5 31" [./components.h:81]   --->   Operation 1015 'icmp' 'icmp_ln81_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_142 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_34, i32 26, i32 31" [./components.h:81]   --->   Operation 1016 'partselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1017 [1/1] (0.70ns)   --->   "%icmp_ln81_70 = icmp_eq  i6 %tmp_142, i6 63" [./components.h:81]   --->   Operation 1017 'icmp' 'icmp_ln81_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1018 [1/1] (0.70ns)   --->   "%icmp_ln81_71 = icmp_eq  i6 %tmp_142, i6 0" [./components.h:81]   --->   Operation 1018 'icmp' 'icmp_ln81_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1019 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_18 = load i16 18" [./components.h:81]   --->   Operation 1019 'load' 'P_L1_W_0_load_18' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_20 : Operation 1020 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_19 = load i16 19" [./components.h:81]   --->   Operation 1020 'load' 'P_L1_W_0_load_19' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 21 <SV = 20> <Delay = 3.59>
ST_21 : Operation 1021 [1/2] (0.58ns)   --->   "%x_load_19 = load i7 %x_addr_19" [./components.h:81]   --->   Operation 1021 'load' 'x_load_19' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_21 : Operation 1022 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_19, i15 19" [./components.h:67]   --->   Operation 1022 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_21 : Operation 1023 [1/1] (0.00ns)   --->   "%x_addr_20 = getelementptr i15 %x, i64 0, i64 20" [./components.h:67]   --->   Operation 1023 'getelementptr' 'x_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1024 [2/2] (0.58ns)   --->   "%x_load_20 = load i7 %x_addr_20" [./components.h:81]   --->   Operation 1024 'load' 'x_load_20' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_21 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_120)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 25" [./components.h:81]   --->   Operation 1025 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_120)   --->   "%xor_ln81_102 = xor i1 %tmp_139, i1 1" [./components.h:81]   --->   Operation 1026 'xor' 'xor_ln81_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_120 = and i1 %tmp_137, i1 %xor_ln81_102" [./components.h:81]   --->   Operation 1027 'and' 'and_ln81_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_107)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_34, i32 26" [./components.h:81]   --->   Operation 1028 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_123)   --->   "%select_ln81_68 = select i1 %and_ln81_120, i1 %icmp_ln81_70, i1 %icmp_ln81_71" [./components.h:81]   --->   Operation 1029 'select' 'select_ln81_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_107)   --->   "%xor_ln81_103 = xor i1 %tmp_140, i1 1" [./components.h:81]   --->   Operation 1030 'xor' 'xor_ln81_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_107)   --->   "%and_ln81_121 = and i1 %icmp_ln81_69, i1 %xor_ln81_103" [./components.h:81]   --->   Operation 1031 'and' 'and_ln81_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_107)   --->   "%select_ln81_69 = select i1 %and_ln81_120, i1 %and_ln81_121, i1 %icmp_ln81_70" [./components.h:81]   --->   Operation 1032 'select' 'select_ln81_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_53)   --->   "%and_ln81_122 = and i1 %and_ln81_120, i1 %icmp_ln81_70" [./components.h:81]   --->   Operation 1033 'and' 'and_ln81_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_53)   --->   "%xor_ln81_104 = xor i1 %and_ln81_122, i1 1" [./components.h:81]   --->   Operation 1034 'xor' 'xor_ln81_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_53)   --->   "%empty_29 = and i1 %tmp_135, i1 %xor_ln81_104" [./components.h:81]   --->   Operation 1035 'and' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_123)   --->   "%xor_ln81_105 = xor i1 %select_ln81_68, i1 1" [./components.h:81]   --->   Operation 1036 'xor' 'xor_ln81_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_123)   --->   "%or_ln81_52 = or i1 %tmp_139, i1 %xor_ln81_105" [./components.h:81]   --->   Operation 1037 'or' 'or_ln81_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_123)   --->   "%xor_ln81_106 = xor i1 %tmp_135, i1 1" [./components.h:81]   --->   Operation 1038 'xor' 'xor_ln81_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1039 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_123 = and i1 %or_ln81_52, i1 %xor_ln81_106" [./components.h:81]   --->   Operation 1039 'and' 'and_ln81_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_107)   --->   "%and_ln81_124 = and i1 %tmp_139, i1 %select_ln81_69" [./components.h:81]   --->   Operation 1040 'and' 'and_ln81_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1041 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_107 = xor i1 %and_ln81_124, i1 1" [./components.h:81]   --->   Operation 1041 'xor' 'xor_ln81_107' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_53)   --->   "%and_ln81_125 = and i1 %empty_29, i1 %xor_ln81_107" [./components.h:81]   --->   Operation 1042 'and' 'and_ln81_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1043 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_53 = or i1 %and_ln81_123, i1 %and_ln81_125" [./components.h:81]   --->   Operation 1043 'or' 'or_ln81_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1044 [1/1] (0.00ns)   --->   "%sext_ln81_54 = sext i16 %P_L1_W_0_load_18" [./components.h:81]   --->   Operation 1044 'sext' 'sext_ln81_54' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln81_146 = zext i15 %x_load_18" [./components.h:81]   --->   Operation 1045 'zext' 'zext_ln81_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1046 [1/1] (1.94ns)   --->   "%mul_ln81_18 = mul i31 %sext_ln81_54, i31 %zext_ln81_146" [./components.h:81]   --->   Operation 1046 'mul' 'mul_ln81_18' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_36)   --->   "%select_ln81_70 = select i1 %and_ln81_123, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1047 'select' 'select_ln81_70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_36)   --->   "%select_ln81_71 = select i1 %or_ln81_53, i16 %select_ln81_70, i16 %z_o_39" [./components.h:81]   --->   Operation 1048 'select' 'select_ln81_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_36)   --->   "%shl_ln81_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_71, i10 0" [./components.h:81]   --->   Operation 1049 'bitconcatenate' 'shl_ln81_17' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_36)   --->   "%sext_ln81_55 = sext i26 %shl_ln81_17" [./components.h:81]   --->   Operation 1050 'sext' 'sext_ln81_55' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_36)   --->   "%sext_ln81_56 = sext i31 %mul_ln81_18" [./components.h:81]   --->   Operation 1051 'sext' 'sext_ln81_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1052 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_36 = add i32 %sext_ln81_55, i32 %sext_ln81_56" [./components.h:81]   --->   Operation 1052 'add' 'add_ln81_36' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1053 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 31" [./components.h:81]   --->   Operation 1053 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node z_o_41)   --->   "%z_o_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_36, i32 10, i32 25" [./components.h:81]   --->   Operation 1054 'partselect' 'z_o_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node z_o_41)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_18, i32 9" [./components.h:81]   --->   Operation 1055 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln81_18 = trunc i31 %mul_ln81_18" [./components.h:81]   --->   Operation 1056 'trunc' 'trunc_ln81_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1057 [1/1] (0.71ns)   --->   "%icmp_ln81_72 = icmp_ne  i9 %trunc_ln81_18, i9 0" [./components.h:81]   --->   Operation 1057 'icmp' 'icmp_ln81_72' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node z_o_41)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 10" [./components.h:81]   --->   Operation 1058 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node z_o_41)   --->   "%or_ln81_54 = or i1 %tmp_146, i1 %icmp_ln81_72" [./components.h:81]   --->   Operation 1059 'or' 'or_ln81_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node z_o_41)   --->   "%and_ln81_126 = and i1 %or_ln81_54, i1 %tmp_144" [./components.h:81]   --->   Operation 1060 'and' 'and_ln81_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node z_o_41)   --->   "%zext_ln81_18 = zext i1 %and_ln81_126" [./components.h:81]   --->   Operation 1061 'zext' 'zext_ln81_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1062 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_41 = add i16 %z_o_40, i16 %zext_ln81_18" [./components.h:81]   --->   Operation 1062 'add' 'z_o_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1063 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_41, i32 15" [./components.h:81]   --->   Operation 1063 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_36, i32 27, i32 31" [./components.h:81]   --->   Operation 1064 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1065 [1/1] (0.70ns)   --->   "%icmp_ln81_73 = icmp_eq  i5 %tmp_149, i5 31" [./components.h:81]   --->   Operation 1065 'icmp' 'icmp_ln81_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1066 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_36, i32 26, i32 31" [./components.h:81]   --->   Operation 1066 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1067 [1/1] (0.70ns)   --->   "%icmp_ln81_74 = icmp_eq  i6 %tmp_150, i6 63" [./components.h:81]   --->   Operation 1067 'icmp' 'icmp_ln81_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1068 [1/1] (0.70ns)   --->   "%icmp_ln81_75 = icmp_eq  i6 %tmp_150, i6 0" [./components.h:81]   --->   Operation 1068 'icmp' 'icmp_ln81_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1069 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_19 = load i16 19" [./components.h:81]   --->   Operation 1069 'load' 'P_L1_W_0_load_19' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_21 : Operation 1070 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_20 = load i16 20" [./components.h:81]   --->   Operation 1070 'load' 'P_L1_W_0_load_20' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 22 <SV = 21> <Delay = 3.59>
ST_22 : Operation 1071 [1/2] (0.58ns)   --->   "%x_load_20 = load i7 %x_addr_20" [./components.h:81]   --->   Operation 1071 'load' 'x_load_20' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_22 : Operation 1072 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_20, i15 20" [./components.h:67]   --->   Operation 1072 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_22 : Operation 1073 [1/1] (0.00ns)   --->   "%x_addr_21 = getelementptr i15 %x, i64 0, i64 21" [./components.h:67]   --->   Operation 1073 'getelementptr' 'x_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1074 [2/2] (0.58ns)   --->   "%x_load_21 = load i7 %x_addr_21" [./components.h:81]   --->   Operation 1074 'load' 'x_load_21' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_22 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_127)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 25" [./components.h:81]   --->   Operation 1075 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_127)   --->   "%xor_ln81_108 = xor i1 %tmp_147, i1 1" [./components.h:81]   --->   Operation 1076 'xor' 'xor_ln81_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_127 = and i1 %tmp_145, i1 %xor_ln81_108" [./components.h:81]   --->   Operation 1077 'and' 'and_ln81_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_113)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_36, i32 26" [./components.h:81]   --->   Operation 1078 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_130)   --->   "%select_ln81_72 = select i1 %and_ln81_127, i1 %icmp_ln81_74, i1 %icmp_ln81_75" [./components.h:81]   --->   Operation 1079 'select' 'select_ln81_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_113)   --->   "%xor_ln81_109 = xor i1 %tmp_148, i1 1" [./components.h:81]   --->   Operation 1080 'xor' 'xor_ln81_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_113)   --->   "%and_ln81_128 = and i1 %icmp_ln81_73, i1 %xor_ln81_109" [./components.h:81]   --->   Operation 1081 'and' 'and_ln81_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_113)   --->   "%select_ln81_73 = select i1 %and_ln81_127, i1 %and_ln81_128, i1 %icmp_ln81_74" [./components.h:81]   --->   Operation 1082 'select' 'select_ln81_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_56)   --->   "%and_ln81_129 = and i1 %and_ln81_127, i1 %icmp_ln81_74" [./components.h:81]   --->   Operation 1083 'and' 'and_ln81_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_56)   --->   "%xor_ln81_110 = xor i1 %and_ln81_129, i1 1" [./components.h:81]   --->   Operation 1084 'xor' 'xor_ln81_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_56)   --->   "%empty_30 = and i1 %tmp_143, i1 %xor_ln81_110" [./components.h:81]   --->   Operation 1085 'and' 'empty_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_130)   --->   "%xor_ln81_111 = xor i1 %select_ln81_72, i1 1" [./components.h:81]   --->   Operation 1086 'xor' 'xor_ln81_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_130)   --->   "%or_ln81_55 = or i1 %tmp_147, i1 %xor_ln81_111" [./components.h:81]   --->   Operation 1087 'or' 'or_ln81_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_130)   --->   "%xor_ln81_112 = xor i1 %tmp_143, i1 1" [./components.h:81]   --->   Operation 1088 'xor' 'xor_ln81_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1089 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_130 = and i1 %or_ln81_55, i1 %xor_ln81_112" [./components.h:81]   --->   Operation 1089 'and' 'and_ln81_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_113)   --->   "%and_ln81_131 = and i1 %tmp_147, i1 %select_ln81_73" [./components.h:81]   --->   Operation 1090 'and' 'and_ln81_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1091 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_113 = xor i1 %and_ln81_131, i1 1" [./components.h:81]   --->   Operation 1091 'xor' 'xor_ln81_113' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_56)   --->   "%and_ln81_132 = and i1 %empty_30, i1 %xor_ln81_113" [./components.h:81]   --->   Operation 1092 'and' 'and_ln81_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1093 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_56 = or i1 %and_ln81_130, i1 %and_ln81_132" [./components.h:81]   --->   Operation 1093 'or' 'or_ln81_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln81_57 = sext i16 %P_L1_W_0_load_19" [./components.h:81]   --->   Operation 1094 'sext' 'sext_ln81_57' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln81_147 = zext i15 %x_load_19" [./components.h:81]   --->   Operation 1095 'zext' 'zext_ln81_147' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1096 [1/1] (1.94ns)   --->   "%mul_ln81_19 = mul i31 %sext_ln81_57, i31 %zext_ln81_147" [./components.h:81]   --->   Operation 1096 'mul' 'mul_ln81_19' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_38)   --->   "%select_ln81_74 = select i1 %and_ln81_130, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1097 'select' 'select_ln81_74' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_38)   --->   "%select_ln81_75 = select i1 %or_ln81_56, i16 %select_ln81_74, i16 %z_o_41" [./components.h:81]   --->   Operation 1098 'select' 'select_ln81_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_38)   --->   "%shl_ln81_18 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_75, i10 0" [./components.h:81]   --->   Operation 1099 'bitconcatenate' 'shl_ln81_18' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_38)   --->   "%sext_ln81_58 = sext i26 %shl_ln81_18" [./components.h:81]   --->   Operation 1100 'sext' 'sext_ln81_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_38)   --->   "%sext_ln81_59 = sext i31 %mul_ln81_19" [./components.h:81]   --->   Operation 1101 'sext' 'sext_ln81_59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1102 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_38 = add i32 %sext_ln81_58, i32 %sext_ln81_59" [./components.h:81]   --->   Operation 1102 'add' 'add_ln81_38' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1103 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 31" [./components.h:81]   --->   Operation 1103 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node z_o_43)   --->   "%z_o_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_38, i32 10, i32 25" [./components.h:81]   --->   Operation 1104 'partselect' 'z_o_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node z_o_43)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_19, i32 9" [./components.h:81]   --->   Operation 1105 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1106 [1/1] (0.00ns)   --->   "%trunc_ln81_19 = trunc i31 %mul_ln81_19" [./components.h:81]   --->   Operation 1106 'trunc' 'trunc_ln81_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1107 [1/1] (0.71ns)   --->   "%icmp_ln81_76 = icmp_ne  i9 %trunc_ln81_19, i9 0" [./components.h:81]   --->   Operation 1107 'icmp' 'icmp_ln81_76' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node z_o_43)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 10" [./components.h:81]   --->   Operation 1108 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node z_o_43)   --->   "%or_ln81_57 = or i1 %tmp_154, i1 %icmp_ln81_76" [./components.h:81]   --->   Operation 1109 'or' 'or_ln81_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node z_o_43)   --->   "%and_ln81_133 = and i1 %or_ln81_57, i1 %tmp_152" [./components.h:81]   --->   Operation 1110 'and' 'and_ln81_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node z_o_43)   --->   "%zext_ln81_19 = zext i1 %and_ln81_133" [./components.h:81]   --->   Operation 1111 'zext' 'zext_ln81_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1112 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_43 = add i16 %z_o_42, i16 %zext_ln81_19" [./components.h:81]   --->   Operation 1112 'add' 'z_o_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_43, i32 15" [./components.h:81]   --->   Operation 1113 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_157 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_38, i32 27, i32 31" [./components.h:81]   --->   Operation 1114 'partselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1115 [1/1] (0.70ns)   --->   "%icmp_ln81_77 = icmp_eq  i5 %tmp_157, i5 31" [./components.h:81]   --->   Operation 1115 'icmp' 'icmp_ln81_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_158 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_38, i32 26, i32 31" [./components.h:81]   --->   Operation 1116 'partselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1117 [1/1] (0.70ns)   --->   "%icmp_ln81_78 = icmp_eq  i6 %tmp_158, i6 63" [./components.h:81]   --->   Operation 1117 'icmp' 'icmp_ln81_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1118 [1/1] (0.70ns)   --->   "%icmp_ln81_79 = icmp_eq  i6 %tmp_158, i6 0" [./components.h:81]   --->   Operation 1118 'icmp' 'icmp_ln81_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1119 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_20 = load i16 20" [./components.h:81]   --->   Operation 1119 'load' 'P_L1_W_0_load_20' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_22 : Operation 1120 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_21 = load i16 21" [./components.h:81]   --->   Operation 1120 'load' 'P_L1_W_0_load_21' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 23 <SV = 22> <Delay = 3.59>
ST_23 : Operation 1121 [1/2] (0.58ns)   --->   "%x_load_21 = load i7 %x_addr_21" [./components.h:81]   --->   Operation 1121 'load' 'x_load_21' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_23 : Operation 1122 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_21, i15 21" [./components.h:67]   --->   Operation 1122 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_23 : Operation 1123 [1/1] (0.00ns)   --->   "%x_addr_22 = getelementptr i15 %x, i64 0, i64 22" [./components.h:67]   --->   Operation 1123 'getelementptr' 'x_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1124 [2/2] (0.58ns)   --->   "%x_load_22 = load i7 %x_addr_22" [./components.h:81]   --->   Operation 1124 'load' 'x_load_22' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_23 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_134)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 25" [./components.h:81]   --->   Operation 1125 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_134)   --->   "%xor_ln81_114 = xor i1 %tmp_155, i1 1" [./components.h:81]   --->   Operation 1126 'xor' 'xor_ln81_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_134 = and i1 %tmp_153, i1 %xor_ln81_114" [./components.h:81]   --->   Operation 1127 'and' 'and_ln81_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_119)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_38, i32 26" [./components.h:81]   --->   Operation 1128 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_137)   --->   "%select_ln81_76 = select i1 %and_ln81_134, i1 %icmp_ln81_78, i1 %icmp_ln81_79" [./components.h:81]   --->   Operation 1129 'select' 'select_ln81_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_119)   --->   "%xor_ln81_115 = xor i1 %tmp_156, i1 1" [./components.h:81]   --->   Operation 1130 'xor' 'xor_ln81_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_119)   --->   "%and_ln81_135 = and i1 %icmp_ln81_77, i1 %xor_ln81_115" [./components.h:81]   --->   Operation 1131 'and' 'and_ln81_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_119)   --->   "%select_ln81_77 = select i1 %and_ln81_134, i1 %and_ln81_135, i1 %icmp_ln81_78" [./components.h:81]   --->   Operation 1132 'select' 'select_ln81_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_59)   --->   "%and_ln81_136 = and i1 %and_ln81_134, i1 %icmp_ln81_78" [./components.h:81]   --->   Operation 1133 'and' 'and_ln81_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1134 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_59)   --->   "%xor_ln81_116 = xor i1 %and_ln81_136, i1 1" [./components.h:81]   --->   Operation 1134 'xor' 'xor_ln81_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_59)   --->   "%empty_31 = and i1 %tmp_151, i1 %xor_ln81_116" [./components.h:81]   --->   Operation 1135 'and' 'empty_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_137)   --->   "%xor_ln81_117 = xor i1 %select_ln81_76, i1 1" [./components.h:81]   --->   Operation 1136 'xor' 'xor_ln81_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_137)   --->   "%or_ln81_58 = or i1 %tmp_155, i1 %xor_ln81_117" [./components.h:81]   --->   Operation 1137 'or' 'or_ln81_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_137)   --->   "%xor_ln81_118 = xor i1 %tmp_151, i1 1" [./components.h:81]   --->   Operation 1138 'xor' 'xor_ln81_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_137 = and i1 %or_ln81_58, i1 %xor_ln81_118" [./components.h:81]   --->   Operation 1139 'and' 'and_ln81_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_119)   --->   "%and_ln81_138 = and i1 %tmp_155, i1 %select_ln81_77" [./components.h:81]   --->   Operation 1140 'and' 'and_ln81_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1141 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_119 = xor i1 %and_ln81_138, i1 1" [./components.h:81]   --->   Operation 1141 'xor' 'xor_ln81_119' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_59)   --->   "%and_ln81_139 = and i1 %empty_31, i1 %xor_ln81_119" [./components.h:81]   --->   Operation 1142 'and' 'and_ln81_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1143 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_59 = or i1 %and_ln81_137, i1 %and_ln81_139" [./components.h:81]   --->   Operation 1143 'or' 'or_ln81_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln81_60 = sext i16 %P_L1_W_0_load_20" [./components.h:81]   --->   Operation 1144 'sext' 'sext_ln81_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln81_148 = zext i15 %x_load_20" [./components.h:81]   --->   Operation 1145 'zext' 'zext_ln81_148' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1146 [1/1] (1.94ns)   --->   "%mul_ln81_20 = mul i31 %sext_ln81_60, i31 %zext_ln81_148" [./components.h:81]   --->   Operation 1146 'mul' 'mul_ln81_20' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_40)   --->   "%select_ln81_78 = select i1 %and_ln81_137, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1147 'select' 'select_ln81_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_40)   --->   "%select_ln81_79 = select i1 %or_ln81_59, i16 %select_ln81_78, i16 %z_o_43" [./components.h:81]   --->   Operation 1148 'select' 'select_ln81_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_40)   --->   "%shl_ln81_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_79, i10 0" [./components.h:81]   --->   Operation 1149 'bitconcatenate' 'shl_ln81_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_40)   --->   "%sext_ln81_61 = sext i26 %shl_ln81_19" [./components.h:81]   --->   Operation 1150 'sext' 'sext_ln81_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1151 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_40)   --->   "%sext_ln81_62 = sext i31 %mul_ln81_20" [./components.h:81]   --->   Operation 1151 'sext' 'sext_ln81_62' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1152 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_40 = add i32 %sext_ln81_61, i32 %sext_ln81_62" [./components.h:81]   --->   Operation 1152 'add' 'add_ln81_40' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 31" [./components.h:81]   --->   Operation 1153 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1154 [1/1] (0.00ns) (grouped into LUT with out node z_o_45)   --->   "%z_o_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_40, i32 10, i32 25" [./components.h:81]   --->   Operation 1154 'partselect' 'z_o_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node z_o_45)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_20, i32 9" [./components.h:81]   --->   Operation 1155 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1156 [1/1] (0.00ns)   --->   "%trunc_ln81_20 = trunc i31 %mul_ln81_20" [./components.h:81]   --->   Operation 1156 'trunc' 'trunc_ln81_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1157 [1/1] (0.71ns)   --->   "%icmp_ln81_80 = icmp_ne  i9 %trunc_ln81_20, i9 0" [./components.h:81]   --->   Operation 1157 'icmp' 'icmp_ln81_80' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node z_o_45)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 10" [./components.h:81]   --->   Operation 1158 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node z_o_45)   --->   "%or_ln81_60 = or i1 %tmp_162, i1 %icmp_ln81_80" [./components.h:81]   --->   Operation 1159 'or' 'or_ln81_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node z_o_45)   --->   "%and_ln81_140 = and i1 %or_ln81_60, i1 %tmp_160" [./components.h:81]   --->   Operation 1160 'and' 'and_ln81_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node z_o_45)   --->   "%zext_ln81_20 = zext i1 %and_ln81_140" [./components.h:81]   --->   Operation 1161 'zext' 'zext_ln81_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1162 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_45 = add i16 %z_o_44, i16 %zext_ln81_20" [./components.h:81]   --->   Operation 1162 'add' 'z_o_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1163 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_45, i32 15" [./components.h:81]   --->   Operation 1163 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1164 [1/1] (0.00ns)   --->   "%tmp_165 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_40, i32 27, i32 31" [./components.h:81]   --->   Operation 1164 'partselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1165 [1/1] (0.70ns)   --->   "%icmp_ln81_81 = icmp_eq  i5 %tmp_165, i5 31" [./components.h:81]   --->   Operation 1165 'icmp' 'icmp_ln81_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1166 [1/1] (0.00ns)   --->   "%tmp_166 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_40, i32 26, i32 31" [./components.h:81]   --->   Operation 1166 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1167 [1/1] (0.70ns)   --->   "%icmp_ln81_82 = icmp_eq  i6 %tmp_166, i6 63" [./components.h:81]   --->   Operation 1167 'icmp' 'icmp_ln81_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1168 [1/1] (0.70ns)   --->   "%icmp_ln81_83 = icmp_eq  i6 %tmp_166, i6 0" [./components.h:81]   --->   Operation 1168 'icmp' 'icmp_ln81_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1169 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_21 = load i16 21" [./components.h:81]   --->   Operation 1169 'load' 'P_L1_W_0_load_21' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_23 : Operation 1170 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_22 = load i16 22" [./components.h:81]   --->   Operation 1170 'load' 'P_L1_W_0_load_22' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 24 <SV = 23> <Delay = 3.59>
ST_24 : Operation 1171 [1/2] (0.58ns)   --->   "%x_load_22 = load i7 %x_addr_22" [./components.h:81]   --->   Operation 1171 'load' 'x_load_22' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_24 : Operation 1172 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_22, i15 22" [./components.h:67]   --->   Operation 1172 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_24 : Operation 1173 [1/1] (0.00ns)   --->   "%x_addr_23 = getelementptr i15 %x, i64 0, i64 23" [./components.h:67]   --->   Operation 1173 'getelementptr' 'x_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1174 [2/2] (0.58ns)   --->   "%x_load_23 = load i7 %x_addr_23" [./components.h:81]   --->   Operation 1174 'load' 'x_load_23' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_24 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_141)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 25" [./components.h:81]   --->   Operation 1175 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_141)   --->   "%xor_ln81_120 = xor i1 %tmp_163, i1 1" [./components.h:81]   --->   Operation 1176 'xor' 'xor_ln81_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_141 = and i1 %tmp_161, i1 %xor_ln81_120" [./components.h:81]   --->   Operation 1177 'and' 'and_ln81_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_125)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_40, i32 26" [./components.h:81]   --->   Operation 1178 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_144)   --->   "%select_ln81_80 = select i1 %and_ln81_141, i1 %icmp_ln81_82, i1 %icmp_ln81_83" [./components.h:81]   --->   Operation 1179 'select' 'select_ln81_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_125)   --->   "%xor_ln81_121 = xor i1 %tmp_164, i1 1" [./components.h:81]   --->   Operation 1180 'xor' 'xor_ln81_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_125)   --->   "%and_ln81_142 = and i1 %icmp_ln81_81, i1 %xor_ln81_121" [./components.h:81]   --->   Operation 1181 'and' 'and_ln81_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_125)   --->   "%select_ln81_81 = select i1 %and_ln81_141, i1 %and_ln81_142, i1 %icmp_ln81_82" [./components.h:81]   --->   Operation 1182 'select' 'select_ln81_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_62)   --->   "%and_ln81_143 = and i1 %and_ln81_141, i1 %icmp_ln81_82" [./components.h:81]   --->   Operation 1183 'and' 'and_ln81_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_62)   --->   "%xor_ln81_122 = xor i1 %and_ln81_143, i1 1" [./components.h:81]   --->   Operation 1184 'xor' 'xor_ln81_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_62)   --->   "%empty_32 = and i1 %tmp_159, i1 %xor_ln81_122" [./components.h:81]   --->   Operation 1185 'and' 'empty_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_144)   --->   "%xor_ln81_123 = xor i1 %select_ln81_80, i1 1" [./components.h:81]   --->   Operation 1186 'xor' 'xor_ln81_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_144)   --->   "%or_ln81_61 = or i1 %tmp_163, i1 %xor_ln81_123" [./components.h:81]   --->   Operation 1187 'or' 'or_ln81_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_144)   --->   "%xor_ln81_124 = xor i1 %tmp_159, i1 1" [./components.h:81]   --->   Operation 1188 'xor' 'xor_ln81_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_144 = and i1 %or_ln81_61, i1 %xor_ln81_124" [./components.h:81]   --->   Operation 1189 'and' 'and_ln81_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_125)   --->   "%and_ln81_145 = and i1 %tmp_163, i1 %select_ln81_81" [./components.h:81]   --->   Operation 1190 'and' 'and_ln81_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1191 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_125 = xor i1 %and_ln81_145, i1 1" [./components.h:81]   --->   Operation 1191 'xor' 'xor_ln81_125' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_62)   --->   "%and_ln81_146 = and i1 %empty_32, i1 %xor_ln81_125" [./components.h:81]   --->   Operation 1192 'and' 'and_ln81_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_62 = or i1 %and_ln81_144, i1 %and_ln81_146" [./components.h:81]   --->   Operation 1193 'or' 'or_ln81_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln81_63 = sext i16 %P_L1_W_0_load_21" [./components.h:81]   --->   Operation 1194 'sext' 'sext_ln81_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1195 [1/1] (0.00ns)   --->   "%zext_ln81_149 = zext i15 %x_load_21" [./components.h:81]   --->   Operation 1195 'zext' 'zext_ln81_149' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1196 [1/1] (1.94ns)   --->   "%mul_ln81_21 = mul i31 %sext_ln81_63, i31 %zext_ln81_149" [./components.h:81]   --->   Operation 1196 'mul' 'mul_ln81_21' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_42)   --->   "%select_ln81_82 = select i1 %and_ln81_144, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1197 'select' 'select_ln81_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_42)   --->   "%select_ln81_83 = select i1 %or_ln81_62, i16 %select_ln81_82, i16 %z_o_45" [./components.h:81]   --->   Operation 1198 'select' 'select_ln81_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_42)   --->   "%shl_ln81_20 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_83, i10 0" [./components.h:81]   --->   Operation 1199 'bitconcatenate' 'shl_ln81_20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_42)   --->   "%sext_ln81_64 = sext i26 %shl_ln81_20" [./components.h:81]   --->   Operation 1200 'sext' 'sext_ln81_64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_42)   --->   "%sext_ln81_65 = sext i31 %mul_ln81_21" [./components.h:81]   --->   Operation 1201 'sext' 'sext_ln81_65' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1202 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_42 = add i32 %sext_ln81_64, i32 %sext_ln81_65" [./components.h:81]   --->   Operation 1202 'add' 'add_ln81_42' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1203 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 31" [./components.h:81]   --->   Operation 1203 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node z_o_47)   --->   "%z_o_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_42, i32 10, i32 25" [./components.h:81]   --->   Operation 1204 'partselect' 'z_o_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node z_o_47)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_21, i32 9" [./components.h:81]   --->   Operation 1205 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln81_21 = trunc i31 %mul_ln81_21" [./components.h:81]   --->   Operation 1206 'trunc' 'trunc_ln81_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1207 [1/1] (0.71ns)   --->   "%icmp_ln81_84 = icmp_ne  i9 %trunc_ln81_21, i9 0" [./components.h:81]   --->   Operation 1207 'icmp' 'icmp_ln81_84' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node z_o_47)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 10" [./components.h:81]   --->   Operation 1208 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node z_o_47)   --->   "%or_ln81_63 = or i1 %tmp_170, i1 %icmp_ln81_84" [./components.h:81]   --->   Operation 1209 'or' 'or_ln81_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node z_o_47)   --->   "%and_ln81_147 = and i1 %or_ln81_63, i1 %tmp_168" [./components.h:81]   --->   Operation 1210 'and' 'and_ln81_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node z_o_47)   --->   "%zext_ln81_21 = zext i1 %and_ln81_147" [./components.h:81]   --->   Operation 1211 'zext' 'zext_ln81_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1212 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_47 = add i16 %z_o_46, i16 %zext_ln81_21" [./components.h:81]   --->   Operation 1212 'add' 'z_o_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_47, i32 15" [./components.h:81]   --->   Operation 1213 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_173 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_42, i32 27, i32 31" [./components.h:81]   --->   Operation 1214 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1215 [1/1] (0.70ns)   --->   "%icmp_ln81_85 = icmp_eq  i5 %tmp_173, i5 31" [./components.h:81]   --->   Operation 1215 'icmp' 'icmp_ln81_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_174 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_42, i32 26, i32 31" [./components.h:81]   --->   Operation 1216 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1217 [1/1] (0.70ns)   --->   "%icmp_ln81_86 = icmp_eq  i6 %tmp_174, i6 63" [./components.h:81]   --->   Operation 1217 'icmp' 'icmp_ln81_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1218 [1/1] (0.70ns)   --->   "%icmp_ln81_87 = icmp_eq  i6 %tmp_174, i6 0" [./components.h:81]   --->   Operation 1218 'icmp' 'icmp_ln81_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1219 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_22 = load i16 22" [./components.h:81]   --->   Operation 1219 'load' 'P_L1_W_0_load_22' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_24 : Operation 1220 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_23 = load i16 23" [./components.h:81]   --->   Operation 1220 'load' 'P_L1_W_0_load_23' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 25 <SV = 24> <Delay = 3.59>
ST_25 : Operation 1221 [1/2] (0.58ns)   --->   "%x_load_23 = load i7 %x_addr_23" [./components.h:81]   --->   Operation 1221 'load' 'x_load_23' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_25 : Operation 1222 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_23, i15 23" [./components.h:67]   --->   Operation 1222 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_25 : Operation 1223 [1/1] (0.00ns)   --->   "%x_addr_24 = getelementptr i15 %x, i64 0, i64 24" [./components.h:67]   --->   Operation 1223 'getelementptr' 'x_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1224 [2/2] (0.58ns)   --->   "%x_load_24 = load i7 %x_addr_24" [./components.h:81]   --->   Operation 1224 'load' 'x_load_24' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_25 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_148)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 25" [./components.h:81]   --->   Operation 1225 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_148)   --->   "%xor_ln81_126 = xor i1 %tmp_171, i1 1" [./components.h:81]   --->   Operation 1226 'xor' 'xor_ln81_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_148 = and i1 %tmp_169, i1 %xor_ln81_126" [./components.h:81]   --->   Operation 1227 'and' 'and_ln81_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_131)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_42, i32 26" [./components.h:81]   --->   Operation 1228 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_151)   --->   "%select_ln81_84 = select i1 %and_ln81_148, i1 %icmp_ln81_86, i1 %icmp_ln81_87" [./components.h:81]   --->   Operation 1229 'select' 'select_ln81_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_131)   --->   "%xor_ln81_127 = xor i1 %tmp_172, i1 1" [./components.h:81]   --->   Operation 1230 'xor' 'xor_ln81_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_131)   --->   "%and_ln81_149 = and i1 %icmp_ln81_85, i1 %xor_ln81_127" [./components.h:81]   --->   Operation 1231 'and' 'and_ln81_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_131)   --->   "%select_ln81_85 = select i1 %and_ln81_148, i1 %and_ln81_149, i1 %icmp_ln81_86" [./components.h:81]   --->   Operation 1232 'select' 'select_ln81_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_65)   --->   "%and_ln81_150 = and i1 %and_ln81_148, i1 %icmp_ln81_86" [./components.h:81]   --->   Operation 1233 'and' 'and_ln81_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_65)   --->   "%xor_ln81_128 = xor i1 %and_ln81_150, i1 1" [./components.h:81]   --->   Operation 1234 'xor' 'xor_ln81_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_65)   --->   "%empty_33 = and i1 %tmp_167, i1 %xor_ln81_128" [./components.h:81]   --->   Operation 1235 'and' 'empty_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_151)   --->   "%xor_ln81_129 = xor i1 %select_ln81_84, i1 1" [./components.h:81]   --->   Operation 1236 'xor' 'xor_ln81_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_151)   --->   "%or_ln81_64 = or i1 %tmp_171, i1 %xor_ln81_129" [./components.h:81]   --->   Operation 1237 'or' 'or_ln81_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_151)   --->   "%xor_ln81_130 = xor i1 %tmp_167, i1 1" [./components.h:81]   --->   Operation 1238 'xor' 'xor_ln81_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_151 = and i1 %or_ln81_64, i1 %xor_ln81_130" [./components.h:81]   --->   Operation 1239 'and' 'and_ln81_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_131)   --->   "%and_ln81_152 = and i1 %tmp_171, i1 %select_ln81_85" [./components.h:81]   --->   Operation 1240 'and' 'and_ln81_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1241 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_131 = xor i1 %and_ln81_152, i1 1" [./components.h:81]   --->   Operation 1241 'xor' 'xor_ln81_131' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_65)   --->   "%and_ln81_153 = and i1 %empty_33, i1 %xor_ln81_131" [./components.h:81]   --->   Operation 1242 'and' 'and_ln81_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_65 = or i1 %and_ln81_151, i1 %and_ln81_153" [./components.h:81]   --->   Operation 1243 'or' 'or_ln81_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln81_66 = sext i16 %P_L1_W_0_load_22" [./components.h:81]   --->   Operation 1244 'sext' 'sext_ln81_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln81_150 = zext i15 %x_load_22" [./components.h:81]   --->   Operation 1245 'zext' 'zext_ln81_150' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1246 [1/1] (1.94ns)   --->   "%mul_ln81_22 = mul i31 %sext_ln81_66, i31 %zext_ln81_150" [./components.h:81]   --->   Operation 1246 'mul' 'mul_ln81_22' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_44)   --->   "%select_ln81_86 = select i1 %and_ln81_151, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1247 'select' 'select_ln81_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_44)   --->   "%select_ln81_87 = select i1 %or_ln81_65, i16 %select_ln81_86, i16 %z_o_47" [./components.h:81]   --->   Operation 1248 'select' 'select_ln81_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_44)   --->   "%shl_ln81_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_87, i10 0" [./components.h:81]   --->   Operation 1249 'bitconcatenate' 'shl_ln81_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_44)   --->   "%sext_ln81_67 = sext i26 %shl_ln81_21" [./components.h:81]   --->   Operation 1250 'sext' 'sext_ln81_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_44)   --->   "%sext_ln81_68 = sext i31 %mul_ln81_22" [./components.h:81]   --->   Operation 1251 'sext' 'sext_ln81_68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1252 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_44 = add i32 %sext_ln81_67, i32 %sext_ln81_68" [./components.h:81]   --->   Operation 1252 'add' 'add_ln81_44' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1253 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 31" [./components.h:81]   --->   Operation 1253 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1254 [1/1] (0.00ns) (grouped into LUT with out node z_o_49)   --->   "%z_o_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_44, i32 10, i32 25" [./components.h:81]   --->   Operation 1254 'partselect' 'z_o_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node z_o_49)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_22, i32 9" [./components.h:81]   --->   Operation 1255 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln81_22 = trunc i31 %mul_ln81_22" [./components.h:81]   --->   Operation 1256 'trunc' 'trunc_ln81_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1257 [1/1] (0.71ns)   --->   "%icmp_ln81_88 = icmp_ne  i9 %trunc_ln81_22, i9 0" [./components.h:81]   --->   Operation 1257 'icmp' 'icmp_ln81_88' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node z_o_49)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 10" [./components.h:81]   --->   Operation 1258 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node z_o_49)   --->   "%or_ln81_66 = or i1 %tmp_178, i1 %icmp_ln81_88" [./components.h:81]   --->   Operation 1259 'or' 'or_ln81_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node z_o_49)   --->   "%and_ln81_154 = and i1 %or_ln81_66, i1 %tmp_176" [./components.h:81]   --->   Operation 1260 'and' 'and_ln81_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node z_o_49)   --->   "%zext_ln81_22 = zext i1 %and_ln81_154" [./components.h:81]   --->   Operation 1261 'zext' 'zext_ln81_22' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1262 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_49 = add i16 %z_o_48, i16 %zext_ln81_22" [./components.h:81]   --->   Operation 1262 'add' 'z_o_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1263 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_49, i32 15" [./components.h:81]   --->   Operation 1263 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_44, i32 27, i32 31" [./components.h:81]   --->   Operation 1264 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1265 [1/1] (0.70ns)   --->   "%icmp_ln81_89 = icmp_eq  i5 %tmp_181, i5 31" [./components.h:81]   --->   Operation 1265 'icmp' 'icmp_ln81_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_182 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_44, i32 26, i32 31" [./components.h:81]   --->   Operation 1266 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1267 [1/1] (0.70ns)   --->   "%icmp_ln81_90 = icmp_eq  i6 %tmp_182, i6 63" [./components.h:81]   --->   Operation 1267 'icmp' 'icmp_ln81_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1268 [1/1] (0.70ns)   --->   "%icmp_ln81_91 = icmp_eq  i6 %tmp_182, i6 0" [./components.h:81]   --->   Operation 1268 'icmp' 'icmp_ln81_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1269 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_23 = load i16 23" [./components.h:81]   --->   Operation 1269 'load' 'P_L1_W_0_load_23' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_25 : Operation 1270 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_24 = load i16 24" [./components.h:81]   --->   Operation 1270 'load' 'P_L1_W_0_load_24' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 26 <SV = 25> <Delay = 3.59>
ST_26 : Operation 1271 [1/2] (0.58ns)   --->   "%x_load_24 = load i7 %x_addr_24" [./components.h:81]   --->   Operation 1271 'load' 'x_load_24' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_26 : Operation 1272 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_24, i15 24" [./components.h:67]   --->   Operation 1272 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_26 : Operation 1273 [1/1] (0.00ns)   --->   "%x_addr_25 = getelementptr i15 %x, i64 0, i64 25" [./components.h:67]   --->   Operation 1273 'getelementptr' 'x_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1274 [2/2] (0.58ns)   --->   "%x_load_25 = load i7 %x_addr_25" [./components.h:81]   --->   Operation 1274 'load' 'x_load_25' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_26 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_155)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 25" [./components.h:81]   --->   Operation 1275 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_155)   --->   "%xor_ln81_132 = xor i1 %tmp_179, i1 1" [./components.h:81]   --->   Operation 1276 'xor' 'xor_ln81_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_155 = and i1 %tmp_177, i1 %xor_ln81_132" [./components.h:81]   --->   Operation 1277 'and' 'and_ln81_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_137)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_44, i32 26" [./components.h:81]   --->   Operation 1278 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_158)   --->   "%select_ln81_88 = select i1 %and_ln81_155, i1 %icmp_ln81_90, i1 %icmp_ln81_91" [./components.h:81]   --->   Operation 1279 'select' 'select_ln81_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_137)   --->   "%xor_ln81_133 = xor i1 %tmp_180, i1 1" [./components.h:81]   --->   Operation 1280 'xor' 'xor_ln81_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_137)   --->   "%and_ln81_156 = and i1 %icmp_ln81_89, i1 %xor_ln81_133" [./components.h:81]   --->   Operation 1281 'and' 'and_ln81_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_137)   --->   "%select_ln81_89 = select i1 %and_ln81_155, i1 %and_ln81_156, i1 %icmp_ln81_90" [./components.h:81]   --->   Operation 1282 'select' 'select_ln81_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_68)   --->   "%and_ln81_157 = and i1 %and_ln81_155, i1 %icmp_ln81_90" [./components.h:81]   --->   Operation 1283 'and' 'and_ln81_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_68)   --->   "%xor_ln81_134 = xor i1 %and_ln81_157, i1 1" [./components.h:81]   --->   Operation 1284 'xor' 'xor_ln81_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_68)   --->   "%empty_34 = and i1 %tmp_175, i1 %xor_ln81_134" [./components.h:81]   --->   Operation 1285 'and' 'empty_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_158)   --->   "%xor_ln81_135 = xor i1 %select_ln81_88, i1 1" [./components.h:81]   --->   Operation 1286 'xor' 'xor_ln81_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1287 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_158)   --->   "%or_ln81_67 = or i1 %tmp_179, i1 %xor_ln81_135" [./components.h:81]   --->   Operation 1287 'or' 'or_ln81_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_158)   --->   "%xor_ln81_136 = xor i1 %tmp_175, i1 1" [./components.h:81]   --->   Operation 1288 'xor' 'xor_ln81_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_158 = and i1 %or_ln81_67, i1 %xor_ln81_136" [./components.h:81]   --->   Operation 1289 'and' 'and_ln81_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_137)   --->   "%and_ln81_159 = and i1 %tmp_179, i1 %select_ln81_89" [./components.h:81]   --->   Operation 1290 'and' 'and_ln81_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1291 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_137 = xor i1 %and_ln81_159, i1 1" [./components.h:81]   --->   Operation 1291 'xor' 'xor_ln81_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_68)   --->   "%and_ln81_160 = and i1 %empty_34, i1 %xor_ln81_137" [./components.h:81]   --->   Operation 1292 'and' 'and_ln81_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_68 = or i1 %and_ln81_158, i1 %and_ln81_160" [./components.h:81]   --->   Operation 1293 'or' 'or_ln81_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln81_69 = sext i16 %P_L1_W_0_load_23" [./components.h:81]   --->   Operation 1294 'sext' 'sext_ln81_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln81_151 = zext i15 %x_load_23" [./components.h:81]   --->   Operation 1295 'zext' 'zext_ln81_151' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1296 [1/1] (1.94ns)   --->   "%mul_ln81_23 = mul i31 %sext_ln81_69, i31 %zext_ln81_151" [./components.h:81]   --->   Operation 1296 'mul' 'mul_ln81_23' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_46)   --->   "%select_ln81_90 = select i1 %and_ln81_158, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1297 'select' 'select_ln81_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1298 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_46)   --->   "%select_ln81_91 = select i1 %or_ln81_68, i16 %select_ln81_90, i16 %z_o_49" [./components.h:81]   --->   Operation 1298 'select' 'select_ln81_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1299 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_46)   --->   "%shl_ln81_22 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_91, i10 0" [./components.h:81]   --->   Operation 1299 'bitconcatenate' 'shl_ln81_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1300 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_46)   --->   "%sext_ln81_70 = sext i26 %shl_ln81_22" [./components.h:81]   --->   Operation 1300 'sext' 'sext_ln81_70' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_46)   --->   "%sext_ln81_71 = sext i31 %mul_ln81_23" [./components.h:81]   --->   Operation 1301 'sext' 'sext_ln81_71' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1302 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_46 = add i32 %sext_ln81_70, i32 %sext_ln81_71" [./components.h:81]   --->   Operation 1302 'add' 'add_ln81_46' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1303 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 31" [./components.h:81]   --->   Operation 1303 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node z_o_51)   --->   "%z_o_50 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_46, i32 10, i32 25" [./components.h:81]   --->   Operation 1304 'partselect' 'z_o_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node z_o_51)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_23, i32 9" [./components.h:81]   --->   Operation 1305 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln81_23 = trunc i31 %mul_ln81_23" [./components.h:81]   --->   Operation 1306 'trunc' 'trunc_ln81_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1307 [1/1] (0.71ns)   --->   "%icmp_ln81_92 = icmp_ne  i9 %trunc_ln81_23, i9 0" [./components.h:81]   --->   Operation 1307 'icmp' 'icmp_ln81_92' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1308 [1/1] (0.00ns) (grouped into LUT with out node z_o_51)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 10" [./components.h:81]   --->   Operation 1308 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1309 [1/1] (0.00ns) (grouped into LUT with out node z_o_51)   --->   "%or_ln81_69 = or i1 %tmp_186, i1 %icmp_ln81_92" [./components.h:81]   --->   Operation 1309 'or' 'or_ln81_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node z_o_51)   --->   "%and_ln81_161 = and i1 %or_ln81_69, i1 %tmp_184" [./components.h:81]   --->   Operation 1310 'and' 'and_ln81_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node z_o_51)   --->   "%zext_ln81_23 = zext i1 %and_ln81_161" [./components.h:81]   --->   Operation 1311 'zext' 'zext_ln81_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1312 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_51 = add i16 %z_o_50, i16 %zext_ln81_23" [./components.h:81]   --->   Operation 1312 'add' 'z_o_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_51, i32 15" [./components.h:81]   --->   Operation 1313 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1314 [1/1] (0.00ns)   --->   "%tmp_189 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_46, i32 27, i32 31" [./components.h:81]   --->   Operation 1314 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1315 [1/1] (0.70ns)   --->   "%icmp_ln81_93 = icmp_eq  i5 %tmp_189, i5 31" [./components.h:81]   --->   Operation 1315 'icmp' 'icmp_ln81_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_190 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_46, i32 26, i32 31" [./components.h:81]   --->   Operation 1316 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1317 [1/1] (0.70ns)   --->   "%icmp_ln81_94 = icmp_eq  i6 %tmp_190, i6 63" [./components.h:81]   --->   Operation 1317 'icmp' 'icmp_ln81_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1318 [1/1] (0.70ns)   --->   "%icmp_ln81_95 = icmp_eq  i6 %tmp_190, i6 0" [./components.h:81]   --->   Operation 1318 'icmp' 'icmp_ln81_95' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1319 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_24 = load i16 24" [./components.h:81]   --->   Operation 1319 'load' 'P_L1_W_0_load_24' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_26 : Operation 1320 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_25 = load i16 25" [./components.h:81]   --->   Operation 1320 'load' 'P_L1_W_0_load_25' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 27 <SV = 26> <Delay = 3.59>
ST_27 : Operation 1321 [1/2] (0.58ns)   --->   "%x_load_25 = load i7 %x_addr_25" [./components.h:81]   --->   Operation 1321 'load' 'x_load_25' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_27 : Operation 1322 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_25, i15 25" [./components.h:67]   --->   Operation 1322 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_27 : Operation 1323 [1/1] (0.00ns)   --->   "%x_addr_26 = getelementptr i15 %x, i64 0, i64 26" [./components.h:67]   --->   Operation 1323 'getelementptr' 'x_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1324 [2/2] (0.58ns)   --->   "%x_load_26 = load i7 %x_addr_26" [./components.h:81]   --->   Operation 1324 'load' 'x_load_26' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_27 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_162)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 25" [./components.h:81]   --->   Operation 1325 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_162)   --->   "%xor_ln81_138 = xor i1 %tmp_187, i1 1" [./components.h:81]   --->   Operation 1326 'xor' 'xor_ln81_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_162 = and i1 %tmp_185, i1 %xor_ln81_138" [./components.h:81]   --->   Operation 1327 'and' 'and_ln81_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_143)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_46, i32 26" [./components.h:81]   --->   Operation 1328 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_165)   --->   "%select_ln81_92 = select i1 %and_ln81_162, i1 %icmp_ln81_94, i1 %icmp_ln81_95" [./components.h:81]   --->   Operation 1329 'select' 'select_ln81_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_143)   --->   "%xor_ln81_139 = xor i1 %tmp_188, i1 1" [./components.h:81]   --->   Operation 1330 'xor' 'xor_ln81_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_143)   --->   "%and_ln81_163 = and i1 %icmp_ln81_93, i1 %xor_ln81_139" [./components.h:81]   --->   Operation 1331 'and' 'and_ln81_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_143)   --->   "%select_ln81_93 = select i1 %and_ln81_162, i1 %and_ln81_163, i1 %icmp_ln81_94" [./components.h:81]   --->   Operation 1332 'select' 'select_ln81_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_71)   --->   "%and_ln81_164 = and i1 %and_ln81_162, i1 %icmp_ln81_94" [./components.h:81]   --->   Operation 1333 'and' 'and_ln81_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_71)   --->   "%xor_ln81_140 = xor i1 %and_ln81_164, i1 1" [./components.h:81]   --->   Operation 1334 'xor' 'xor_ln81_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1335 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_71)   --->   "%empty_35 = and i1 %tmp_183, i1 %xor_ln81_140" [./components.h:81]   --->   Operation 1335 'and' 'empty_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_165)   --->   "%xor_ln81_141 = xor i1 %select_ln81_92, i1 1" [./components.h:81]   --->   Operation 1336 'xor' 'xor_ln81_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_165)   --->   "%or_ln81_70 = or i1 %tmp_187, i1 %xor_ln81_141" [./components.h:81]   --->   Operation 1337 'or' 'or_ln81_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_165)   --->   "%xor_ln81_142 = xor i1 %tmp_183, i1 1" [./components.h:81]   --->   Operation 1338 'xor' 'xor_ln81_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_165 = and i1 %or_ln81_70, i1 %xor_ln81_142" [./components.h:81]   --->   Operation 1339 'and' 'and_ln81_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_143)   --->   "%and_ln81_166 = and i1 %tmp_187, i1 %select_ln81_93" [./components.h:81]   --->   Operation 1340 'and' 'and_ln81_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1341 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_143 = xor i1 %and_ln81_166, i1 1" [./components.h:81]   --->   Operation 1341 'xor' 'xor_ln81_143' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_71)   --->   "%and_ln81_167 = and i1 %empty_35, i1 %xor_ln81_143" [./components.h:81]   --->   Operation 1342 'and' 'and_ln81_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_71 = or i1 %and_ln81_165, i1 %and_ln81_167" [./components.h:81]   --->   Operation 1343 'or' 'or_ln81_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln81_72 = sext i16 %P_L1_W_0_load_24" [./components.h:81]   --->   Operation 1344 'sext' 'sext_ln81_72' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln81_152 = zext i15 %x_load_24" [./components.h:81]   --->   Operation 1345 'zext' 'zext_ln81_152' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1346 [1/1] (1.94ns)   --->   "%mul_ln81_24 = mul i31 %sext_ln81_72, i31 %zext_ln81_152" [./components.h:81]   --->   Operation 1346 'mul' 'mul_ln81_24' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_48)   --->   "%select_ln81_94 = select i1 %and_ln81_165, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1347 'select' 'select_ln81_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_48)   --->   "%select_ln81_95 = select i1 %or_ln81_71, i16 %select_ln81_94, i16 %z_o_51" [./components.h:81]   --->   Operation 1348 'select' 'select_ln81_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1349 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_48)   --->   "%shl_ln81_23 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_95, i10 0" [./components.h:81]   --->   Operation 1349 'bitconcatenate' 'shl_ln81_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_48)   --->   "%sext_ln81_73 = sext i26 %shl_ln81_23" [./components.h:81]   --->   Operation 1350 'sext' 'sext_ln81_73' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_48)   --->   "%sext_ln81_74 = sext i31 %mul_ln81_24" [./components.h:81]   --->   Operation 1351 'sext' 'sext_ln81_74' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1352 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_48 = add i32 %sext_ln81_73, i32 %sext_ln81_74" [./components.h:81]   --->   Operation 1352 'add' 'add_ln81_48' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1353 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 31" [./components.h:81]   --->   Operation 1353 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node z_o_53)   --->   "%z_o_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_48, i32 10, i32 25" [./components.h:81]   --->   Operation 1354 'partselect' 'z_o_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node z_o_53)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_24, i32 9" [./components.h:81]   --->   Operation 1355 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1356 [1/1] (0.00ns)   --->   "%trunc_ln81_24 = trunc i31 %mul_ln81_24" [./components.h:81]   --->   Operation 1356 'trunc' 'trunc_ln81_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1357 [1/1] (0.71ns)   --->   "%icmp_ln81_96 = icmp_ne  i9 %trunc_ln81_24, i9 0" [./components.h:81]   --->   Operation 1357 'icmp' 'icmp_ln81_96' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node z_o_53)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 10" [./components.h:81]   --->   Operation 1358 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node z_o_53)   --->   "%or_ln81_72 = or i1 %tmp_194, i1 %icmp_ln81_96" [./components.h:81]   --->   Operation 1359 'or' 'or_ln81_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node z_o_53)   --->   "%and_ln81_168 = and i1 %or_ln81_72, i1 %tmp_192" [./components.h:81]   --->   Operation 1360 'and' 'and_ln81_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node z_o_53)   --->   "%zext_ln81_24 = zext i1 %and_ln81_168" [./components.h:81]   --->   Operation 1361 'zext' 'zext_ln81_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1362 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_53 = add i16 %z_o_52, i16 %zext_ln81_24" [./components.h:81]   --->   Operation 1362 'add' 'z_o_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_53, i32 15" [./components.h:81]   --->   Operation 1363 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1364 [1/1] (0.00ns)   --->   "%tmp_197 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_48, i32 27, i32 31" [./components.h:81]   --->   Operation 1364 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1365 [1/1] (0.70ns)   --->   "%icmp_ln81_97 = icmp_eq  i5 %tmp_197, i5 31" [./components.h:81]   --->   Operation 1365 'icmp' 'icmp_ln81_97' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_198 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_48, i32 26, i32 31" [./components.h:81]   --->   Operation 1366 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1367 [1/1] (0.70ns)   --->   "%icmp_ln81_98 = icmp_eq  i6 %tmp_198, i6 63" [./components.h:81]   --->   Operation 1367 'icmp' 'icmp_ln81_98' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1368 [1/1] (0.70ns)   --->   "%icmp_ln81_99 = icmp_eq  i6 %tmp_198, i6 0" [./components.h:81]   --->   Operation 1368 'icmp' 'icmp_ln81_99' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1369 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_25 = load i16 25" [./components.h:81]   --->   Operation 1369 'load' 'P_L1_W_0_load_25' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_27 : Operation 1370 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_26 = load i16 26" [./components.h:81]   --->   Operation 1370 'load' 'P_L1_W_0_load_26' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 28 <SV = 27> <Delay = 3.59>
ST_28 : Operation 1371 [1/2] (0.58ns)   --->   "%x_load_26 = load i7 %x_addr_26" [./components.h:81]   --->   Operation 1371 'load' 'x_load_26' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_28 : Operation 1372 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_26, i15 26" [./components.h:67]   --->   Operation 1372 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_28 : Operation 1373 [1/1] (0.00ns)   --->   "%x_addr_27 = getelementptr i15 %x, i64 0, i64 27" [./components.h:67]   --->   Operation 1373 'getelementptr' 'x_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1374 [2/2] (0.58ns)   --->   "%x_load_27 = load i7 %x_addr_27" [./components.h:81]   --->   Operation 1374 'load' 'x_load_27' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_28 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_169)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 25" [./components.h:81]   --->   Operation 1375 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_169)   --->   "%xor_ln81_144 = xor i1 %tmp_195, i1 1" [./components.h:81]   --->   Operation 1376 'xor' 'xor_ln81_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_169 = and i1 %tmp_193, i1 %xor_ln81_144" [./components.h:81]   --->   Operation 1377 'and' 'and_ln81_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_149)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_48, i32 26" [./components.h:81]   --->   Operation 1378 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_172)   --->   "%select_ln81_96 = select i1 %and_ln81_169, i1 %icmp_ln81_98, i1 %icmp_ln81_99" [./components.h:81]   --->   Operation 1379 'select' 'select_ln81_96' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_149)   --->   "%xor_ln81_145 = xor i1 %tmp_196, i1 1" [./components.h:81]   --->   Operation 1380 'xor' 'xor_ln81_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_149)   --->   "%and_ln81_170 = and i1 %icmp_ln81_97, i1 %xor_ln81_145" [./components.h:81]   --->   Operation 1381 'and' 'and_ln81_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_149)   --->   "%select_ln81_97 = select i1 %and_ln81_169, i1 %and_ln81_170, i1 %icmp_ln81_98" [./components.h:81]   --->   Operation 1382 'select' 'select_ln81_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_74)   --->   "%and_ln81_171 = and i1 %and_ln81_169, i1 %icmp_ln81_98" [./components.h:81]   --->   Operation 1383 'and' 'and_ln81_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_74)   --->   "%xor_ln81_146 = xor i1 %and_ln81_171, i1 1" [./components.h:81]   --->   Operation 1384 'xor' 'xor_ln81_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_74)   --->   "%empty_36 = and i1 %tmp_191, i1 %xor_ln81_146" [./components.h:81]   --->   Operation 1385 'and' 'empty_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_172)   --->   "%xor_ln81_147 = xor i1 %select_ln81_96, i1 1" [./components.h:81]   --->   Operation 1386 'xor' 'xor_ln81_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_172)   --->   "%or_ln81_73 = or i1 %tmp_195, i1 %xor_ln81_147" [./components.h:81]   --->   Operation 1387 'or' 'or_ln81_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1388 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_172)   --->   "%xor_ln81_148 = xor i1 %tmp_191, i1 1" [./components.h:81]   --->   Operation 1388 'xor' 'xor_ln81_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_172 = and i1 %or_ln81_73, i1 %xor_ln81_148" [./components.h:81]   --->   Operation 1389 'and' 'and_ln81_172' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_149)   --->   "%and_ln81_173 = and i1 %tmp_195, i1 %select_ln81_97" [./components.h:81]   --->   Operation 1390 'and' 'and_ln81_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1391 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_149 = xor i1 %and_ln81_173, i1 1" [./components.h:81]   --->   Operation 1391 'xor' 'xor_ln81_149' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_74)   --->   "%and_ln81_174 = and i1 %empty_36, i1 %xor_ln81_149" [./components.h:81]   --->   Operation 1392 'and' 'and_ln81_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_74 = or i1 %and_ln81_172, i1 %and_ln81_174" [./components.h:81]   --->   Operation 1393 'or' 'or_ln81_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln81_75 = sext i16 %P_L1_W_0_load_25" [./components.h:81]   --->   Operation 1394 'sext' 'sext_ln81_75' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln81_153 = zext i15 %x_load_25" [./components.h:81]   --->   Operation 1395 'zext' 'zext_ln81_153' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1396 [1/1] (1.94ns)   --->   "%mul_ln81_25 = mul i31 %sext_ln81_75, i31 %zext_ln81_153" [./components.h:81]   --->   Operation 1396 'mul' 'mul_ln81_25' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_50)   --->   "%select_ln81_98 = select i1 %and_ln81_172, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1397 'select' 'select_ln81_98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_50)   --->   "%select_ln81_99 = select i1 %or_ln81_74, i16 %select_ln81_98, i16 %z_o_53" [./components.h:81]   --->   Operation 1398 'select' 'select_ln81_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_50)   --->   "%shl_ln81_24 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_99, i10 0" [./components.h:81]   --->   Operation 1399 'bitconcatenate' 'shl_ln81_24' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_50)   --->   "%sext_ln81_76 = sext i26 %shl_ln81_24" [./components.h:81]   --->   Operation 1400 'sext' 'sext_ln81_76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_50)   --->   "%sext_ln81_77 = sext i31 %mul_ln81_25" [./components.h:81]   --->   Operation 1401 'sext' 'sext_ln81_77' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1402 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_50 = add i32 %sext_ln81_76, i32 %sext_ln81_77" [./components.h:81]   --->   Operation 1402 'add' 'add_ln81_50' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 31" [./components.h:81]   --->   Operation 1403 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node z_o_55)   --->   "%z_o_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_50, i32 10, i32 25" [./components.h:81]   --->   Operation 1404 'partselect' 'z_o_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node z_o_55)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_25, i32 9" [./components.h:81]   --->   Operation 1405 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1406 [1/1] (0.00ns)   --->   "%trunc_ln81_25 = trunc i31 %mul_ln81_25" [./components.h:81]   --->   Operation 1406 'trunc' 'trunc_ln81_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1407 [1/1] (0.71ns)   --->   "%icmp_ln81_100 = icmp_ne  i9 %trunc_ln81_25, i9 0" [./components.h:81]   --->   Operation 1407 'icmp' 'icmp_ln81_100' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node z_o_55)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 10" [./components.h:81]   --->   Operation 1408 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node z_o_55)   --->   "%or_ln81_75 = or i1 %tmp_202, i1 %icmp_ln81_100" [./components.h:81]   --->   Operation 1409 'or' 'or_ln81_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node z_o_55)   --->   "%and_ln81_175 = and i1 %or_ln81_75, i1 %tmp_200" [./components.h:81]   --->   Operation 1410 'and' 'and_ln81_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node z_o_55)   --->   "%zext_ln81_25 = zext i1 %and_ln81_175" [./components.h:81]   --->   Operation 1411 'zext' 'zext_ln81_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1412 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_55 = add i16 %z_o_54, i16 %zext_ln81_25" [./components.h:81]   --->   Operation 1412 'add' 'z_o_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_55, i32 15" [./components.h:81]   --->   Operation 1413 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1414 [1/1] (0.00ns)   --->   "%tmp_205 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_50, i32 27, i32 31" [./components.h:81]   --->   Operation 1414 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1415 [1/1] (0.70ns)   --->   "%icmp_ln81_101 = icmp_eq  i5 %tmp_205, i5 31" [./components.h:81]   --->   Operation 1415 'icmp' 'icmp_ln81_101' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1416 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_50, i32 26, i32 31" [./components.h:81]   --->   Operation 1416 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1417 [1/1] (0.70ns)   --->   "%icmp_ln81_102 = icmp_eq  i6 %tmp_206, i6 63" [./components.h:81]   --->   Operation 1417 'icmp' 'icmp_ln81_102' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1418 [1/1] (0.70ns)   --->   "%icmp_ln81_103 = icmp_eq  i6 %tmp_206, i6 0" [./components.h:81]   --->   Operation 1418 'icmp' 'icmp_ln81_103' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1419 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_26 = load i16 26" [./components.h:81]   --->   Operation 1419 'load' 'P_L1_W_0_load_26' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_28 : Operation 1420 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_27 = load i16 27" [./components.h:81]   --->   Operation 1420 'load' 'P_L1_W_0_load_27' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 29 <SV = 28> <Delay = 3.59>
ST_29 : Operation 1421 [1/2] (0.58ns)   --->   "%x_load_27 = load i7 %x_addr_27" [./components.h:81]   --->   Operation 1421 'load' 'x_load_27' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_29 : Operation 1422 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_27, i15 27" [./components.h:67]   --->   Operation 1422 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_29 : Operation 1423 [1/1] (0.00ns)   --->   "%x_addr_28 = getelementptr i15 %x, i64 0, i64 28" [./components.h:67]   --->   Operation 1423 'getelementptr' 'x_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1424 [2/2] (0.58ns)   --->   "%x_load_28 = load i7 %x_addr_28" [./components.h:81]   --->   Operation 1424 'load' 'x_load_28' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_29 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_176)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 25" [./components.h:81]   --->   Operation 1425 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_176)   --->   "%xor_ln81_150 = xor i1 %tmp_203, i1 1" [./components.h:81]   --->   Operation 1426 'xor' 'xor_ln81_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1427 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_176 = and i1 %tmp_201, i1 %xor_ln81_150" [./components.h:81]   --->   Operation 1427 'and' 'and_ln81_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_155)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_50, i32 26" [./components.h:81]   --->   Operation 1428 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_179)   --->   "%select_ln81_100 = select i1 %and_ln81_176, i1 %icmp_ln81_102, i1 %icmp_ln81_103" [./components.h:81]   --->   Operation 1429 'select' 'select_ln81_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_155)   --->   "%xor_ln81_151 = xor i1 %tmp_204, i1 1" [./components.h:81]   --->   Operation 1430 'xor' 'xor_ln81_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_155)   --->   "%and_ln81_177 = and i1 %icmp_ln81_101, i1 %xor_ln81_151" [./components.h:81]   --->   Operation 1431 'and' 'and_ln81_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_155)   --->   "%select_ln81_101 = select i1 %and_ln81_176, i1 %and_ln81_177, i1 %icmp_ln81_102" [./components.h:81]   --->   Operation 1432 'select' 'select_ln81_101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_77)   --->   "%and_ln81_178 = and i1 %and_ln81_176, i1 %icmp_ln81_102" [./components.h:81]   --->   Operation 1433 'and' 'and_ln81_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_77)   --->   "%xor_ln81_152 = xor i1 %and_ln81_178, i1 1" [./components.h:81]   --->   Operation 1434 'xor' 'xor_ln81_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_77)   --->   "%empty_37 = and i1 %tmp_199, i1 %xor_ln81_152" [./components.h:81]   --->   Operation 1435 'and' 'empty_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_179)   --->   "%xor_ln81_153 = xor i1 %select_ln81_100, i1 1" [./components.h:81]   --->   Operation 1436 'xor' 'xor_ln81_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_179)   --->   "%or_ln81_76 = or i1 %tmp_203, i1 %xor_ln81_153" [./components.h:81]   --->   Operation 1437 'or' 'or_ln81_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_179)   --->   "%xor_ln81_154 = xor i1 %tmp_199, i1 1" [./components.h:81]   --->   Operation 1438 'xor' 'xor_ln81_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_179 = and i1 %or_ln81_76, i1 %xor_ln81_154" [./components.h:81]   --->   Operation 1439 'and' 'and_ln81_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_155)   --->   "%and_ln81_180 = and i1 %tmp_203, i1 %select_ln81_101" [./components.h:81]   --->   Operation 1440 'and' 'and_ln81_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1441 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_155 = xor i1 %and_ln81_180, i1 1" [./components.h:81]   --->   Operation 1441 'xor' 'xor_ln81_155' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_77)   --->   "%and_ln81_181 = and i1 %empty_37, i1 %xor_ln81_155" [./components.h:81]   --->   Operation 1442 'and' 'and_ln81_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_77 = or i1 %and_ln81_179, i1 %and_ln81_181" [./components.h:81]   --->   Operation 1443 'or' 'or_ln81_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln81_78 = sext i16 %P_L1_W_0_load_26" [./components.h:81]   --->   Operation 1444 'sext' 'sext_ln81_78' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln81_154 = zext i15 %x_load_26" [./components.h:81]   --->   Operation 1445 'zext' 'zext_ln81_154' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1446 [1/1] (1.94ns)   --->   "%mul_ln81_26 = mul i31 %sext_ln81_78, i31 %zext_ln81_154" [./components.h:81]   --->   Operation 1446 'mul' 'mul_ln81_26' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_52)   --->   "%select_ln81_102 = select i1 %and_ln81_179, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1447 'select' 'select_ln81_102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_52)   --->   "%select_ln81_103 = select i1 %or_ln81_77, i16 %select_ln81_102, i16 %z_o_55" [./components.h:81]   --->   Operation 1448 'select' 'select_ln81_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_52)   --->   "%shl_ln81_25 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_103, i10 0" [./components.h:81]   --->   Operation 1449 'bitconcatenate' 'shl_ln81_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_52)   --->   "%sext_ln81_79 = sext i26 %shl_ln81_25" [./components.h:81]   --->   Operation 1450 'sext' 'sext_ln81_79' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_52)   --->   "%sext_ln81_80 = sext i31 %mul_ln81_26" [./components.h:81]   --->   Operation 1451 'sext' 'sext_ln81_80' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1452 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_52 = add i32 %sext_ln81_79, i32 %sext_ln81_80" [./components.h:81]   --->   Operation 1452 'add' 'add_ln81_52' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1453 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 31" [./components.h:81]   --->   Operation 1453 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node z_o_57)   --->   "%z_o_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_52, i32 10, i32 25" [./components.h:81]   --->   Operation 1454 'partselect' 'z_o_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node z_o_57)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_26, i32 9" [./components.h:81]   --->   Operation 1455 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln81_26 = trunc i31 %mul_ln81_26" [./components.h:81]   --->   Operation 1456 'trunc' 'trunc_ln81_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1457 [1/1] (0.71ns)   --->   "%icmp_ln81_104 = icmp_ne  i9 %trunc_ln81_26, i9 0" [./components.h:81]   --->   Operation 1457 'icmp' 'icmp_ln81_104' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node z_o_57)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 10" [./components.h:81]   --->   Operation 1458 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node z_o_57)   --->   "%or_ln81_78 = or i1 %tmp_210, i1 %icmp_ln81_104" [./components.h:81]   --->   Operation 1459 'or' 'or_ln81_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node z_o_57)   --->   "%and_ln81_182 = and i1 %or_ln81_78, i1 %tmp_208" [./components.h:81]   --->   Operation 1460 'and' 'and_ln81_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node z_o_57)   --->   "%zext_ln81_26 = zext i1 %and_ln81_182" [./components.h:81]   --->   Operation 1461 'zext' 'zext_ln81_26' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1462 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_57 = add i16 %z_o_56, i16 %zext_ln81_26" [./components.h:81]   --->   Operation 1462 'add' 'z_o_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1463 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_57, i32 15" [./components.h:81]   --->   Operation 1463 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1464 [1/1] (0.00ns)   --->   "%tmp_213 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_52, i32 27, i32 31" [./components.h:81]   --->   Operation 1464 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1465 [1/1] (0.70ns)   --->   "%icmp_ln81_105 = icmp_eq  i5 %tmp_213, i5 31" [./components.h:81]   --->   Operation 1465 'icmp' 'icmp_ln81_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_214 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_52, i32 26, i32 31" [./components.h:81]   --->   Operation 1466 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1467 [1/1] (0.70ns)   --->   "%icmp_ln81_106 = icmp_eq  i6 %tmp_214, i6 63" [./components.h:81]   --->   Operation 1467 'icmp' 'icmp_ln81_106' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1468 [1/1] (0.70ns)   --->   "%icmp_ln81_107 = icmp_eq  i6 %tmp_214, i6 0" [./components.h:81]   --->   Operation 1468 'icmp' 'icmp_ln81_107' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1469 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_27 = load i16 27" [./components.h:81]   --->   Operation 1469 'load' 'P_L1_W_0_load_27' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_29 : Operation 1470 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_28 = load i16 28" [./components.h:81]   --->   Operation 1470 'load' 'P_L1_W_0_load_28' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 30 <SV = 29> <Delay = 3.59>
ST_30 : Operation 1471 [1/2] (0.58ns)   --->   "%x_load_28 = load i7 %x_addr_28" [./components.h:81]   --->   Operation 1471 'load' 'x_load_28' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_30 : Operation 1472 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_28, i15 28" [./components.h:67]   --->   Operation 1472 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_30 : Operation 1473 [1/1] (0.00ns)   --->   "%x_addr_29 = getelementptr i15 %x, i64 0, i64 29" [./components.h:67]   --->   Operation 1473 'getelementptr' 'x_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1474 [2/2] (0.58ns)   --->   "%x_load_29 = load i7 %x_addr_29" [./components.h:81]   --->   Operation 1474 'load' 'x_load_29' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_30 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_183)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 25" [./components.h:81]   --->   Operation 1475 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_183)   --->   "%xor_ln81_156 = xor i1 %tmp_211, i1 1" [./components.h:81]   --->   Operation 1476 'xor' 'xor_ln81_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_183 = and i1 %tmp_209, i1 %xor_ln81_156" [./components.h:81]   --->   Operation 1477 'and' 'and_ln81_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_161)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_52, i32 26" [./components.h:81]   --->   Operation 1478 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_186)   --->   "%select_ln81_104 = select i1 %and_ln81_183, i1 %icmp_ln81_106, i1 %icmp_ln81_107" [./components.h:81]   --->   Operation 1479 'select' 'select_ln81_104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_161)   --->   "%xor_ln81_157 = xor i1 %tmp_212, i1 1" [./components.h:81]   --->   Operation 1480 'xor' 'xor_ln81_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_161)   --->   "%and_ln81_184 = and i1 %icmp_ln81_105, i1 %xor_ln81_157" [./components.h:81]   --->   Operation 1481 'and' 'and_ln81_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_161)   --->   "%select_ln81_105 = select i1 %and_ln81_183, i1 %and_ln81_184, i1 %icmp_ln81_106" [./components.h:81]   --->   Operation 1482 'select' 'select_ln81_105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_80)   --->   "%and_ln81_185 = and i1 %and_ln81_183, i1 %icmp_ln81_106" [./components.h:81]   --->   Operation 1483 'and' 'and_ln81_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_80)   --->   "%xor_ln81_158 = xor i1 %and_ln81_185, i1 1" [./components.h:81]   --->   Operation 1484 'xor' 'xor_ln81_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_80)   --->   "%empty_38 = and i1 %tmp_207, i1 %xor_ln81_158" [./components.h:81]   --->   Operation 1485 'and' 'empty_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_186)   --->   "%xor_ln81_159 = xor i1 %select_ln81_104, i1 1" [./components.h:81]   --->   Operation 1486 'xor' 'xor_ln81_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1487 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_186)   --->   "%or_ln81_79 = or i1 %tmp_211, i1 %xor_ln81_159" [./components.h:81]   --->   Operation 1487 'or' 'or_ln81_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_186)   --->   "%xor_ln81_160 = xor i1 %tmp_207, i1 1" [./components.h:81]   --->   Operation 1488 'xor' 'xor_ln81_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_186 = and i1 %or_ln81_79, i1 %xor_ln81_160" [./components.h:81]   --->   Operation 1489 'and' 'and_ln81_186' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_161)   --->   "%and_ln81_187 = and i1 %tmp_211, i1 %select_ln81_105" [./components.h:81]   --->   Operation 1490 'and' 'and_ln81_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1491 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_161 = xor i1 %and_ln81_187, i1 1" [./components.h:81]   --->   Operation 1491 'xor' 'xor_ln81_161' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_80)   --->   "%and_ln81_188 = and i1 %empty_38, i1 %xor_ln81_161" [./components.h:81]   --->   Operation 1492 'and' 'and_ln81_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_80 = or i1 %and_ln81_186, i1 %and_ln81_188" [./components.h:81]   --->   Operation 1493 'or' 'or_ln81_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln81_81 = sext i16 %P_L1_W_0_load_27" [./components.h:81]   --->   Operation 1494 'sext' 'sext_ln81_81' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln81_155 = zext i15 %x_load_27" [./components.h:81]   --->   Operation 1495 'zext' 'zext_ln81_155' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1496 [1/1] (1.94ns)   --->   "%mul_ln81_27 = mul i31 %sext_ln81_81, i31 %zext_ln81_155" [./components.h:81]   --->   Operation 1496 'mul' 'mul_ln81_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_54)   --->   "%select_ln81_106 = select i1 %and_ln81_186, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1497 'select' 'select_ln81_106' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_54)   --->   "%select_ln81_107 = select i1 %or_ln81_80, i16 %select_ln81_106, i16 %z_o_57" [./components.h:81]   --->   Operation 1498 'select' 'select_ln81_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_54)   --->   "%shl_ln81_26 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_107, i10 0" [./components.h:81]   --->   Operation 1499 'bitconcatenate' 'shl_ln81_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_54)   --->   "%sext_ln81_82 = sext i26 %shl_ln81_26" [./components.h:81]   --->   Operation 1500 'sext' 'sext_ln81_82' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_54)   --->   "%sext_ln81_83 = sext i31 %mul_ln81_27" [./components.h:81]   --->   Operation 1501 'sext' 'sext_ln81_83' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1502 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_54 = add i32 %sext_ln81_82, i32 %sext_ln81_83" [./components.h:81]   --->   Operation 1502 'add' 'add_ln81_54' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1503 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 31" [./components.h:81]   --->   Operation 1503 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node z_o_59)   --->   "%z_o_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_54, i32 10, i32 25" [./components.h:81]   --->   Operation 1504 'partselect' 'z_o_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node z_o_59)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_27, i32 9" [./components.h:81]   --->   Operation 1505 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln81_27 = trunc i31 %mul_ln81_27" [./components.h:81]   --->   Operation 1506 'trunc' 'trunc_ln81_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1507 [1/1] (0.71ns)   --->   "%icmp_ln81_108 = icmp_ne  i9 %trunc_ln81_27, i9 0" [./components.h:81]   --->   Operation 1507 'icmp' 'icmp_ln81_108' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node z_o_59)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 10" [./components.h:81]   --->   Operation 1508 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node z_o_59)   --->   "%or_ln81_81 = or i1 %tmp_218, i1 %icmp_ln81_108" [./components.h:81]   --->   Operation 1509 'or' 'or_ln81_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node z_o_59)   --->   "%and_ln81_189 = and i1 %or_ln81_81, i1 %tmp_216" [./components.h:81]   --->   Operation 1510 'and' 'and_ln81_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node z_o_59)   --->   "%zext_ln81_27 = zext i1 %and_ln81_189" [./components.h:81]   --->   Operation 1511 'zext' 'zext_ln81_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1512 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_59 = add i16 %z_o_58, i16 %zext_ln81_27" [./components.h:81]   --->   Operation 1512 'add' 'z_o_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1513 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_59, i32 15" [./components.h:81]   --->   Operation 1513 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_221 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_54, i32 27, i32 31" [./components.h:81]   --->   Operation 1514 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1515 [1/1] (0.70ns)   --->   "%icmp_ln81_109 = icmp_eq  i5 %tmp_221, i5 31" [./components.h:81]   --->   Operation 1515 'icmp' 'icmp_ln81_109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1516 [1/1] (0.00ns)   --->   "%tmp_222 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_54, i32 26, i32 31" [./components.h:81]   --->   Operation 1516 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1517 [1/1] (0.70ns)   --->   "%icmp_ln81_110 = icmp_eq  i6 %tmp_222, i6 63" [./components.h:81]   --->   Operation 1517 'icmp' 'icmp_ln81_110' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1518 [1/1] (0.70ns)   --->   "%icmp_ln81_111 = icmp_eq  i6 %tmp_222, i6 0" [./components.h:81]   --->   Operation 1518 'icmp' 'icmp_ln81_111' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1519 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_28 = load i16 28" [./components.h:81]   --->   Operation 1519 'load' 'P_L1_W_0_load_28' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_30 : Operation 1520 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_29 = load i16 29" [./components.h:81]   --->   Operation 1520 'load' 'P_L1_W_0_load_29' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 31 <SV = 30> <Delay = 3.59>
ST_31 : Operation 1521 [1/2] (0.58ns)   --->   "%x_load_29 = load i7 %x_addr_29" [./components.h:81]   --->   Operation 1521 'load' 'x_load_29' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_31 : Operation 1522 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_29, i15 29" [./components.h:67]   --->   Operation 1522 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_31 : Operation 1523 [1/1] (0.00ns)   --->   "%x_addr_30 = getelementptr i15 %x, i64 0, i64 30" [./components.h:67]   --->   Operation 1523 'getelementptr' 'x_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1524 [2/2] (0.58ns)   --->   "%x_load_30 = load i7 %x_addr_30" [./components.h:81]   --->   Operation 1524 'load' 'x_load_30' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_31 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_190)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 25" [./components.h:81]   --->   Operation 1525 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_190)   --->   "%xor_ln81_162 = xor i1 %tmp_219, i1 1" [./components.h:81]   --->   Operation 1526 'xor' 'xor_ln81_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_190 = and i1 %tmp_217, i1 %xor_ln81_162" [./components.h:81]   --->   Operation 1527 'and' 'and_ln81_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_167)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_54, i32 26" [./components.h:81]   --->   Operation 1528 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_193)   --->   "%select_ln81_108 = select i1 %and_ln81_190, i1 %icmp_ln81_110, i1 %icmp_ln81_111" [./components.h:81]   --->   Operation 1529 'select' 'select_ln81_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_167)   --->   "%xor_ln81_163 = xor i1 %tmp_220, i1 1" [./components.h:81]   --->   Operation 1530 'xor' 'xor_ln81_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_167)   --->   "%and_ln81_191 = and i1 %icmp_ln81_109, i1 %xor_ln81_163" [./components.h:81]   --->   Operation 1531 'and' 'and_ln81_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_167)   --->   "%select_ln81_109 = select i1 %and_ln81_190, i1 %and_ln81_191, i1 %icmp_ln81_110" [./components.h:81]   --->   Operation 1532 'select' 'select_ln81_109' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1533 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_83)   --->   "%and_ln81_192 = and i1 %and_ln81_190, i1 %icmp_ln81_110" [./components.h:81]   --->   Operation 1533 'and' 'and_ln81_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_83)   --->   "%xor_ln81_164 = xor i1 %and_ln81_192, i1 1" [./components.h:81]   --->   Operation 1534 'xor' 'xor_ln81_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_83)   --->   "%empty_39 = and i1 %tmp_215, i1 %xor_ln81_164" [./components.h:81]   --->   Operation 1535 'and' 'empty_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_193)   --->   "%xor_ln81_165 = xor i1 %select_ln81_108, i1 1" [./components.h:81]   --->   Operation 1536 'xor' 'xor_ln81_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_193)   --->   "%or_ln81_82 = or i1 %tmp_219, i1 %xor_ln81_165" [./components.h:81]   --->   Operation 1537 'or' 'or_ln81_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1538 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_193)   --->   "%xor_ln81_166 = xor i1 %tmp_215, i1 1" [./components.h:81]   --->   Operation 1538 'xor' 'xor_ln81_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_193 = and i1 %or_ln81_82, i1 %xor_ln81_166" [./components.h:81]   --->   Operation 1539 'and' 'and_ln81_193' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_167)   --->   "%and_ln81_194 = and i1 %tmp_219, i1 %select_ln81_109" [./components.h:81]   --->   Operation 1540 'and' 'and_ln81_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1541 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_167 = xor i1 %and_ln81_194, i1 1" [./components.h:81]   --->   Operation 1541 'xor' 'xor_ln81_167' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_83)   --->   "%and_ln81_195 = and i1 %empty_39, i1 %xor_ln81_167" [./components.h:81]   --->   Operation 1542 'and' 'and_ln81_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1543 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_83 = or i1 %and_ln81_193, i1 %and_ln81_195" [./components.h:81]   --->   Operation 1543 'or' 'or_ln81_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln81_84 = sext i16 %P_L1_W_0_load_28" [./components.h:81]   --->   Operation 1544 'sext' 'sext_ln81_84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1545 [1/1] (0.00ns)   --->   "%zext_ln81_156 = zext i15 %x_load_28" [./components.h:81]   --->   Operation 1545 'zext' 'zext_ln81_156' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1546 [1/1] (1.94ns)   --->   "%mul_ln81_28 = mul i31 %sext_ln81_84, i31 %zext_ln81_156" [./components.h:81]   --->   Operation 1546 'mul' 'mul_ln81_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1547 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_56)   --->   "%select_ln81_110 = select i1 %and_ln81_193, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1547 'select' 'select_ln81_110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_56)   --->   "%select_ln81_111 = select i1 %or_ln81_83, i16 %select_ln81_110, i16 %z_o_59" [./components.h:81]   --->   Operation 1548 'select' 'select_ln81_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1549 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_56)   --->   "%shl_ln81_27 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_111, i10 0" [./components.h:81]   --->   Operation 1549 'bitconcatenate' 'shl_ln81_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_56)   --->   "%sext_ln81_85 = sext i26 %shl_ln81_27" [./components.h:81]   --->   Operation 1550 'sext' 'sext_ln81_85' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_56)   --->   "%sext_ln81_86 = sext i31 %mul_ln81_28" [./components.h:81]   --->   Operation 1551 'sext' 'sext_ln81_86' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1552 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_56 = add i32 %sext_ln81_85, i32 %sext_ln81_86" [./components.h:81]   --->   Operation 1552 'add' 'add_ln81_56' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 31" [./components.h:81]   --->   Operation 1553 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node z_o_61)   --->   "%z_o_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_56, i32 10, i32 25" [./components.h:81]   --->   Operation 1554 'partselect' 'z_o_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node z_o_61)   --->   "%tmp_224 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_28, i32 9" [./components.h:81]   --->   Operation 1555 'bitselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1556 [1/1] (0.00ns)   --->   "%trunc_ln81_28 = trunc i31 %mul_ln81_28" [./components.h:81]   --->   Operation 1556 'trunc' 'trunc_ln81_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1557 [1/1] (0.71ns)   --->   "%icmp_ln81_112 = icmp_ne  i9 %trunc_ln81_28, i9 0" [./components.h:81]   --->   Operation 1557 'icmp' 'icmp_ln81_112' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1558 [1/1] (0.00ns) (grouped into LUT with out node z_o_61)   --->   "%tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 10" [./components.h:81]   --->   Operation 1558 'bitselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node z_o_61)   --->   "%or_ln81_84 = or i1 %tmp_226, i1 %icmp_ln81_112" [./components.h:81]   --->   Operation 1559 'or' 'or_ln81_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node z_o_61)   --->   "%and_ln81_196 = and i1 %or_ln81_84, i1 %tmp_224" [./components.h:81]   --->   Operation 1560 'and' 'and_ln81_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node z_o_61)   --->   "%zext_ln81_28 = zext i1 %and_ln81_196" [./components.h:81]   --->   Operation 1561 'zext' 'zext_ln81_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1562 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_61 = add i16 %z_o_60, i16 %zext_ln81_28" [./components.h:81]   --->   Operation 1562 'add' 'z_o_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1563 [1/1] (0.00ns)   --->   "%tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_61, i32 15" [./components.h:81]   --->   Operation 1563 'bitselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1564 [1/1] (0.00ns)   --->   "%tmp_229 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_56, i32 27, i32 31" [./components.h:81]   --->   Operation 1564 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1565 [1/1] (0.70ns)   --->   "%icmp_ln81_113 = icmp_eq  i5 %tmp_229, i5 31" [./components.h:81]   --->   Operation 1565 'icmp' 'icmp_ln81_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1566 [1/1] (0.00ns)   --->   "%tmp_230 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_56, i32 26, i32 31" [./components.h:81]   --->   Operation 1566 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1567 [1/1] (0.70ns)   --->   "%icmp_ln81_114 = icmp_eq  i6 %tmp_230, i6 63" [./components.h:81]   --->   Operation 1567 'icmp' 'icmp_ln81_114' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1568 [1/1] (0.70ns)   --->   "%icmp_ln81_115 = icmp_eq  i6 %tmp_230, i6 0" [./components.h:81]   --->   Operation 1568 'icmp' 'icmp_ln81_115' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1569 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_29 = load i16 29" [./components.h:81]   --->   Operation 1569 'load' 'P_L1_W_0_load_29' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_31 : Operation 1570 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_30 = load i16 30" [./components.h:81]   --->   Operation 1570 'load' 'P_L1_W_0_load_30' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 32 <SV = 31> <Delay = 3.59>
ST_32 : Operation 1571 [1/2] (0.58ns)   --->   "%x_load_30 = load i7 %x_addr_30" [./components.h:81]   --->   Operation 1571 'load' 'x_load_30' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_32 : Operation 1572 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_30, i15 30" [./components.h:67]   --->   Operation 1572 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_32 : Operation 1573 [1/1] (0.00ns)   --->   "%x_addr_31 = getelementptr i15 %x, i64 0, i64 31" [./components.h:67]   --->   Operation 1573 'getelementptr' 'x_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1574 [2/2] (0.58ns)   --->   "%x_load_31 = load i7 %x_addr_31" [./components.h:81]   --->   Operation 1574 'load' 'x_load_31' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_32 : Operation 1575 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_197)   --->   "%tmp_225 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 25" [./components.h:81]   --->   Operation 1575 'bitselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_197)   --->   "%xor_ln81_168 = xor i1 %tmp_227, i1 1" [./components.h:81]   --->   Operation 1576 'xor' 'xor_ln81_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1577 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_197 = and i1 %tmp_225, i1 %xor_ln81_168" [./components.h:81]   --->   Operation 1577 'and' 'and_ln81_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_173)   --->   "%tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_56, i32 26" [./components.h:81]   --->   Operation 1578 'bitselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_200)   --->   "%select_ln81_112 = select i1 %and_ln81_197, i1 %icmp_ln81_114, i1 %icmp_ln81_115" [./components.h:81]   --->   Operation 1579 'select' 'select_ln81_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_173)   --->   "%xor_ln81_169 = xor i1 %tmp_228, i1 1" [./components.h:81]   --->   Operation 1580 'xor' 'xor_ln81_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_173)   --->   "%and_ln81_198 = and i1 %icmp_ln81_113, i1 %xor_ln81_169" [./components.h:81]   --->   Operation 1581 'and' 'and_ln81_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_173)   --->   "%select_ln81_113 = select i1 %and_ln81_197, i1 %and_ln81_198, i1 %icmp_ln81_114" [./components.h:81]   --->   Operation 1582 'select' 'select_ln81_113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_86)   --->   "%and_ln81_199 = and i1 %and_ln81_197, i1 %icmp_ln81_114" [./components.h:81]   --->   Operation 1583 'and' 'and_ln81_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_86)   --->   "%xor_ln81_170 = xor i1 %and_ln81_199, i1 1" [./components.h:81]   --->   Operation 1584 'xor' 'xor_ln81_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_86)   --->   "%empty_40 = and i1 %tmp_223, i1 %xor_ln81_170" [./components.h:81]   --->   Operation 1585 'and' 'empty_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_200)   --->   "%xor_ln81_171 = xor i1 %select_ln81_112, i1 1" [./components.h:81]   --->   Operation 1586 'xor' 'xor_ln81_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_200)   --->   "%or_ln81_85 = or i1 %tmp_227, i1 %xor_ln81_171" [./components.h:81]   --->   Operation 1587 'or' 'or_ln81_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_200)   --->   "%xor_ln81_172 = xor i1 %tmp_223, i1 1" [./components.h:81]   --->   Operation 1588 'xor' 'xor_ln81_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1589 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_200 = and i1 %or_ln81_85, i1 %xor_ln81_172" [./components.h:81]   --->   Operation 1589 'and' 'and_ln81_200' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_173)   --->   "%and_ln81_201 = and i1 %tmp_227, i1 %select_ln81_113" [./components.h:81]   --->   Operation 1590 'and' 'and_ln81_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1591 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_173 = xor i1 %and_ln81_201, i1 1" [./components.h:81]   --->   Operation 1591 'xor' 'xor_ln81_173' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_86)   --->   "%and_ln81_202 = and i1 %empty_40, i1 %xor_ln81_173" [./components.h:81]   --->   Operation 1592 'and' 'and_ln81_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1593 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_86 = or i1 %and_ln81_200, i1 %and_ln81_202" [./components.h:81]   --->   Operation 1593 'or' 'or_ln81_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln81_87 = sext i16 %P_L1_W_0_load_29" [./components.h:81]   --->   Operation 1594 'sext' 'sext_ln81_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln81_157 = zext i15 %x_load_29" [./components.h:81]   --->   Operation 1595 'zext' 'zext_ln81_157' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1596 [1/1] (1.94ns)   --->   "%mul_ln81_29 = mul i31 %sext_ln81_87, i31 %zext_ln81_157" [./components.h:81]   --->   Operation 1596 'mul' 'mul_ln81_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_58)   --->   "%select_ln81_114 = select i1 %and_ln81_200, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1597 'select' 'select_ln81_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_58)   --->   "%select_ln81_115 = select i1 %or_ln81_86, i16 %select_ln81_114, i16 %z_o_61" [./components.h:81]   --->   Operation 1598 'select' 'select_ln81_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_58)   --->   "%shl_ln81_28 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_115, i10 0" [./components.h:81]   --->   Operation 1599 'bitconcatenate' 'shl_ln81_28' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_58)   --->   "%sext_ln81_88 = sext i26 %shl_ln81_28" [./components.h:81]   --->   Operation 1600 'sext' 'sext_ln81_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1601 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_58)   --->   "%sext_ln81_89 = sext i31 %mul_ln81_29" [./components.h:81]   --->   Operation 1601 'sext' 'sext_ln81_89' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1602 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_58 = add i32 %sext_ln81_88, i32 %sext_ln81_89" [./components.h:81]   --->   Operation 1602 'add' 'add_ln81_58' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 31" [./components.h:81]   --->   Operation 1603 'bitselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node z_o_63)   --->   "%z_o_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_58, i32 10, i32 25" [./components.h:81]   --->   Operation 1604 'partselect' 'z_o_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node z_o_63)   --->   "%tmp_232 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_29, i32 9" [./components.h:81]   --->   Operation 1605 'bitselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln81_29 = trunc i31 %mul_ln81_29" [./components.h:81]   --->   Operation 1606 'trunc' 'trunc_ln81_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1607 [1/1] (0.71ns)   --->   "%icmp_ln81_116 = icmp_ne  i9 %trunc_ln81_29, i9 0" [./components.h:81]   --->   Operation 1607 'icmp' 'icmp_ln81_116' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node z_o_63)   --->   "%tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 10" [./components.h:81]   --->   Operation 1608 'bitselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node z_o_63)   --->   "%or_ln81_87 = or i1 %tmp_234, i1 %icmp_ln81_116" [./components.h:81]   --->   Operation 1609 'or' 'or_ln81_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node z_o_63)   --->   "%and_ln81_203 = and i1 %or_ln81_87, i1 %tmp_232" [./components.h:81]   --->   Operation 1610 'and' 'and_ln81_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node z_o_63)   --->   "%zext_ln81_29 = zext i1 %and_ln81_203" [./components.h:81]   --->   Operation 1611 'zext' 'zext_ln81_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1612 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_63 = add i16 %z_o_62, i16 %zext_ln81_29" [./components.h:81]   --->   Operation 1612 'add' 'z_o_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1613 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_63, i32 15" [./components.h:81]   --->   Operation 1613 'bitselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_237 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_58, i32 27, i32 31" [./components.h:81]   --->   Operation 1614 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1615 [1/1] (0.70ns)   --->   "%icmp_ln81_117 = icmp_eq  i5 %tmp_237, i5 31" [./components.h:81]   --->   Operation 1615 'icmp' 'icmp_ln81_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1616 [1/1] (0.00ns)   --->   "%tmp_238 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_58, i32 26, i32 31" [./components.h:81]   --->   Operation 1616 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1617 [1/1] (0.70ns)   --->   "%icmp_ln81_118 = icmp_eq  i6 %tmp_238, i6 63" [./components.h:81]   --->   Operation 1617 'icmp' 'icmp_ln81_118' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1618 [1/1] (0.70ns)   --->   "%icmp_ln81_119 = icmp_eq  i6 %tmp_238, i6 0" [./components.h:81]   --->   Operation 1618 'icmp' 'icmp_ln81_119' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1619 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_30 = load i16 30" [./components.h:81]   --->   Operation 1619 'load' 'P_L1_W_0_load_30' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_32 : Operation 1620 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_31 = load i16 31" [./components.h:81]   --->   Operation 1620 'load' 'P_L1_W_0_load_31' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 33 <SV = 32> <Delay = 3.59>
ST_33 : Operation 1621 [1/2] (0.58ns)   --->   "%x_load_31 = load i7 %x_addr_31" [./components.h:81]   --->   Operation 1621 'load' 'x_load_31' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_33 : Operation 1622 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_31, i15 31" [./components.h:67]   --->   Operation 1622 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_33 : Operation 1623 [1/1] (0.00ns)   --->   "%x_addr_32 = getelementptr i15 %x, i64 0, i64 32" [./components.h:67]   --->   Operation 1623 'getelementptr' 'x_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1624 [2/2] (0.58ns)   --->   "%x_load_32 = load i7 %x_addr_32" [./components.h:81]   --->   Operation 1624 'load' 'x_load_32' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_33 : Operation 1625 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_204)   --->   "%tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 25" [./components.h:81]   --->   Operation 1625 'bitselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_204)   --->   "%xor_ln81_174 = xor i1 %tmp_235, i1 1" [./components.h:81]   --->   Operation 1626 'xor' 'xor_ln81_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1627 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_204 = and i1 %tmp_233, i1 %xor_ln81_174" [./components.h:81]   --->   Operation 1627 'and' 'and_ln81_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_179)   --->   "%tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_58, i32 26" [./components.h:81]   --->   Operation 1628 'bitselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_207)   --->   "%select_ln81_116 = select i1 %and_ln81_204, i1 %icmp_ln81_118, i1 %icmp_ln81_119" [./components.h:81]   --->   Operation 1629 'select' 'select_ln81_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_179)   --->   "%xor_ln81_175 = xor i1 %tmp_236, i1 1" [./components.h:81]   --->   Operation 1630 'xor' 'xor_ln81_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_179)   --->   "%and_ln81_205 = and i1 %icmp_ln81_117, i1 %xor_ln81_175" [./components.h:81]   --->   Operation 1631 'and' 'and_ln81_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_179)   --->   "%select_ln81_117 = select i1 %and_ln81_204, i1 %and_ln81_205, i1 %icmp_ln81_118" [./components.h:81]   --->   Operation 1632 'select' 'select_ln81_117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_89)   --->   "%and_ln81_206 = and i1 %and_ln81_204, i1 %icmp_ln81_118" [./components.h:81]   --->   Operation 1633 'and' 'and_ln81_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_89)   --->   "%xor_ln81_176 = xor i1 %and_ln81_206, i1 1" [./components.h:81]   --->   Operation 1634 'xor' 'xor_ln81_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_89)   --->   "%empty_41 = and i1 %tmp_231, i1 %xor_ln81_176" [./components.h:81]   --->   Operation 1635 'and' 'empty_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_207)   --->   "%xor_ln81_177 = xor i1 %select_ln81_116, i1 1" [./components.h:81]   --->   Operation 1636 'xor' 'xor_ln81_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1637 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_207)   --->   "%or_ln81_88 = or i1 %tmp_235, i1 %xor_ln81_177" [./components.h:81]   --->   Operation 1637 'or' 'or_ln81_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_207)   --->   "%xor_ln81_178 = xor i1 %tmp_231, i1 1" [./components.h:81]   --->   Operation 1638 'xor' 'xor_ln81_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_207 = and i1 %or_ln81_88, i1 %xor_ln81_178" [./components.h:81]   --->   Operation 1639 'and' 'and_ln81_207' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_179)   --->   "%and_ln81_208 = and i1 %tmp_235, i1 %select_ln81_117" [./components.h:81]   --->   Operation 1640 'and' 'and_ln81_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1641 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_179 = xor i1 %and_ln81_208, i1 1" [./components.h:81]   --->   Operation 1641 'xor' 'xor_ln81_179' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_89)   --->   "%and_ln81_209 = and i1 %empty_41, i1 %xor_ln81_179" [./components.h:81]   --->   Operation 1642 'and' 'and_ln81_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1643 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_89 = or i1 %and_ln81_207, i1 %and_ln81_209" [./components.h:81]   --->   Operation 1643 'or' 'or_ln81_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln81_90 = sext i16 %P_L1_W_0_load_30" [./components.h:81]   --->   Operation 1644 'sext' 'sext_ln81_90' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln81_158 = zext i15 %x_load_30" [./components.h:81]   --->   Operation 1645 'zext' 'zext_ln81_158' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1646 [1/1] (1.94ns)   --->   "%mul_ln81_30 = mul i31 %sext_ln81_90, i31 %zext_ln81_158" [./components.h:81]   --->   Operation 1646 'mul' 'mul_ln81_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_60)   --->   "%select_ln81_118 = select i1 %and_ln81_207, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1647 'select' 'select_ln81_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_60)   --->   "%select_ln81_119 = select i1 %or_ln81_89, i16 %select_ln81_118, i16 %z_o_63" [./components.h:81]   --->   Operation 1648 'select' 'select_ln81_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_60)   --->   "%shl_ln81_29 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_119, i10 0" [./components.h:81]   --->   Operation 1649 'bitconcatenate' 'shl_ln81_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_60)   --->   "%sext_ln81_91 = sext i26 %shl_ln81_29" [./components.h:81]   --->   Operation 1650 'sext' 'sext_ln81_91' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_60)   --->   "%sext_ln81_92 = sext i31 %mul_ln81_30" [./components.h:81]   --->   Operation 1651 'sext' 'sext_ln81_92' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1652 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_60 = add i32 %sext_ln81_91, i32 %sext_ln81_92" [./components.h:81]   --->   Operation 1652 'add' 'add_ln81_60' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1653 [1/1] (0.00ns)   --->   "%tmp_239 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 31" [./components.h:81]   --->   Operation 1653 'bitselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node z_o_65)   --->   "%z_o_64 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_60, i32 10, i32 25" [./components.h:81]   --->   Operation 1654 'partselect' 'z_o_64' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node z_o_65)   --->   "%tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_30, i32 9" [./components.h:81]   --->   Operation 1655 'bitselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln81_30 = trunc i31 %mul_ln81_30" [./components.h:81]   --->   Operation 1656 'trunc' 'trunc_ln81_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1657 [1/1] (0.71ns)   --->   "%icmp_ln81_120 = icmp_ne  i9 %trunc_ln81_30, i9 0" [./components.h:81]   --->   Operation 1657 'icmp' 'icmp_ln81_120' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node z_o_65)   --->   "%tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 10" [./components.h:81]   --->   Operation 1658 'bitselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node z_o_65)   --->   "%or_ln81_90 = or i1 %tmp_242, i1 %icmp_ln81_120" [./components.h:81]   --->   Operation 1659 'or' 'or_ln81_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node z_o_65)   --->   "%and_ln81_210 = and i1 %or_ln81_90, i1 %tmp_240" [./components.h:81]   --->   Operation 1660 'and' 'and_ln81_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node z_o_65)   --->   "%zext_ln81_30 = zext i1 %and_ln81_210" [./components.h:81]   --->   Operation 1661 'zext' 'zext_ln81_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1662 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_65 = add i16 %z_o_64, i16 %zext_ln81_30" [./components.h:81]   --->   Operation 1662 'add' 'z_o_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1663 [1/1] (0.00ns)   --->   "%tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_65, i32 15" [./components.h:81]   --->   Operation 1663 'bitselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_245 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_60, i32 27, i32 31" [./components.h:81]   --->   Operation 1664 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1665 [1/1] (0.70ns)   --->   "%icmp_ln81_121 = icmp_eq  i5 %tmp_245, i5 31" [./components.h:81]   --->   Operation 1665 'icmp' 'icmp_ln81_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1666 [1/1] (0.00ns)   --->   "%tmp_246 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_60, i32 26, i32 31" [./components.h:81]   --->   Operation 1666 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1667 [1/1] (0.70ns)   --->   "%icmp_ln81_122 = icmp_eq  i6 %tmp_246, i6 63" [./components.h:81]   --->   Operation 1667 'icmp' 'icmp_ln81_122' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1668 [1/1] (0.70ns)   --->   "%icmp_ln81_123 = icmp_eq  i6 %tmp_246, i6 0" [./components.h:81]   --->   Operation 1668 'icmp' 'icmp_ln81_123' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1669 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_31 = load i16 31" [./components.h:81]   --->   Operation 1669 'load' 'P_L1_W_0_load_31' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_33 : Operation 1670 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_32 = load i16 32" [./components.h:81]   --->   Operation 1670 'load' 'P_L1_W_0_load_32' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 34 <SV = 33> <Delay = 3.59>
ST_34 : Operation 1671 [1/2] (0.58ns)   --->   "%x_load_32 = load i7 %x_addr_32" [./components.h:81]   --->   Operation 1671 'load' 'x_load_32' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_34 : Operation 1672 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_32, i15 32" [./components.h:67]   --->   Operation 1672 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_34 : Operation 1673 [1/1] (0.00ns)   --->   "%x_addr_33 = getelementptr i15 %x, i64 0, i64 33" [./components.h:67]   --->   Operation 1673 'getelementptr' 'x_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1674 [2/2] (0.58ns)   --->   "%x_load_33 = load i7 %x_addr_33" [./components.h:81]   --->   Operation 1674 'load' 'x_load_33' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_34 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_211)   --->   "%tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 25" [./components.h:81]   --->   Operation 1675 'bitselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_211)   --->   "%xor_ln81_180 = xor i1 %tmp_243, i1 1" [./components.h:81]   --->   Operation 1676 'xor' 'xor_ln81_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_211 = and i1 %tmp_241, i1 %xor_ln81_180" [./components.h:81]   --->   Operation 1677 'and' 'and_ln81_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_185)   --->   "%tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_60, i32 26" [./components.h:81]   --->   Operation 1678 'bitselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_214)   --->   "%select_ln81_120 = select i1 %and_ln81_211, i1 %icmp_ln81_122, i1 %icmp_ln81_123" [./components.h:81]   --->   Operation 1679 'select' 'select_ln81_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_185)   --->   "%xor_ln81_181 = xor i1 %tmp_244, i1 1" [./components.h:81]   --->   Operation 1680 'xor' 'xor_ln81_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_185)   --->   "%and_ln81_212 = and i1 %icmp_ln81_121, i1 %xor_ln81_181" [./components.h:81]   --->   Operation 1681 'and' 'and_ln81_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_185)   --->   "%select_ln81_121 = select i1 %and_ln81_211, i1 %and_ln81_212, i1 %icmp_ln81_122" [./components.h:81]   --->   Operation 1682 'select' 'select_ln81_121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_92)   --->   "%and_ln81_213 = and i1 %and_ln81_211, i1 %icmp_ln81_122" [./components.h:81]   --->   Operation 1683 'and' 'and_ln81_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_92)   --->   "%xor_ln81_182 = xor i1 %and_ln81_213, i1 1" [./components.h:81]   --->   Operation 1684 'xor' 'xor_ln81_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_92)   --->   "%empty_42 = and i1 %tmp_239, i1 %xor_ln81_182" [./components.h:81]   --->   Operation 1685 'and' 'empty_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_214)   --->   "%xor_ln81_183 = xor i1 %select_ln81_120, i1 1" [./components.h:81]   --->   Operation 1686 'xor' 'xor_ln81_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1687 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_214)   --->   "%or_ln81_91 = or i1 %tmp_243, i1 %xor_ln81_183" [./components.h:81]   --->   Operation 1687 'or' 'or_ln81_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1688 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_214)   --->   "%xor_ln81_184 = xor i1 %tmp_239, i1 1" [./components.h:81]   --->   Operation 1688 'xor' 'xor_ln81_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_214 = and i1 %or_ln81_91, i1 %xor_ln81_184" [./components.h:81]   --->   Operation 1689 'and' 'and_ln81_214' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_185)   --->   "%and_ln81_215 = and i1 %tmp_243, i1 %select_ln81_121" [./components.h:81]   --->   Operation 1690 'and' 'and_ln81_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1691 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_185 = xor i1 %and_ln81_215, i1 1" [./components.h:81]   --->   Operation 1691 'xor' 'xor_ln81_185' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1692 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_92)   --->   "%and_ln81_216 = and i1 %empty_42, i1 %xor_ln81_185" [./components.h:81]   --->   Operation 1692 'and' 'and_ln81_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1693 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_92 = or i1 %and_ln81_214, i1 %and_ln81_216" [./components.h:81]   --->   Operation 1693 'or' 'or_ln81_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln81_93 = sext i16 %P_L1_W_0_load_31" [./components.h:81]   --->   Operation 1694 'sext' 'sext_ln81_93' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln81_159 = zext i15 %x_load_31" [./components.h:81]   --->   Operation 1695 'zext' 'zext_ln81_159' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1696 [1/1] (1.94ns)   --->   "%mul_ln81_31 = mul i31 %sext_ln81_93, i31 %zext_ln81_159" [./components.h:81]   --->   Operation 1696 'mul' 'mul_ln81_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_62)   --->   "%select_ln81_122 = select i1 %and_ln81_214, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1697 'select' 'select_ln81_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1698 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_62)   --->   "%select_ln81_123 = select i1 %or_ln81_92, i16 %select_ln81_122, i16 %z_o_65" [./components.h:81]   --->   Operation 1698 'select' 'select_ln81_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_62)   --->   "%shl_ln81_30 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_123, i10 0" [./components.h:81]   --->   Operation 1699 'bitconcatenate' 'shl_ln81_30' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_62)   --->   "%sext_ln81_94 = sext i26 %shl_ln81_30" [./components.h:81]   --->   Operation 1700 'sext' 'sext_ln81_94' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_62)   --->   "%sext_ln81_95 = sext i31 %mul_ln81_31" [./components.h:81]   --->   Operation 1701 'sext' 'sext_ln81_95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1702 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_62 = add i32 %sext_ln81_94, i32 %sext_ln81_95" [./components.h:81]   --->   Operation 1702 'add' 'add_ln81_62' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1703 [1/1] (0.00ns)   --->   "%tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 31" [./components.h:81]   --->   Operation 1703 'bitselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node z_o_67)   --->   "%z_o_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_62, i32 10, i32 25" [./components.h:81]   --->   Operation 1704 'partselect' 'z_o_66' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1705 [1/1] (0.00ns) (grouped into LUT with out node z_o_67)   --->   "%tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_31, i32 9" [./components.h:81]   --->   Operation 1705 'bitselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1706 [1/1] (0.00ns)   --->   "%trunc_ln81_31 = trunc i31 %mul_ln81_31" [./components.h:81]   --->   Operation 1706 'trunc' 'trunc_ln81_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1707 [1/1] (0.71ns)   --->   "%icmp_ln81_124 = icmp_ne  i9 %trunc_ln81_31, i9 0" [./components.h:81]   --->   Operation 1707 'icmp' 'icmp_ln81_124' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1708 [1/1] (0.00ns) (grouped into LUT with out node z_o_67)   --->   "%tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 10" [./components.h:81]   --->   Operation 1708 'bitselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node z_o_67)   --->   "%or_ln81_93 = or i1 %tmp_250, i1 %icmp_ln81_124" [./components.h:81]   --->   Operation 1709 'or' 'or_ln81_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1710 [1/1] (0.00ns) (grouped into LUT with out node z_o_67)   --->   "%and_ln81_217 = and i1 %or_ln81_93, i1 %tmp_248" [./components.h:81]   --->   Operation 1710 'and' 'and_ln81_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1711 [1/1] (0.00ns) (grouped into LUT with out node z_o_67)   --->   "%zext_ln81_31 = zext i1 %and_ln81_217" [./components.h:81]   --->   Operation 1711 'zext' 'zext_ln81_31' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1712 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_67 = add i16 %z_o_66, i16 %zext_ln81_31" [./components.h:81]   --->   Operation 1712 'add' 'z_o_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1713 [1/1] (0.00ns)   --->   "%tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_67, i32 15" [./components.h:81]   --->   Operation 1713 'bitselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_253 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_62, i32 27, i32 31" [./components.h:81]   --->   Operation 1714 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1715 [1/1] (0.70ns)   --->   "%icmp_ln81_125 = icmp_eq  i5 %tmp_253, i5 31" [./components.h:81]   --->   Operation 1715 'icmp' 'icmp_ln81_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1716 [1/1] (0.00ns)   --->   "%tmp_254 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_62, i32 26, i32 31" [./components.h:81]   --->   Operation 1716 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1717 [1/1] (0.70ns)   --->   "%icmp_ln81_126 = icmp_eq  i6 %tmp_254, i6 63" [./components.h:81]   --->   Operation 1717 'icmp' 'icmp_ln81_126' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1718 [1/1] (0.70ns)   --->   "%icmp_ln81_127 = icmp_eq  i6 %tmp_254, i6 0" [./components.h:81]   --->   Operation 1718 'icmp' 'icmp_ln81_127' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1719 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_32 = load i16 32" [./components.h:81]   --->   Operation 1719 'load' 'P_L1_W_0_load_32' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_34 : Operation 1720 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_33 = load i16 33" [./components.h:81]   --->   Operation 1720 'load' 'P_L1_W_0_load_33' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 35 <SV = 34> <Delay = 3.59>
ST_35 : Operation 1721 [1/2] (0.58ns)   --->   "%x_load_33 = load i7 %x_addr_33" [./components.h:81]   --->   Operation 1721 'load' 'x_load_33' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_35 : Operation 1722 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_33, i15 33" [./components.h:67]   --->   Operation 1722 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_35 : Operation 1723 [1/1] (0.00ns)   --->   "%x_addr_34 = getelementptr i15 %x, i64 0, i64 34" [./components.h:67]   --->   Operation 1723 'getelementptr' 'x_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1724 [2/2] (0.58ns)   --->   "%x_load_34 = load i7 %x_addr_34" [./components.h:81]   --->   Operation 1724 'load' 'x_load_34' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_35 : Operation 1725 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_218)   --->   "%tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 25" [./components.h:81]   --->   Operation 1725 'bitselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_218)   --->   "%xor_ln81_186 = xor i1 %tmp_251, i1 1" [./components.h:81]   --->   Operation 1726 'xor' 'xor_ln81_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_218 = and i1 %tmp_249, i1 %xor_ln81_186" [./components.h:81]   --->   Operation 1727 'and' 'and_ln81_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_191)   --->   "%tmp_252 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_62, i32 26" [./components.h:81]   --->   Operation 1728 'bitselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1729 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_221)   --->   "%select_ln81_124 = select i1 %and_ln81_218, i1 %icmp_ln81_126, i1 %icmp_ln81_127" [./components.h:81]   --->   Operation 1729 'select' 'select_ln81_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_191)   --->   "%xor_ln81_187 = xor i1 %tmp_252, i1 1" [./components.h:81]   --->   Operation 1730 'xor' 'xor_ln81_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_191)   --->   "%and_ln81_219 = and i1 %icmp_ln81_125, i1 %xor_ln81_187" [./components.h:81]   --->   Operation 1731 'and' 'and_ln81_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_191)   --->   "%select_ln81_125 = select i1 %and_ln81_218, i1 %and_ln81_219, i1 %icmp_ln81_126" [./components.h:81]   --->   Operation 1732 'select' 'select_ln81_125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_95)   --->   "%and_ln81_220 = and i1 %and_ln81_218, i1 %icmp_ln81_126" [./components.h:81]   --->   Operation 1733 'and' 'and_ln81_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_95)   --->   "%xor_ln81_188 = xor i1 %and_ln81_220, i1 1" [./components.h:81]   --->   Operation 1734 'xor' 'xor_ln81_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1735 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_95)   --->   "%empty_43 = and i1 %tmp_247, i1 %xor_ln81_188" [./components.h:81]   --->   Operation 1735 'and' 'empty_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_221)   --->   "%xor_ln81_189 = xor i1 %select_ln81_124, i1 1" [./components.h:81]   --->   Operation 1736 'xor' 'xor_ln81_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1737 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_221)   --->   "%or_ln81_94 = or i1 %tmp_251, i1 %xor_ln81_189" [./components.h:81]   --->   Operation 1737 'or' 'or_ln81_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1738 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_221)   --->   "%xor_ln81_190 = xor i1 %tmp_247, i1 1" [./components.h:81]   --->   Operation 1738 'xor' 'xor_ln81_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_221 = and i1 %or_ln81_94, i1 %xor_ln81_190" [./components.h:81]   --->   Operation 1739 'and' 'and_ln81_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_191)   --->   "%and_ln81_222 = and i1 %tmp_251, i1 %select_ln81_125" [./components.h:81]   --->   Operation 1740 'and' 'and_ln81_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1741 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_191 = xor i1 %and_ln81_222, i1 1" [./components.h:81]   --->   Operation 1741 'xor' 'xor_ln81_191' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_95)   --->   "%and_ln81_223 = and i1 %empty_43, i1 %xor_ln81_191" [./components.h:81]   --->   Operation 1742 'and' 'and_ln81_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_95 = or i1 %and_ln81_221, i1 %and_ln81_223" [./components.h:81]   --->   Operation 1743 'or' 'or_ln81_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln81_96 = sext i16 %P_L1_W_0_load_32" [./components.h:81]   --->   Operation 1744 'sext' 'sext_ln81_96' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln81_160 = zext i15 %x_load_32" [./components.h:81]   --->   Operation 1745 'zext' 'zext_ln81_160' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1746 [1/1] (1.94ns)   --->   "%mul_ln81_32 = mul i31 %sext_ln81_96, i31 %zext_ln81_160" [./components.h:81]   --->   Operation 1746 'mul' 'mul_ln81_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_64)   --->   "%select_ln81_126 = select i1 %and_ln81_221, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1747 'select' 'select_ln81_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_64)   --->   "%select_ln81_127 = select i1 %or_ln81_95, i16 %select_ln81_126, i16 %z_o_67" [./components.h:81]   --->   Operation 1748 'select' 'select_ln81_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_64)   --->   "%shl_ln81_31 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_127, i10 0" [./components.h:81]   --->   Operation 1749 'bitconcatenate' 'shl_ln81_31' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1750 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_64)   --->   "%sext_ln81_97 = sext i26 %shl_ln81_31" [./components.h:81]   --->   Operation 1750 'sext' 'sext_ln81_97' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1751 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_64)   --->   "%sext_ln81_98 = sext i31 %mul_ln81_32" [./components.h:81]   --->   Operation 1751 'sext' 'sext_ln81_98' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1752 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_64 = add i32 %sext_ln81_97, i32 %sext_ln81_98" [./components.h:81]   --->   Operation 1752 'add' 'add_ln81_64' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1753 [1/1] (0.00ns)   --->   "%tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 31" [./components.h:81]   --->   Operation 1753 'bitselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1754 [1/1] (0.00ns) (grouped into LUT with out node z_o_69)   --->   "%z_o_68 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_64, i32 10, i32 25" [./components.h:81]   --->   Operation 1754 'partselect' 'z_o_68' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1755 [1/1] (0.00ns) (grouped into LUT with out node z_o_69)   --->   "%tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_32, i32 9" [./components.h:81]   --->   Operation 1755 'bitselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln81_32 = trunc i31 %mul_ln81_32" [./components.h:81]   --->   Operation 1756 'trunc' 'trunc_ln81_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1757 [1/1] (0.71ns)   --->   "%icmp_ln81_128 = icmp_ne  i9 %trunc_ln81_32, i9 0" [./components.h:81]   --->   Operation 1757 'icmp' 'icmp_ln81_128' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node z_o_69)   --->   "%tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 10" [./components.h:81]   --->   Operation 1758 'bitselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1759 [1/1] (0.00ns) (grouped into LUT with out node z_o_69)   --->   "%or_ln81_96 = or i1 %tmp_258, i1 %icmp_ln81_128" [./components.h:81]   --->   Operation 1759 'or' 'or_ln81_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1760 [1/1] (0.00ns) (grouped into LUT with out node z_o_69)   --->   "%and_ln81_224 = and i1 %or_ln81_96, i1 %tmp_256" [./components.h:81]   --->   Operation 1760 'and' 'and_ln81_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1761 [1/1] (0.00ns) (grouped into LUT with out node z_o_69)   --->   "%zext_ln81_32 = zext i1 %and_ln81_224" [./components.h:81]   --->   Operation 1761 'zext' 'zext_ln81_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1762 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_69 = add i16 %z_o_68, i16 %zext_ln81_32" [./components.h:81]   --->   Operation 1762 'add' 'z_o_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1763 [1/1] (0.00ns)   --->   "%tmp_259 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_69, i32 15" [./components.h:81]   --->   Operation 1763 'bitselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1764 [1/1] (0.00ns)   --->   "%tmp_261 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_64, i32 27, i32 31" [./components.h:81]   --->   Operation 1764 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1765 [1/1] (0.70ns)   --->   "%icmp_ln81_129 = icmp_eq  i5 %tmp_261, i5 31" [./components.h:81]   --->   Operation 1765 'icmp' 'icmp_ln81_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1766 [1/1] (0.00ns)   --->   "%tmp_262 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_64, i32 26, i32 31" [./components.h:81]   --->   Operation 1766 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1767 [1/1] (0.70ns)   --->   "%icmp_ln81_130 = icmp_eq  i6 %tmp_262, i6 63" [./components.h:81]   --->   Operation 1767 'icmp' 'icmp_ln81_130' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1768 [1/1] (0.70ns)   --->   "%icmp_ln81_131 = icmp_eq  i6 %tmp_262, i6 0" [./components.h:81]   --->   Operation 1768 'icmp' 'icmp_ln81_131' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1769 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_33 = load i16 33" [./components.h:81]   --->   Operation 1769 'load' 'P_L1_W_0_load_33' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_35 : Operation 1770 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_34 = load i16 34" [./components.h:81]   --->   Operation 1770 'load' 'P_L1_W_0_load_34' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 36 <SV = 35> <Delay = 3.59>
ST_36 : Operation 1771 [1/2] (0.58ns)   --->   "%x_load_34 = load i7 %x_addr_34" [./components.h:81]   --->   Operation 1771 'load' 'x_load_34' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_36 : Operation 1772 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_34, i15 34" [./components.h:67]   --->   Operation 1772 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_36 : Operation 1773 [1/1] (0.00ns)   --->   "%x_addr_35 = getelementptr i15 %x, i64 0, i64 35" [./components.h:67]   --->   Operation 1773 'getelementptr' 'x_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1774 [2/2] (0.58ns)   --->   "%x_load_35 = load i7 %x_addr_35" [./components.h:81]   --->   Operation 1774 'load' 'x_load_35' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_36 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_225)   --->   "%tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 25" [./components.h:81]   --->   Operation 1775 'bitselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_225)   --->   "%xor_ln81_192 = xor i1 %tmp_259, i1 1" [./components.h:81]   --->   Operation 1776 'xor' 'xor_ln81_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1777 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_225 = and i1 %tmp_257, i1 %xor_ln81_192" [./components.h:81]   --->   Operation 1777 'and' 'and_ln81_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_197)   --->   "%tmp_260 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_64, i32 26" [./components.h:81]   --->   Operation 1778 'bitselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_228)   --->   "%select_ln81_128 = select i1 %and_ln81_225, i1 %icmp_ln81_130, i1 %icmp_ln81_131" [./components.h:81]   --->   Operation 1779 'select' 'select_ln81_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_197)   --->   "%xor_ln81_193 = xor i1 %tmp_260, i1 1" [./components.h:81]   --->   Operation 1780 'xor' 'xor_ln81_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_197)   --->   "%and_ln81_226 = and i1 %icmp_ln81_129, i1 %xor_ln81_193" [./components.h:81]   --->   Operation 1781 'and' 'and_ln81_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_197)   --->   "%select_ln81_129 = select i1 %and_ln81_225, i1 %and_ln81_226, i1 %icmp_ln81_130" [./components.h:81]   --->   Operation 1782 'select' 'select_ln81_129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_98)   --->   "%and_ln81_227 = and i1 %and_ln81_225, i1 %icmp_ln81_130" [./components.h:81]   --->   Operation 1783 'and' 'and_ln81_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1784 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_98)   --->   "%xor_ln81_194 = xor i1 %and_ln81_227, i1 1" [./components.h:81]   --->   Operation 1784 'xor' 'xor_ln81_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_98)   --->   "%empty_44 = and i1 %tmp_255, i1 %xor_ln81_194" [./components.h:81]   --->   Operation 1785 'and' 'empty_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_228)   --->   "%xor_ln81_195 = xor i1 %select_ln81_128, i1 1" [./components.h:81]   --->   Operation 1786 'xor' 'xor_ln81_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_228)   --->   "%or_ln81_97 = or i1 %tmp_259, i1 %xor_ln81_195" [./components.h:81]   --->   Operation 1787 'or' 'or_ln81_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1788 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_228)   --->   "%xor_ln81_196 = xor i1 %tmp_255, i1 1" [./components.h:81]   --->   Operation 1788 'xor' 'xor_ln81_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_228 = and i1 %or_ln81_97, i1 %xor_ln81_196" [./components.h:81]   --->   Operation 1789 'and' 'and_ln81_228' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_197)   --->   "%and_ln81_229 = and i1 %tmp_259, i1 %select_ln81_129" [./components.h:81]   --->   Operation 1790 'and' 'and_ln81_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1791 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_197 = xor i1 %and_ln81_229, i1 1" [./components.h:81]   --->   Operation 1791 'xor' 'xor_ln81_197' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_98)   --->   "%and_ln81_230 = and i1 %empty_44, i1 %xor_ln81_197" [./components.h:81]   --->   Operation 1792 'and' 'and_ln81_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_98 = or i1 %and_ln81_228, i1 %and_ln81_230" [./components.h:81]   --->   Operation 1793 'or' 'or_ln81_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1794 [1/1] (0.00ns)   --->   "%sext_ln81_99 = sext i16 %P_L1_W_0_load_33" [./components.h:81]   --->   Operation 1794 'sext' 'sext_ln81_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln81_161 = zext i15 %x_load_33" [./components.h:81]   --->   Operation 1795 'zext' 'zext_ln81_161' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1796 [1/1] (1.94ns)   --->   "%mul_ln81_33 = mul i31 %sext_ln81_99, i31 %zext_ln81_161" [./components.h:81]   --->   Operation 1796 'mul' 'mul_ln81_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_66)   --->   "%select_ln81_130 = select i1 %and_ln81_228, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1797 'select' 'select_ln81_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_66)   --->   "%select_ln81_131 = select i1 %or_ln81_98, i16 %select_ln81_130, i16 %z_o_69" [./components.h:81]   --->   Operation 1798 'select' 'select_ln81_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_66)   --->   "%shl_ln81_32 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_131, i10 0" [./components.h:81]   --->   Operation 1799 'bitconcatenate' 'shl_ln81_32' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_66)   --->   "%sext_ln81_100 = sext i26 %shl_ln81_32" [./components.h:81]   --->   Operation 1800 'sext' 'sext_ln81_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1801 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_66)   --->   "%sext_ln81_101 = sext i31 %mul_ln81_33" [./components.h:81]   --->   Operation 1801 'sext' 'sext_ln81_101' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1802 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_66 = add i32 %sext_ln81_100, i32 %sext_ln81_101" [./components.h:81]   --->   Operation 1802 'add' 'add_ln81_66' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1803 [1/1] (0.00ns)   --->   "%tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 31" [./components.h:81]   --->   Operation 1803 'bitselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node z_o_71)   --->   "%z_o_70 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_66, i32 10, i32 25" [./components.h:81]   --->   Operation 1804 'partselect' 'z_o_70' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node z_o_71)   --->   "%tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_33, i32 9" [./components.h:81]   --->   Operation 1805 'bitselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1806 [1/1] (0.00ns)   --->   "%trunc_ln81_33 = trunc i31 %mul_ln81_33" [./components.h:81]   --->   Operation 1806 'trunc' 'trunc_ln81_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1807 [1/1] (0.71ns)   --->   "%icmp_ln81_132 = icmp_ne  i9 %trunc_ln81_33, i9 0" [./components.h:81]   --->   Operation 1807 'icmp' 'icmp_ln81_132' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node z_o_71)   --->   "%tmp_266 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 10" [./components.h:81]   --->   Operation 1808 'bitselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node z_o_71)   --->   "%or_ln81_99 = or i1 %tmp_266, i1 %icmp_ln81_132" [./components.h:81]   --->   Operation 1809 'or' 'or_ln81_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1810 [1/1] (0.00ns) (grouped into LUT with out node z_o_71)   --->   "%and_ln81_231 = and i1 %or_ln81_99, i1 %tmp_264" [./components.h:81]   --->   Operation 1810 'and' 'and_ln81_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node z_o_71)   --->   "%zext_ln81_33 = zext i1 %and_ln81_231" [./components.h:81]   --->   Operation 1811 'zext' 'zext_ln81_33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1812 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_71 = add i16 %z_o_70, i16 %zext_ln81_33" [./components.h:81]   --->   Operation 1812 'add' 'z_o_71' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1813 [1/1] (0.00ns)   --->   "%tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_71, i32 15" [./components.h:81]   --->   Operation 1813 'bitselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1814 [1/1] (0.00ns)   --->   "%tmp_269 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_66, i32 27, i32 31" [./components.h:81]   --->   Operation 1814 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1815 [1/1] (0.70ns)   --->   "%icmp_ln81_133 = icmp_eq  i5 %tmp_269, i5 31" [./components.h:81]   --->   Operation 1815 'icmp' 'icmp_ln81_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1816 [1/1] (0.00ns)   --->   "%tmp_270 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_66, i32 26, i32 31" [./components.h:81]   --->   Operation 1816 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1817 [1/1] (0.70ns)   --->   "%icmp_ln81_134 = icmp_eq  i6 %tmp_270, i6 63" [./components.h:81]   --->   Operation 1817 'icmp' 'icmp_ln81_134' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1818 [1/1] (0.70ns)   --->   "%icmp_ln81_135 = icmp_eq  i6 %tmp_270, i6 0" [./components.h:81]   --->   Operation 1818 'icmp' 'icmp_ln81_135' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1819 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_34 = load i16 34" [./components.h:81]   --->   Operation 1819 'load' 'P_L1_W_0_load_34' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_36 : Operation 1820 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_35 = load i16 35" [./components.h:81]   --->   Operation 1820 'load' 'P_L1_W_0_load_35' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 37 <SV = 36> <Delay = 3.59>
ST_37 : Operation 1821 [1/2] (0.58ns)   --->   "%x_load_35 = load i7 %x_addr_35" [./components.h:81]   --->   Operation 1821 'load' 'x_load_35' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_37 : Operation 1822 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_35, i15 35" [./components.h:67]   --->   Operation 1822 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_37 : Operation 1823 [1/1] (0.00ns)   --->   "%x_addr_36 = getelementptr i15 %x, i64 0, i64 36" [./components.h:67]   --->   Operation 1823 'getelementptr' 'x_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1824 [2/2] (0.58ns)   --->   "%x_load_36 = load i7 %x_addr_36" [./components.h:81]   --->   Operation 1824 'load' 'x_load_36' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_37 : Operation 1825 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_232)   --->   "%tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 25" [./components.h:81]   --->   Operation 1825 'bitselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1826 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_232)   --->   "%xor_ln81_198 = xor i1 %tmp_267, i1 1" [./components.h:81]   --->   Operation 1826 'xor' 'xor_ln81_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_232 = and i1 %tmp_265, i1 %xor_ln81_198" [./components.h:81]   --->   Operation 1827 'and' 'and_ln81_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_203)   --->   "%tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_66, i32 26" [./components.h:81]   --->   Operation 1828 'bitselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1829 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_235)   --->   "%select_ln81_132 = select i1 %and_ln81_232, i1 %icmp_ln81_134, i1 %icmp_ln81_135" [./components.h:81]   --->   Operation 1829 'select' 'select_ln81_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_203)   --->   "%xor_ln81_199 = xor i1 %tmp_268, i1 1" [./components.h:81]   --->   Operation 1830 'xor' 'xor_ln81_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_203)   --->   "%and_ln81_233 = and i1 %icmp_ln81_133, i1 %xor_ln81_199" [./components.h:81]   --->   Operation 1831 'and' 'and_ln81_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_203)   --->   "%select_ln81_133 = select i1 %and_ln81_232, i1 %and_ln81_233, i1 %icmp_ln81_134" [./components.h:81]   --->   Operation 1832 'select' 'select_ln81_133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_101)   --->   "%and_ln81_234 = and i1 %and_ln81_232, i1 %icmp_ln81_134" [./components.h:81]   --->   Operation 1833 'and' 'and_ln81_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_101)   --->   "%xor_ln81_200 = xor i1 %and_ln81_234, i1 1" [./components.h:81]   --->   Operation 1834 'xor' 'xor_ln81_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_101)   --->   "%empty_45 = and i1 %tmp_263, i1 %xor_ln81_200" [./components.h:81]   --->   Operation 1835 'and' 'empty_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_235)   --->   "%xor_ln81_201 = xor i1 %select_ln81_132, i1 1" [./components.h:81]   --->   Operation 1836 'xor' 'xor_ln81_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1837 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_235)   --->   "%or_ln81_100 = or i1 %tmp_267, i1 %xor_ln81_201" [./components.h:81]   --->   Operation 1837 'or' 'or_ln81_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_235)   --->   "%xor_ln81_202 = xor i1 %tmp_263, i1 1" [./components.h:81]   --->   Operation 1838 'xor' 'xor_ln81_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_235 = and i1 %or_ln81_100, i1 %xor_ln81_202" [./components.h:81]   --->   Operation 1839 'and' 'and_ln81_235' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_203)   --->   "%and_ln81_236 = and i1 %tmp_267, i1 %select_ln81_133" [./components.h:81]   --->   Operation 1840 'and' 'and_ln81_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1841 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_203 = xor i1 %and_ln81_236, i1 1" [./components.h:81]   --->   Operation 1841 'xor' 'xor_ln81_203' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_101)   --->   "%and_ln81_237 = and i1 %empty_45, i1 %xor_ln81_203" [./components.h:81]   --->   Operation 1842 'and' 'and_ln81_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_101 = or i1 %and_ln81_235, i1 %and_ln81_237" [./components.h:81]   --->   Operation 1843 'or' 'or_ln81_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln81_102 = sext i16 %P_L1_W_0_load_34" [./components.h:81]   --->   Operation 1844 'sext' 'sext_ln81_102' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1845 [1/1] (0.00ns)   --->   "%zext_ln81_162 = zext i15 %x_load_34" [./components.h:81]   --->   Operation 1845 'zext' 'zext_ln81_162' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1846 [1/1] (1.94ns)   --->   "%mul_ln81_34 = mul i31 %sext_ln81_102, i31 %zext_ln81_162" [./components.h:81]   --->   Operation 1846 'mul' 'mul_ln81_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1847 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_68)   --->   "%select_ln81_134 = select i1 %and_ln81_235, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1847 'select' 'select_ln81_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_68)   --->   "%select_ln81_135 = select i1 %or_ln81_101, i16 %select_ln81_134, i16 %z_o_71" [./components.h:81]   --->   Operation 1848 'select' 'select_ln81_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_68)   --->   "%shl_ln81_33 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_135, i10 0" [./components.h:81]   --->   Operation 1849 'bitconcatenate' 'shl_ln81_33' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1850 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_68)   --->   "%sext_ln81_103 = sext i26 %shl_ln81_33" [./components.h:81]   --->   Operation 1850 'sext' 'sext_ln81_103' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1851 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_68)   --->   "%sext_ln81_104 = sext i31 %mul_ln81_34" [./components.h:81]   --->   Operation 1851 'sext' 'sext_ln81_104' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1852 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_68 = add i32 %sext_ln81_103, i32 %sext_ln81_104" [./components.h:81]   --->   Operation 1852 'add' 'add_ln81_68' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1853 [1/1] (0.00ns)   --->   "%tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 31" [./components.h:81]   --->   Operation 1853 'bitselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node z_o_73)   --->   "%z_o_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_68, i32 10, i32 25" [./components.h:81]   --->   Operation 1854 'partselect' 'z_o_72' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node z_o_73)   --->   "%tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_34, i32 9" [./components.h:81]   --->   Operation 1855 'bitselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1856 [1/1] (0.00ns)   --->   "%trunc_ln81_34 = trunc i31 %mul_ln81_34" [./components.h:81]   --->   Operation 1856 'trunc' 'trunc_ln81_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1857 [1/1] (0.71ns)   --->   "%icmp_ln81_136 = icmp_ne  i9 %trunc_ln81_34, i9 0" [./components.h:81]   --->   Operation 1857 'icmp' 'icmp_ln81_136' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node z_o_73)   --->   "%tmp_274 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 10" [./components.h:81]   --->   Operation 1858 'bitselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1859 [1/1] (0.00ns) (grouped into LUT with out node z_o_73)   --->   "%or_ln81_102 = or i1 %tmp_274, i1 %icmp_ln81_136" [./components.h:81]   --->   Operation 1859 'or' 'or_ln81_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node z_o_73)   --->   "%and_ln81_238 = and i1 %or_ln81_102, i1 %tmp_272" [./components.h:81]   --->   Operation 1860 'and' 'and_ln81_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1861 [1/1] (0.00ns) (grouped into LUT with out node z_o_73)   --->   "%zext_ln81_34 = zext i1 %and_ln81_238" [./components.h:81]   --->   Operation 1861 'zext' 'zext_ln81_34' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1862 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_73 = add i16 %z_o_72, i16 %zext_ln81_34" [./components.h:81]   --->   Operation 1862 'add' 'z_o_73' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1863 [1/1] (0.00ns)   --->   "%tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_73, i32 15" [./components.h:81]   --->   Operation 1863 'bitselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1864 [1/1] (0.00ns)   --->   "%tmp_277 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_68, i32 27, i32 31" [./components.h:81]   --->   Operation 1864 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1865 [1/1] (0.70ns)   --->   "%icmp_ln81_137 = icmp_eq  i5 %tmp_277, i5 31" [./components.h:81]   --->   Operation 1865 'icmp' 'icmp_ln81_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_278 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_68, i32 26, i32 31" [./components.h:81]   --->   Operation 1866 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1867 [1/1] (0.70ns)   --->   "%icmp_ln81_138 = icmp_eq  i6 %tmp_278, i6 63" [./components.h:81]   --->   Operation 1867 'icmp' 'icmp_ln81_138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1868 [1/1] (0.70ns)   --->   "%icmp_ln81_139 = icmp_eq  i6 %tmp_278, i6 0" [./components.h:81]   --->   Operation 1868 'icmp' 'icmp_ln81_139' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1869 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_35 = load i16 35" [./components.h:81]   --->   Operation 1869 'load' 'P_L1_W_0_load_35' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_37 : Operation 1870 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_36 = load i16 36" [./components.h:81]   --->   Operation 1870 'load' 'P_L1_W_0_load_36' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 38 <SV = 37> <Delay = 3.59>
ST_38 : Operation 1871 [1/2] (0.58ns)   --->   "%x_load_36 = load i7 %x_addr_36" [./components.h:81]   --->   Operation 1871 'load' 'x_load_36' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_38 : Operation 1872 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_36, i15 36" [./components.h:67]   --->   Operation 1872 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_38 : Operation 1873 [1/1] (0.00ns)   --->   "%x_addr_37 = getelementptr i15 %x, i64 0, i64 37" [./components.h:67]   --->   Operation 1873 'getelementptr' 'x_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1874 [2/2] (0.58ns)   --->   "%x_load_37 = load i7 %x_addr_37" [./components.h:81]   --->   Operation 1874 'load' 'x_load_37' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_38 : Operation 1875 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_239)   --->   "%tmp_273 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 25" [./components.h:81]   --->   Operation 1875 'bitselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_239)   --->   "%xor_ln81_204 = xor i1 %tmp_275, i1 1" [./components.h:81]   --->   Operation 1876 'xor' 'xor_ln81_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_239 = and i1 %tmp_273, i1 %xor_ln81_204" [./components.h:81]   --->   Operation 1877 'and' 'and_ln81_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_209)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_68, i32 26" [./components.h:81]   --->   Operation 1878 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1879 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_242)   --->   "%select_ln81_136 = select i1 %and_ln81_239, i1 %icmp_ln81_138, i1 %icmp_ln81_139" [./components.h:81]   --->   Operation 1879 'select' 'select_ln81_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_209)   --->   "%xor_ln81_205 = xor i1 %tmp_276, i1 1" [./components.h:81]   --->   Operation 1880 'xor' 'xor_ln81_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_209)   --->   "%and_ln81_240 = and i1 %icmp_ln81_137, i1 %xor_ln81_205" [./components.h:81]   --->   Operation 1881 'and' 'and_ln81_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_209)   --->   "%select_ln81_137 = select i1 %and_ln81_239, i1 %and_ln81_240, i1 %icmp_ln81_138" [./components.h:81]   --->   Operation 1882 'select' 'select_ln81_137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_104)   --->   "%and_ln81_241 = and i1 %and_ln81_239, i1 %icmp_ln81_138" [./components.h:81]   --->   Operation 1883 'and' 'and_ln81_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_104)   --->   "%xor_ln81_206 = xor i1 %and_ln81_241, i1 1" [./components.h:81]   --->   Operation 1884 'xor' 'xor_ln81_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1885 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_104)   --->   "%empty_46 = and i1 %tmp_271, i1 %xor_ln81_206" [./components.h:81]   --->   Operation 1885 'and' 'empty_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_242)   --->   "%xor_ln81_207 = xor i1 %select_ln81_136, i1 1" [./components.h:81]   --->   Operation 1886 'xor' 'xor_ln81_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_242)   --->   "%or_ln81_103 = or i1 %tmp_275, i1 %xor_ln81_207" [./components.h:81]   --->   Operation 1887 'or' 'or_ln81_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_242)   --->   "%xor_ln81_208 = xor i1 %tmp_271, i1 1" [./components.h:81]   --->   Operation 1888 'xor' 'xor_ln81_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_242 = and i1 %or_ln81_103, i1 %xor_ln81_208" [./components.h:81]   --->   Operation 1889 'and' 'and_ln81_242' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_209)   --->   "%and_ln81_243 = and i1 %tmp_275, i1 %select_ln81_137" [./components.h:81]   --->   Operation 1890 'and' 'and_ln81_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1891 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_209 = xor i1 %and_ln81_243, i1 1" [./components.h:81]   --->   Operation 1891 'xor' 'xor_ln81_209' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1892 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_104)   --->   "%and_ln81_244 = and i1 %empty_46, i1 %xor_ln81_209" [./components.h:81]   --->   Operation 1892 'and' 'and_ln81_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_104 = or i1 %and_ln81_242, i1 %and_ln81_244" [./components.h:81]   --->   Operation 1893 'or' 'or_ln81_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln81_105 = sext i16 %P_L1_W_0_load_35" [./components.h:81]   --->   Operation 1894 'sext' 'sext_ln81_105' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln81_163 = zext i15 %x_load_35" [./components.h:81]   --->   Operation 1895 'zext' 'zext_ln81_163' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1896 [1/1] (1.94ns)   --->   "%mul_ln81_35 = mul i31 %sext_ln81_105, i31 %zext_ln81_163" [./components.h:81]   --->   Operation 1896 'mul' 'mul_ln81_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_70)   --->   "%select_ln81_138 = select i1 %and_ln81_242, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1897 'select' 'select_ln81_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_70)   --->   "%select_ln81_139 = select i1 %or_ln81_104, i16 %select_ln81_138, i16 %z_o_73" [./components.h:81]   --->   Operation 1898 'select' 'select_ln81_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_70)   --->   "%shl_ln81_34 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_139, i10 0" [./components.h:81]   --->   Operation 1899 'bitconcatenate' 'shl_ln81_34' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1900 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_70)   --->   "%sext_ln81_106 = sext i26 %shl_ln81_34" [./components.h:81]   --->   Operation 1900 'sext' 'sext_ln81_106' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_70)   --->   "%sext_ln81_107 = sext i31 %mul_ln81_35" [./components.h:81]   --->   Operation 1901 'sext' 'sext_ln81_107' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1902 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_70 = add i32 %sext_ln81_106, i32 %sext_ln81_107" [./components.h:81]   --->   Operation 1902 'add' 'add_ln81_70' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1903 [1/1] (0.00ns)   --->   "%tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 31" [./components.h:81]   --->   Operation 1903 'bitselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1904 [1/1] (0.00ns) (grouped into LUT with out node z_o_75)   --->   "%z_o_74 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_70, i32 10, i32 25" [./components.h:81]   --->   Operation 1904 'partselect' 'z_o_74' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1905 [1/1] (0.00ns) (grouped into LUT with out node z_o_75)   --->   "%tmp_280 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_35, i32 9" [./components.h:81]   --->   Operation 1905 'bitselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1906 [1/1] (0.00ns)   --->   "%trunc_ln81_35 = trunc i31 %mul_ln81_35" [./components.h:81]   --->   Operation 1906 'trunc' 'trunc_ln81_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1907 [1/1] (0.71ns)   --->   "%icmp_ln81_140 = icmp_ne  i9 %trunc_ln81_35, i9 0" [./components.h:81]   --->   Operation 1907 'icmp' 'icmp_ln81_140' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1908 [1/1] (0.00ns) (grouped into LUT with out node z_o_75)   --->   "%tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 10" [./components.h:81]   --->   Operation 1908 'bitselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1909 [1/1] (0.00ns) (grouped into LUT with out node z_o_75)   --->   "%or_ln81_105 = or i1 %tmp_282, i1 %icmp_ln81_140" [./components.h:81]   --->   Operation 1909 'or' 'or_ln81_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1910 [1/1] (0.00ns) (grouped into LUT with out node z_o_75)   --->   "%and_ln81_245 = and i1 %or_ln81_105, i1 %tmp_280" [./components.h:81]   --->   Operation 1910 'and' 'and_ln81_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node z_o_75)   --->   "%zext_ln81_35 = zext i1 %and_ln81_245" [./components.h:81]   --->   Operation 1911 'zext' 'zext_ln81_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1912 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_75 = add i16 %z_o_74, i16 %zext_ln81_35" [./components.h:81]   --->   Operation 1912 'add' 'z_o_75' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1913 [1/1] (0.00ns)   --->   "%tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_75, i32 15" [./components.h:81]   --->   Operation 1913 'bitselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_285 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_70, i32 27, i32 31" [./components.h:81]   --->   Operation 1914 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1915 [1/1] (0.70ns)   --->   "%icmp_ln81_141 = icmp_eq  i5 %tmp_285, i5 31" [./components.h:81]   --->   Operation 1915 'icmp' 'icmp_ln81_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1916 [1/1] (0.00ns)   --->   "%tmp_286 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_70, i32 26, i32 31" [./components.h:81]   --->   Operation 1916 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1917 [1/1] (0.70ns)   --->   "%icmp_ln81_142 = icmp_eq  i6 %tmp_286, i6 63" [./components.h:81]   --->   Operation 1917 'icmp' 'icmp_ln81_142' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1918 [1/1] (0.70ns)   --->   "%icmp_ln81_143 = icmp_eq  i6 %tmp_286, i6 0" [./components.h:81]   --->   Operation 1918 'icmp' 'icmp_ln81_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1919 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_36 = load i16 36" [./components.h:81]   --->   Operation 1919 'load' 'P_L1_W_0_load_36' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_38 : Operation 1920 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_37 = load i16 37" [./components.h:81]   --->   Operation 1920 'load' 'P_L1_W_0_load_37' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 39 <SV = 38> <Delay = 3.59>
ST_39 : Operation 1921 [1/2] (0.58ns)   --->   "%x_load_37 = load i7 %x_addr_37" [./components.h:81]   --->   Operation 1921 'load' 'x_load_37' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_39 : Operation 1922 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_37, i15 37" [./components.h:67]   --->   Operation 1922 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_39 : Operation 1923 [1/1] (0.00ns)   --->   "%x_addr_38 = getelementptr i15 %x, i64 0, i64 38" [./components.h:67]   --->   Operation 1923 'getelementptr' 'x_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1924 [2/2] (0.58ns)   --->   "%x_load_38 = load i7 %x_addr_38" [./components.h:81]   --->   Operation 1924 'load' 'x_load_38' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_39 : Operation 1925 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_246)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 25" [./components.h:81]   --->   Operation 1925 'bitselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_246)   --->   "%xor_ln81_210 = xor i1 %tmp_283, i1 1" [./components.h:81]   --->   Operation 1926 'xor' 'xor_ln81_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1927 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_246 = and i1 %tmp_281, i1 %xor_ln81_210" [./components.h:81]   --->   Operation 1927 'and' 'and_ln81_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_215)   --->   "%tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_70, i32 26" [./components.h:81]   --->   Operation 1928 'bitselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_249)   --->   "%select_ln81_140 = select i1 %and_ln81_246, i1 %icmp_ln81_142, i1 %icmp_ln81_143" [./components.h:81]   --->   Operation 1929 'select' 'select_ln81_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_215)   --->   "%xor_ln81_211 = xor i1 %tmp_284, i1 1" [./components.h:81]   --->   Operation 1930 'xor' 'xor_ln81_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_215)   --->   "%and_ln81_247 = and i1 %icmp_ln81_141, i1 %xor_ln81_211" [./components.h:81]   --->   Operation 1931 'and' 'and_ln81_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_215)   --->   "%select_ln81_141 = select i1 %and_ln81_246, i1 %and_ln81_247, i1 %icmp_ln81_142" [./components.h:81]   --->   Operation 1932 'select' 'select_ln81_141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1933 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_107)   --->   "%and_ln81_248 = and i1 %and_ln81_246, i1 %icmp_ln81_142" [./components.h:81]   --->   Operation 1933 'and' 'and_ln81_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_107)   --->   "%xor_ln81_212 = xor i1 %and_ln81_248, i1 1" [./components.h:81]   --->   Operation 1934 'xor' 'xor_ln81_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_107)   --->   "%empty_47 = and i1 %tmp_279, i1 %xor_ln81_212" [./components.h:81]   --->   Operation 1935 'and' 'empty_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1936 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_249)   --->   "%xor_ln81_213 = xor i1 %select_ln81_140, i1 1" [./components.h:81]   --->   Operation 1936 'xor' 'xor_ln81_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_249)   --->   "%or_ln81_106 = or i1 %tmp_283, i1 %xor_ln81_213" [./components.h:81]   --->   Operation 1937 'or' 'or_ln81_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_249)   --->   "%xor_ln81_214 = xor i1 %tmp_279, i1 1" [./components.h:81]   --->   Operation 1938 'xor' 'xor_ln81_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_249 = and i1 %or_ln81_106, i1 %xor_ln81_214" [./components.h:81]   --->   Operation 1939 'and' 'and_ln81_249' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_215)   --->   "%and_ln81_250 = and i1 %tmp_283, i1 %select_ln81_141" [./components.h:81]   --->   Operation 1940 'and' 'and_ln81_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1941 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_215 = xor i1 %and_ln81_250, i1 1" [./components.h:81]   --->   Operation 1941 'xor' 'xor_ln81_215' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_107)   --->   "%and_ln81_251 = and i1 %empty_47, i1 %xor_ln81_215" [./components.h:81]   --->   Operation 1942 'and' 'and_ln81_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_107 = or i1 %and_ln81_249, i1 %and_ln81_251" [./components.h:81]   --->   Operation 1943 'or' 'or_ln81_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1944 [1/1] (0.00ns)   --->   "%sext_ln81_108 = sext i16 %P_L1_W_0_load_36" [./components.h:81]   --->   Operation 1944 'sext' 'sext_ln81_108' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln81_164 = zext i15 %x_load_36" [./components.h:81]   --->   Operation 1945 'zext' 'zext_ln81_164' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1946 [1/1] (1.94ns)   --->   "%mul_ln81_36 = mul i31 %sext_ln81_108, i31 %zext_ln81_164" [./components.h:81]   --->   Operation 1946 'mul' 'mul_ln81_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_72)   --->   "%select_ln81_142 = select i1 %and_ln81_249, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1947 'select' 'select_ln81_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1948 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_72)   --->   "%select_ln81_143 = select i1 %or_ln81_107, i16 %select_ln81_142, i16 %z_o_75" [./components.h:81]   --->   Operation 1948 'select' 'select_ln81_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_72)   --->   "%shl_ln81_35 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_143, i10 0" [./components.h:81]   --->   Operation 1949 'bitconcatenate' 'shl_ln81_35' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_72)   --->   "%sext_ln81_109 = sext i26 %shl_ln81_35" [./components.h:81]   --->   Operation 1950 'sext' 'sext_ln81_109' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_72)   --->   "%sext_ln81_110 = sext i31 %mul_ln81_36" [./components.h:81]   --->   Operation 1951 'sext' 'sext_ln81_110' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1952 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_72 = add i32 %sext_ln81_109, i32 %sext_ln81_110" [./components.h:81]   --->   Operation 1952 'add' 'add_ln81_72' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1953 [1/1] (0.00ns)   --->   "%tmp_287 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 31" [./components.h:81]   --->   Operation 1953 'bitselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1954 [1/1] (0.00ns) (grouped into LUT with out node z_o_77)   --->   "%z_o_76 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_72, i32 10, i32 25" [./components.h:81]   --->   Operation 1954 'partselect' 'z_o_76' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node z_o_77)   --->   "%tmp_288 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_36, i32 9" [./components.h:81]   --->   Operation 1955 'bitselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1956 [1/1] (0.00ns)   --->   "%trunc_ln81_36 = trunc i31 %mul_ln81_36" [./components.h:81]   --->   Operation 1956 'trunc' 'trunc_ln81_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1957 [1/1] (0.71ns)   --->   "%icmp_ln81_144 = icmp_ne  i9 %trunc_ln81_36, i9 0" [./components.h:81]   --->   Operation 1957 'icmp' 'icmp_ln81_144' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1958 [1/1] (0.00ns) (grouped into LUT with out node z_o_77)   --->   "%tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 10" [./components.h:81]   --->   Operation 1958 'bitselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1959 [1/1] (0.00ns) (grouped into LUT with out node z_o_77)   --->   "%or_ln81_108 = or i1 %tmp_290, i1 %icmp_ln81_144" [./components.h:81]   --->   Operation 1959 'or' 'or_ln81_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1960 [1/1] (0.00ns) (grouped into LUT with out node z_o_77)   --->   "%and_ln81_252 = and i1 %or_ln81_108, i1 %tmp_288" [./components.h:81]   --->   Operation 1960 'and' 'and_ln81_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node z_o_77)   --->   "%zext_ln81_36 = zext i1 %and_ln81_252" [./components.h:81]   --->   Operation 1961 'zext' 'zext_ln81_36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1962 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_77 = add i16 %z_o_76, i16 %zext_ln81_36" [./components.h:81]   --->   Operation 1962 'add' 'z_o_77' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1963 [1/1] (0.00ns)   --->   "%tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_77, i32 15" [./components.h:81]   --->   Operation 1963 'bitselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1964 [1/1] (0.00ns)   --->   "%tmp_293 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_72, i32 27, i32 31" [./components.h:81]   --->   Operation 1964 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1965 [1/1] (0.70ns)   --->   "%icmp_ln81_145 = icmp_eq  i5 %tmp_293, i5 31" [./components.h:81]   --->   Operation 1965 'icmp' 'icmp_ln81_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1966 [1/1] (0.00ns)   --->   "%tmp_294 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_72, i32 26, i32 31" [./components.h:81]   --->   Operation 1966 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1967 [1/1] (0.70ns)   --->   "%icmp_ln81_146 = icmp_eq  i6 %tmp_294, i6 63" [./components.h:81]   --->   Operation 1967 'icmp' 'icmp_ln81_146' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1968 [1/1] (0.70ns)   --->   "%icmp_ln81_147 = icmp_eq  i6 %tmp_294, i6 0" [./components.h:81]   --->   Operation 1968 'icmp' 'icmp_ln81_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1969 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_37 = load i16 37" [./components.h:81]   --->   Operation 1969 'load' 'P_L1_W_0_load_37' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_39 : Operation 1970 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_38 = load i16 38" [./components.h:81]   --->   Operation 1970 'load' 'P_L1_W_0_load_38' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 40 <SV = 39> <Delay = 3.59>
ST_40 : Operation 1971 [1/2] (0.58ns)   --->   "%x_load_38 = load i7 %x_addr_38" [./components.h:81]   --->   Operation 1971 'load' 'x_load_38' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_40 : Operation 1972 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_38, i15 38" [./components.h:67]   --->   Operation 1972 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_40 : Operation 1973 [1/1] (0.00ns)   --->   "%x_addr_39 = getelementptr i15 %x, i64 0, i64 39" [./components.h:67]   --->   Operation 1973 'getelementptr' 'x_addr_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1974 [2/2] (0.58ns)   --->   "%x_load_39 = load i7 %x_addr_39" [./components.h:81]   --->   Operation 1974 'load' 'x_load_39' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_40 : Operation 1975 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_253)   --->   "%tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 25" [./components.h:81]   --->   Operation 1975 'bitselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1976 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_253)   --->   "%xor_ln81_216 = xor i1 %tmp_291, i1 1" [./components.h:81]   --->   Operation 1976 'xor' 'xor_ln81_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_253 = and i1 %tmp_289, i1 %xor_ln81_216" [./components.h:81]   --->   Operation 1977 'and' 'and_ln81_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_221)   --->   "%tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_72, i32 26" [./components.h:81]   --->   Operation 1978 'bitselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1979 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_256)   --->   "%select_ln81_144 = select i1 %and_ln81_253, i1 %icmp_ln81_146, i1 %icmp_ln81_147" [./components.h:81]   --->   Operation 1979 'select' 'select_ln81_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_221)   --->   "%xor_ln81_217 = xor i1 %tmp_292, i1 1" [./components.h:81]   --->   Operation 1980 'xor' 'xor_ln81_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_221)   --->   "%and_ln81_254 = and i1 %icmp_ln81_145, i1 %xor_ln81_217" [./components.h:81]   --->   Operation 1981 'and' 'and_ln81_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_221)   --->   "%select_ln81_145 = select i1 %and_ln81_253, i1 %and_ln81_254, i1 %icmp_ln81_146" [./components.h:81]   --->   Operation 1982 'select' 'select_ln81_145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1983 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_110)   --->   "%and_ln81_255 = and i1 %and_ln81_253, i1 %icmp_ln81_146" [./components.h:81]   --->   Operation 1983 'and' 'and_ln81_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_110)   --->   "%xor_ln81_218 = xor i1 %and_ln81_255, i1 1" [./components.h:81]   --->   Operation 1984 'xor' 'xor_ln81_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1985 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_110)   --->   "%empty_48 = and i1 %tmp_287, i1 %xor_ln81_218" [./components.h:81]   --->   Operation 1985 'and' 'empty_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_256)   --->   "%xor_ln81_219 = xor i1 %select_ln81_144, i1 1" [./components.h:81]   --->   Operation 1986 'xor' 'xor_ln81_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1987 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_256)   --->   "%or_ln81_109 = or i1 %tmp_291, i1 %xor_ln81_219" [./components.h:81]   --->   Operation 1987 'or' 'or_ln81_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_256)   --->   "%xor_ln81_220 = xor i1 %tmp_287, i1 1" [./components.h:81]   --->   Operation 1988 'xor' 'xor_ln81_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_256 = and i1 %or_ln81_109, i1 %xor_ln81_220" [./components.h:81]   --->   Operation 1989 'and' 'and_ln81_256' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_221)   --->   "%and_ln81_257 = and i1 %tmp_291, i1 %select_ln81_145" [./components.h:81]   --->   Operation 1990 'and' 'and_ln81_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1991 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_221 = xor i1 %and_ln81_257, i1 1" [./components.h:81]   --->   Operation 1991 'xor' 'xor_ln81_221' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1992 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_110)   --->   "%and_ln81_258 = and i1 %empty_48, i1 %xor_ln81_221" [./components.h:81]   --->   Operation 1992 'and' 'and_ln81_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1993 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_110 = or i1 %and_ln81_256, i1 %and_ln81_258" [./components.h:81]   --->   Operation 1993 'or' 'or_ln81_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln81_111 = sext i16 %P_L1_W_0_load_37" [./components.h:81]   --->   Operation 1994 'sext' 'sext_ln81_111' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1995 [1/1] (0.00ns)   --->   "%zext_ln81_165 = zext i15 %x_load_37" [./components.h:81]   --->   Operation 1995 'zext' 'zext_ln81_165' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1996 [1/1] (1.94ns)   --->   "%mul_ln81_37 = mul i31 %sext_ln81_111, i31 %zext_ln81_165" [./components.h:81]   --->   Operation 1996 'mul' 'mul_ln81_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1997 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_74)   --->   "%select_ln81_146 = select i1 %and_ln81_256, i16 32767, i16 32768" [./components.h:81]   --->   Operation 1997 'select' 'select_ln81_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_74)   --->   "%select_ln81_147 = select i1 %or_ln81_110, i16 %select_ln81_146, i16 %z_o_77" [./components.h:81]   --->   Operation 1998 'select' 'select_ln81_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_74)   --->   "%shl_ln81_36 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_147, i10 0" [./components.h:81]   --->   Operation 1999 'bitconcatenate' 'shl_ln81_36' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_74)   --->   "%sext_ln81_112 = sext i26 %shl_ln81_36" [./components.h:81]   --->   Operation 2000 'sext' 'sext_ln81_112' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_74)   --->   "%sext_ln81_113 = sext i31 %mul_ln81_37" [./components.h:81]   --->   Operation 2001 'sext' 'sext_ln81_113' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2002 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_74 = add i32 %sext_ln81_112, i32 %sext_ln81_113" [./components.h:81]   --->   Operation 2002 'add' 'add_ln81_74' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2003 [1/1] (0.00ns)   --->   "%tmp_295 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 31" [./components.h:81]   --->   Operation 2003 'bitselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2004 [1/1] (0.00ns) (grouped into LUT with out node z_o_79)   --->   "%z_o_78 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_74, i32 10, i32 25" [./components.h:81]   --->   Operation 2004 'partselect' 'z_o_78' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2005 [1/1] (0.00ns) (grouped into LUT with out node z_o_79)   --->   "%tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_37, i32 9" [./components.h:81]   --->   Operation 2005 'bitselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln81_37 = trunc i31 %mul_ln81_37" [./components.h:81]   --->   Operation 2006 'trunc' 'trunc_ln81_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2007 [1/1] (0.71ns)   --->   "%icmp_ln81_148 = icmp_ne  i9 %trunc_ln81_37, i9 0" [./components.h:81]   --->   Operation 2007 'icmp' 'icmp_ln81_148' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node z_o_79)   --->   "%tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 10" [./components.h:81]   --->   Operation 2008 'bitselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2009 [1/1] (0.00ns) (grouped into LUT with out node z_o_79)   --->   "%or_ln81_111 = or i1 %tmp_298, i1 %icmp_ln81_148" [./components.h:81]   --->   Operation 2009 'or' 'or_ln81_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2010 [1/1] (0.00ns) (grouped into LUT with out node z_o_79)   --->   "%and_ln81_259 = and i1 %or_ln81_111, i1 %tmp_296" [./components.h:81]   --->   Operation 2010 'and' 'and_ln81_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node z_o_79)   --->   "%zext_ln81_37 = zext i1 %and_ln81_259" [./components.h:81]   --->   Operation 2011 'zext' 'zext_ln81_37' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2012 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_79 = add i16 %z_o_78, i16 %zext_ln81_37" [./components.h:81]   --->   Operation 2012 'add' 'z_o_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2013 [1/1] (0.00ns)   --->   "%tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_79, i32 15" [./components.h:81]   --->   Operation 2013 'bitselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2014 [1/1] (0.00ns)   --->   "%tmp_301 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_74, i32 27, i32 31" [./components.h:81]   --->   Operation 2014 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2015 [1/1] (0.70ns)   --->   "%icmp_ln81_149 = icmp_eq  i5 %tmp_301, i5 31" [./components.h:81]   --->   Operation 2015 'icmp' 'icmp_ln81_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2016 [1/1] (0.00ns)   --->   "%tmp_302 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_74, i32 26, i32 31" [./components.h:81]   --->   Operation 2016 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 2017 [1/1] (0.70ns)   --->   "%icmp_ln81_150 = icmp_eq  i6 %tmp_302, i6 63" [./components.h:81]   --->   Operation 2017 'icmp' 'icmp_ln81_150' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2018 [1/1] (0.70ns)   --->   "%icmp_ln81_151 = icmp_eq  i6 %tmp_302, i6 0" [./components.h:81]   --->   Operation 2018 'icmp' 'icmp_ln81_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2019 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_38 = load i16 38" [./components.h:81]   --->   Operation 2019 'load' 'P_L1_W_0_load_38' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_40 : Operation 2020 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_39 = load i16 39" [./components.h:81]   --->   Operation 2020 'load' 'P_L1_W_0_load_39' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 41 <SV = 40> <Delay = 3.59>
ST_41 : Operation 2021 [1/2] (0.58ns)   --->   "%x_load_39 = load i7 %x_addr_39" [./components.h:81]   --->   Operation 2021 'load' 'x_load_39' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_41 : Operation 2022 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_39, i15 39" [./components.h:67]   --->   Operation 2022 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_41 : Operation 2023 [1/1] (0.00ns)   --->   "%x_addr_40 = getelementptr i15 %x, i64 0, i64 40" [./components.h:67]   --->   Operation 2023 'getelementptr' 'x_addr_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2024 [2/2] (0.58ns)   --->   "%x_load_40 = load i7 %x_addr_40" [./components.h:81]   --->   Operation 2024 'load' 'x_load_40' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_41 : Operation 2025 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_260)   --->   "%tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 25" [./components.h:81]   --->   Operation 2025 'bitselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2026 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_260)   --->   "%xor_ln81_222 = xor i1 %tmp_299, i1 1" [./components.h:81]   --->   Operation 2026 'xor' 'xor_ln81_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_260 = and i1 %tmp_297, i1 %xor_ln81_222" [./components.h:81]   --->   Operation 2027 'and' 'and_ln81_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_227)   --->   "%tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_74, i32 26" [./components.h:81]   --->   Operation 2028 'bitselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_263)   --->   "%select_ln81_148 = select i1 %and_ln81_260, i1 %icmp_ln81_150, i1 %icmp_ln81_151" [./components.h:81]   --->   Operation 2029 'select' 'select_ln81_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_227)   --->   "%xor_ln81_223 = xor i1 %tmp_300, i1 1" [./components.h:81]   --->   Operation 2030 'xor' 'xor_ln81_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_227)   --->   "%and_ln81_261 = and i1 %icmp_ln81_149, i1 %xor_ln81_223" [./components.h:81]   --->   Operation 2031 'and' 'and_ln81_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_227)   --->   "%select_ln81_149 = select i1 %and_ln81_260, i1 %and_ln81_261, i1 %icmp_ln81_150" [./components.h:81]   --->   Operation 2032 'select' 'select_ln81_149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_113)   --->   "%and_ln81_262 = and i1 %and_ln81_260, i1 %icmp_ln81_150" [./components.h:81]   --->   Operation 2033 'and' 'and_ln81_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2034 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_113)   --->   "%xor_ln81_224 = xor i1 %and_ln81_262, i1 1" [./components.h:81]   --->   Operation 2034 'xor' 'xor_ln81_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_113)   --->   "%empty_49 = and i1 %tmp_295, i1 %xor_ln81_224" [./components.h:81]   --->   Operation 2035 'and' 'empty_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_263)   --->   "%xor_ln81_225 = xor i1 %select_ln81_148, i1 1" [./components.h:81]   --->   Operation 2036 'xor' 'xor_ln81_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_263)   --->   "%or_ln81_112 = or i1 %tmp_299, i1 %xor_ln81_225" [./components.h:81]   --->   Operation 2037 'or' 'or_ln81_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_263)   --->   "%xor_ln81_226 = xor i1 %tmp_295, i1 1" [./components.h:81]   --->   Operation 2038 'xor' 'xor_ln81_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2039 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_263 = and i1 %or_ln81_112, i1 %xor_ln81_226" [./components.h:81]   --->   Operation 2039 'and' 'and_ln81_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_227)   --->   "%and_ln81_264 = and i1 %tmp_299, i1 %select_ln81_149" [./components.h:81]   --->   Operation 2040 'and' 'and_ln81_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2041 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_227 = xor i1 %and_ln81_264, i1 1" [./components.h:81]   --->   Operation 2041 'xor' 'xor_ln81_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_113)   --->   "%and_ln81_265 = and i1 %empty_49, i1 %xor_ln81_227" [./components.h:81]   --->   Operation 2042 'and' 'and_ln81_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2043 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_113 = or i1 %and_ln81_263, i1 %and_ln81_265" [./components.h:81]   --->   Operation 2043 'or' 'or_ln81_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln81_114 = sext i16 %P_L1_W_0_load_38" [./components.h:81]   --->   Operation 2044 'sext' 'sext_ln81_114' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln81_166 = zext i15 %x_load_38" [./components.h:81]   --->   Operation 2045 'zext' 'zext_ln81_166' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2046 [1/1] (1.94ns)   --->   "%mul_ln81_38 = mul i31 %sext_ln81_114, i31 %zext_ln81_166" [./components.h:81]   --->   Operation 2046 'mul' 'mul_ln81_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_76)   --->   "%select_ln81_150 = select i1 %and_ln81_263, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2047 'select' 'select_ln81_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2048 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_76)   --->   "%select_ln81_151 = select i1 %or_ln81_113, i16 %select_ln81_150, i16 %z_o_79" [./components.h:81]   --->   Operation 2048 'select' 'select_ln81_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_76)   --->   "%shl_ln81_37 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_151, i10 0" [./components.h:81]   --->   Operation 2049 'bitconcatenate' 'shl_ln81_37' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_76)   --->   "%sext_ln81_115 = sext i26 %shl_ln81_37" [./components.h:81]   --->   Operation 2050 'sext' 'sext_ln81_115' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2051 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_76)   --->   "%sext_ln81_116 = sext i31 %mul_ln81_38" [./components.h:81]   --->   Operation 2051 'sext' 'sext_ln81_116' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2052 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_76 = add i32 %sext_ln81_115, i32 %sext_ln81_116" [./components.h:81]   --->   Operation 2052 'add' 'add_ln81_76' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2053 [1/1] (0.00ns)   --->   "%tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 31" [./components.h:81]   --->   Operation 2053 'bitselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node z_o_81)   --->   "%z_o_80 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_76, i32 10, i32 25" [./components.h:81]   --->   Operation 2054 'partselect' 'z_o_80' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node z_o_81)   --->   "%tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_38, i32 9" [./components.h:81]   --->   Operation 2055 'bitselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln81_38 = trunc i31 %mul_ln81_38" [./components.h:81]   --->   Operation 2056 'trunc' 'trunc_ln81_38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2057 [1/1] (0.71ns)   --->   "%icmp_ln81_152 = icmp_ne  i9 %trunc_ln81_38, i9 0" [./components.h:81]   --->   Operation 2057 'icmp' 'icmp_ln81_152' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2058 [1/1] (0.00ns) (grouped into LUT with out node z_o_81)   --->   "%tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 10" [./components.h:81]   --->   Operation 2058 'bitselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2059 [1/1] (0.00ns) (grouped into LUT with out node z_o_81)   --->   "%or_ln81_114 = or i1 %tmp_306, i1 %icmp_ln81_152" [./components.h:81]   --->   Operation 2059 'or' 'or_ln81_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node z_o_81)   --->   "%and_ln81_266 = and i1 %or_ln81_114, i1 %tmp_304" [./components.h:81]   --->   Operation 2060 'and' 'and_ln81_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node z_o_81)   --->   "%zext_ln81_38 = zext i1 %and_ln81_266" [./components.h:81]   --->   Operation 2061 'zext' 'zext_ln81_38' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2062 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_81 = add i16 %z_o_80, i16 %zext_ln81_38" [./components.h:81]   --->   Operation 2062 'add' 'z_o_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2063 [1/1] (0.00ns)   --->   "%tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_81, i32 15" [./components.h:81]   --->   Operation 2063 'bitselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_309 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_76, i32 27, i32 31" [./components.h:81]   --->   Operation 2064 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2065 [1/1] (0.70ns)   --->   "%icmp_ln81_153 = icmp_eq  i5 %tmp_309, i5 31" [./components.h:81]   --->   Operation 2065 'icmp' 'icmp_ln81_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2066 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_76, i32 26, i32 31" [./components.h:81]   --->   Operation 2066 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 2067 [1/1] (0.70ns)   --->   "%icmp_ln81_154 = icmp_eq  i6 %tmp_310, i6 63" [./components.h:81]   --->   Operation 2067 'icmp' 'icmp_ln81_154' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2068 [1/1] (0.70ns)   --->   "%icmp_ln81_155 = icmp_eq  i6 %tmp_310, i6 0" [./components.h:81]   --->   Operation 2068 'icmp' 'icmp_ln81_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2069 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_39 = load i16 39" [./components.h:81]   --->   Operation 2069 'load' 'P_L1_W_0_load_39' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_41 : Operation 2070 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_40 = load i16 40" [./components.h:81]   --->   Operation 2070 'load' 'P_L1_W_0_load_40' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 42 <SV = 41> <Delay = 3.59>
ST_42 : Operation 2071 [1/2] (0.58ns)   --->   "%x_load_40 = load i7 %x_addr_40" [./components.h:81]   --->   Operation 2071 'load' 'x_load_40' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_42 : Operation 2072 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_40, i15 40" [./components.h:67]   --->   Operation 2072 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_42 : Operation 2073 [1/1] (0.00ns)   --->   "%x_addr_41 = getelementptr i15 %x, i64 0, i64 41" [./components.h:67]   --->   Operation 2073 'getelementptr' 'x_addr_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2074 [2/2] (0.58ns)   --->   "%x_load_41 = load i7 %x_addr_41" [./components.h:81]   --->   Operation 2074 'load' 'x_load_41' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_42 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_267)   --->   "%tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 25" [./components.h:81]   --->   Operation 2075 'bitselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2076 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_267)   --->   "%xor_ln81_228 = xor i1 %tmp_307, i1 1" [./components.h:81]   --->   Operation 2076 'xor' 'xor_ln81_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_267 = and i1 %tmp_305, i1 %xor_ln81_228" [./components.h:81]   --->   Operation 2077 'and' 'and_ln81_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_233)   --->   "%tmp_308 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_76, i32 26" [./components.h:81]   --->   Operation 2078 'bitselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_270)   --->   "%select_ln81_152 = select i1 %and_ln81_267, i1 %icmp_ln81_154, i1 %icmp_ln81_155" [./components.h:81]   --->   Operation 2079 'select' 'select_ln81_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_233)   --->   "%xor_ln81_229 = xor i1 %tmp_308, i1 1" [./components.h:81]   --->   Operation 2080 'xor' 'xor_ln81_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_233)   --->   "%and_ln81_268 = and i1 %icmp_ln81_153, i1 %xor_ln81_229" [./components.h:81]   --->   Operation 2081 'and' 'and_ln81_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_233)   --->   "%select_ln81_153 = select i1 %and_ln81_267, i1 %and_ln81_268, i1 %icmp_ln81_154" [./components.h:81]   --->   Operation 2082 'select' 'select_ln81_153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2083 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_116)   --->   "%and_ln81_269 = and i1 %and_ln81_267, i1 %icmp_ln81_154" [./components.h:81]   --->   Operation 2083 'and' 'and_ln81_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_116)   --->   "%xor_ln81_230 = xor i1 %and_ln81_269, i1 1" [./components.h:81]   --->   Operation 2084 'xor' 'xor_ln81_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_116)   --->   "%empty_50 = and i1 %tmp_303, i1 %xor_ln81_230" [./components.h:81]   --->   Operation 2085 'and' 'empty_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2086 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_270)   --->   "%xor_ln81_231 = xor i1 %select_ln81_152, i1 1" [./components.h:81]   --->   Operation 2086 'xor' 'xor_ln81_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2087 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_270)   --->   "%or_ln81_115 = or i1 %tmp_307, i1 %xor_ln81_231" [./components.h:81]   --->   Operation 2087 'or' 'or_ln81_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2088 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_270)   --->   "%xor_ln81_232 = xor i1 %tmp_303, i1 1" [./components.h:81]   --->   Operation 2088 'xor' 'xor_ln81_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2089 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_270 = and i1 %or_ln81_115, i1 %xor_ln81_232" [./components.h:81]   --->   Operation 2089 'and' 'and_ln81_270' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_233)   --->   "%and_ln81_271 = and i1 %tmp_307, i1 %select_ln81_153" [./components.h:81]   --->   Operation 2090 'and' 'and_ln81_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2091 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_233 = xor i1 %and_ln81_271, i1 1" [./components.h:81]   --->   Operation 2091 'xor' 'xor_ln81_233' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_116)   --->   "%and_ln81_272 = and i1 %empty_50, i1 %xor_ln81_233" [./components.h:81]   --->   Operation 2092 'and' 'and_ln81_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2093 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_116 = or i1 %and_ln81_270, i1 %and_ln81_272" [./components.h:81]   --->   Operation 2093 'or' 'or_ln81_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2094 [1/1] (0.00ns)   --->   "%sext_ln81_117 = sext i16 %P_L1_W_0_load_39" [./components.h:81]   --->   Operation 2094 'sext' 'sext_ln81_117' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln81_167 = zext i15 %x_load_39" [./components.h:81]   --->   Operation 2095 'zext' 'zext_ln81_167' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2096 [1/1] (1.94ns)   --->   "%mul_ln81_39 = mul i31 %sext_ln81_117, i31 %zext_ln81_167" [./components.h:81]   --->   Operation 2096 'mul' 'mul_ln81_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_78)   --->   "%select_ln81_154 = select i1 %and_ln81_270, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2097 'select' 'select_ln81_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_78)   --->   "%select_ln81_155 = select i1 %or_ln81_116, i16 %select_ln81_154, i16 %z_o_81" [./components.h:81]   --->   Operation 2098 'select' 'select_ln81_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_78)   --->   "%shl_ln81_38 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_155, i10 0" [./components.h:81]   --->   Operation 2099 'bitconcatenate' 'shl_ln81_38' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2100 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_78)   --->   "%sext_ln81_118 = sext i26 %shl_ln81_38" [./components.h:81]   --->   Operation 2100 'sext' 'sext_ln81_118' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2101 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_78)   --->   "%sext_ln81_119 = sext i31 %mul_ln81_39" [./components.h:81]   --->   Operation 2101 'sext' 'sext_ln81_119' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2102 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_78 = add i32 %sext_ln81_118, i32 %sext_ln81_119" [./components.h:81]   --->   Operation 2102 'add' 'add_ln81_78' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 31" [./components.h:81]   --->   Operation 2103 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node z_o_83)   --->   "%z_o_82 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_78, i32 10, i32 25" [./components.h:81]   --->   Operation 2104 'partselect' 'z_o_82' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node z_o_83)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_39, i32 9" [./components.h:81]   --->   Operation 2105 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln81_39 = trunc i31 %mul_ln81_39" [./components.h:81]   --->   Operation 2106 'trunc' 'trunc_ln81_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2107 [1/1] (0.71ns)   --->   "%icmp_ln81_156 = icmp_ne  i9 %trunc_ln81_39, i9 0" [./components.h:81]   --->   Operation 2107 'icmp' 'icmp_ln81_156' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node z_o_83)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 10" [./components.h:81]   --->   Operation 2108 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2109 [1/1] (0.00ns) (grouped into LUT with out node z_o_83)   --->   "%or_ln81_117 = or i1 %tmp_314, i1 %icmp_ln81_156" [./components.h:81]   --->   Operation 2109 'or' 'or_ln81_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node z_o_83)   --->   "%and_ln81_273 = and i1 %or_ln81_117, i1 %tmp_312" [./components.h:81]   --->   Operation 2110 'and' 'and_ln81_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node z_o_83)   --->   "%zext_ln81_39 = zext i1 %and_ln81_273" [./components.h:81]   --->   Operation 2111 'zext' 'zext_ln81_39' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2112 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_83 = add i16 %z_o_82, i16 %zext_ln81_39" [./components.h:81]   --->   Operation 2112 'add' 'z_o_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2113 [1/1] (0.00ns)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_83, i32 15" [./components.h:81]   --->   Operation 2113 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2114 [1/1] (0.00ns)   --->   "%tmp_317 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_78, i32 27, i32 31" [./components.h:81]   --->   Operation 2114 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2115 [1/1] (0.70ns)   --->   "%icmp_ln81_157 = icmp_eq  i5 %tmp_317, i5 31" [./components.h:81]   --->   Operation 2115 'icmp' 'icmp_ln81_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2116 [1/1] (0.00ns)   --->   "%tmp_318 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_78, i32 26, i32 31" [./components.h:81]   --->   Operation 2116 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 2117 [1/1] (0.70ns)   --->   "%icmp_ln81_158 = icmp_eq  i6 %tmp_318, i6 63" [./components.h:81]   --->   Operation 2117 'icmp' 'icmp_ln81_158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2118 [1/1] (0.70ns)   --->   "%icmp_ln81_159 = icmp_eq  i6 %tmp_318, i6 0" [./components.h:81]   --->   Operation 2118 'icmp' 'icmp_ln81_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2119 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_40 = load i16 40" [./components.h:81]   --->   Operation 2119 'load' 'P_L1_W_0_load_40' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_42 : Operation 2120 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_41 = load i16 41" [./components.h:81]   --->   Operation 2120 'load' 'P_L1_W_0_load_41' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 43 <SV = 42> <Delay = 3.59>
ST_43 : Operation 2121 [1/2] (0.58ns)   --->   "%x_load_41 = load i7 %x_addr_41" [./components.h:81]   --->   Operation 2121 'load' 'x_load_41' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_43 : Operation 2122 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_41, i15 41" [./components.h:67]   --->   Operation 2122 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_43 : Operation 2123 [1/1] (0.00ns)   --->   "%x_addr_42 = getelementptr i15 %x, i64 0, i64 42" [./components.h:67]   --->   Operation 2123 'getelementptr' 'x_addr_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2124 [2/2] (0.58ns)   --->   "%x_load_42 = load i7 %x_addr_42" [./components.h:81]   --->   Operation 2124 'load' 'x_load_42' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_43 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_274)   --->   "%tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 25" [./components.h:81]   --->   Operation 2125 'bitselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_274)   --->   "%xor_ln81_234 = xor i1 %tmp_315, i1 1" [./components.h:81]   --->   Operation 2126 'xor' 'xor_ln81_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_274 = and i1 %tmp_313, i1 %xor_ln81_234" [./components.h:81]   --->   Operation 2127 'and' 'and_ln81_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_239)   --->   "%tmp_316 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_78, i32 26" [./components.h:81]   --->   Operation 2128 'bitselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2129 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_277)   --->   "%select_ln81_156 = select i1 %and_ln81_274, i1 %icmp_ln81_158, i1 %icmp_ln81_159" [./components.h:81]   --->   Operation 2129 'select' 'select_ln81_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_239)   --->   "%xor_ln81_235 = xor i1 %tmp_316, i1 1" [./components.h:81]   --->   Operation 2130 'xor' 'xor_ln81_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_239)   --->   "%and_ln81_275 = and i1 %icmp_ln81_157, i1 %xor_ln81_235" [./components.h:81]   --->   Operation 2131 'and' 'and_ln81_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_239)   --->   "%select_ln81_157 = select i1 %and_ln81_274, i1 %and_ln81_275, i1 %icmp_ln81_158" [./components.h:81]   --->   Operation 2132 'select' 'select_ln81_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2133 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_119)   --->   "%and_ln81_276 = and i1 %and_ln81_274, i1 %icmp_ln81_158" [./components.h:81]   --->   Operation 2133 'and' 'and_ln81_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_119)   --->   "%xor_ln81_236 = xor i1 %and_ln81_276, i1 1" [./components.h:81]   --->   Operation 2134 'xor' 'xor_ln81_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2135 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_119)   --->   "%empty_51 = and i1 %tmp_311, i1 %xor_ln81_236" [./components.h:81]   --->   Operation 2135 'and' 'empty_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2136 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_277)   --->   "%xor_ln81_237 = xor i1 %select_ln81_156, i1 1" [./components.h:81]   --->   Operation 2136 'xor' 'xor_ln81_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2137 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_277)   --->   "%or_ln81_118 = or i1 %tmp_315, i1 %xor_ln81_237" [./components.h:81]   --->   Operation 2137 'or' 'or_ln81_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2138 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_277)   --->   "%xor_ln81_238 = xor i1 %tmp_311, i1 1" [./components.h:81]   --->   Operation 2138 'xor' 'xor_ln81_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_277 = and i1 %or_ln81_118, i1 %xor_ln81_238" [./components.h:81]   --->   Operation 2139 'and' 'and_ln81_277' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_239)   --->   "%and_ln81_278 = and i1 %tmp_315, i1 %select_ln81_157" [./components.h:81]   --->   Operation 2140 'and' 'and_ln81_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2141 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_239 = xor i1 %and_ln81_278, i1 1" [./components.h:81]   --->   Operation 2141 'xor' 'xor_ln81_239' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2142 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_119)   --->   "%and_ln81_279 = and i1 %empty_51, i1 %xor_ln81_239" [./components.h:81]   --->   Operation 2142 'and' 'and_ln81_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2143 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_119 = or i1 %and_ln81_277, i1 %and_ln81_279" [./components.h:81]   --->   Operation 2143 'or' 'or_ln81_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln81_120 = sext i16 %P_L1_W_0_load_40" [./components.h:81]   --->   Operation 2144 'sext' 'sext_ln81_120' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln81_168 = zext i15 %x_load_40" [./components.h:81]   --->   Operation 2145 'zext' 'zext_ln81_168' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2146 [1/1] (1.94ns)   --->   "%mul_ln81_40 = mul i31 %sext_ln81_120, i31 %zext_ln81_168" [./components.h:81]   --->   Operation 2146 'mul' 'mul_ln81_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2147 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_80)   --->   "%select_ln81_158 = select i1 %and_ln81_277, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2147 'select' 'select_ln81_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2148 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_80)   --->   "%select_ln81_159 = select i1 %or_ln81_119, i16 %select_ln81_158, i16 %z_o_83" [./components.h:81]   --->   Operation 2148 'select' 'select_ln81_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_80)   --->   "%shl_ln81_39 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_159, i10 0" [./components.h:81]   --->   Operation 2149 'bitconcatenate' 'shl_ln81_39' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2150 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_80)   --->   "%sext_ln81_121 = sext i26 %shl_ln81_39" [./components.h:81]   --->   Operation 2150 'sext' 'sext_ln81_121' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_80)   --->   "%sext_ln81_122 = sext i31 %mul_ln81_40" [./components.h:81]   --->   Operation 2151 'sext' 'sext_ln81_122' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2152 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_80 = add i32 %sext_ln81_121, i32 %sext_ln81_122" [./components.h:81]   --->   Operation 2152 'add' 'add_ln81_80' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2153 [1/1] (0.00ns)   --->   "%tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 31" [./components.h:81]   --->   Operation 2153 'bitselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2154 [1/1] (0.00ns) (grouped into LUT with out node z_o_85)   --->   "%z_o_84 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_80, i32 10, i32 25" [./components.h:81]   --->   Operation 2154 'partselect' 'z_o_84' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node z_o_85)   --->   "%tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_40, i32 9" [./components.h:81]   --->   Operation 2155 'bitselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2156 [1/1] (0.00ns)   --->   "%trunc_ln81_40 = trunc i31 %mul_ln81_40" [./components.h:81]   --->   Operation 2156 'trunc' 'trunc_ln81_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2157 [1/1] (0.71ns)   --->   "%icmp_ln81_160 = icmp_ne  i9 %trunc_ln81_40, i9 0" [./components.h:81]   --->   Operation 2157 'icmp' 'icmp_ln81_160' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node z_o_85)   --->   "%tmp_322 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 10" [./components.h:81]   --->   Operation 2158 'bitselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node z_o_85)   --->   "%or_ln81_120 = or i1 %tmp_322, i1 %icmp_ln81_160" [./components.h:81]   --->   Operation 2159 'or' 'or_ln81_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node z_o_85)   --->   "%and_ln81_280 = and i1 %or_ln81_120, i1 %tmp_320" [./components.h:81]   --->   Operation 2160 'and' 'and_ln81_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node z_o_85)   --->   "%zext_ln81_40 = zext i1 %and_ln81_280" [./components.h:81]   --->   Operation 2161 'zext' 'zext_ln81_40' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2162 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_85 = add i16 %z_o_84, i16 %zext_ln81_40" [./components.h:81]   --->   Operation 2162 'add' 'z_o_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2163 [1/1] (0.00ns)   --->   "%tmp_323 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_85, i32 15" [./components.h:81]   --->   Operation 2163 'bitselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2164 [1/1] (0.00ns)   --->   "%tmp_325 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_80, i32 27, i32 31" [./components.h:81]   --->   Operation 2164 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2165 [1/1] (0.70ns)   --->   "%icmp_ln81_161 = icmp_eq  i5 %tmp_325, i5 31" [./components.h:81]   --->   Operation 2165 'icmp' 'icmp_ln81_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_326 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_80, i32 26, i32 31" [./components.h:81]   --->   Operation 2166 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 2167 [1/1] (0.70ns)   --->   "%icmp_ln81_162 = icmp_eq  i6 %tmp_326, i6 63" [./components.h:81]   --->   Operation 2167 'icmp' 'icmp_ln81_162' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2168 [1/1] (0.70ns)   --->   "%icmp_ln81_163 = icmp_eq  i6 %tmp_326, i6 0" [./components.h:81]   --->   Operation 2168 'icmp' 'icmp_ln81_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2169 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_41 = load i16 41" [./components.h:81]   --->   Operation 2169 'load' 'P_L1_W_0_load_41' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_43 : Operation 2170 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_42 = load i16 42" [./components.h:81]   --->   Operation 2170 'load' 'P_L1_W_0_load_42' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 44 <SV = 43> <Delay = 3.59>
ST_44 : Operation 2171 [1/2] (0.58ns)   --->   "%x_load_42 = load i7 %x_addr_42" [./components.h:81]   --->   Operation 2171 'load' 'x_load_42' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_44 : Operation 2172 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_42, i15 42" [./components.h:67]   --->   Operation 2172 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_44 : Operation 2173 [1/1] (0.00ns)   --->   "%x_addr_43 = getelementptr i15 %x, i64 0, i64 43" [./components.h:67]   --->   Operation 2173 'getelementptr' 'x_addr_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2174 [2/2] (0.58ns)   --->   "%x_load_43 = load i7 %x_addr_43" [./components.h:81]   --->   Operation 2174 'load' 'x_load_43' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_44 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_281)   --->   "%tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 25" [./components.h:81]   --->   Operation 2175 'bitselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_281)   --->   "%xor_ln81_240 = xor i1 %tmp_323, i1 1" [./components.h:81]   --->   Operation 2176 'xor' 'xor_ln81_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_281 = and i1 %tmp_321, i1 %xor_ln81_240" [./components.h:81]   --->   Operation 2177 'and' 'and_ln81_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_245)   --->   "%tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_80, i32 26" [./components.h:81]   --->   Operation 2178 'bitselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_284)   --->   "%select_ln81_160 = select i1 %and_ln81_281, i1 %icmp_ln81_162, i1 %icmp_ln81_163" [./components.h:81]   --->   Operation 2179 'select' 'select_ln81_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_245)   --->   "%xor_ln81_241 = xor i1 %tmp_324, i1 1" [./components.h:81]   --->   Operation 2180 'xor' 'xor_ln81_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_245)   --->   "%and_ln81_282 = and i1 %icmp_ln81_161, i1 %xor_ln81_241" [./components.h:81]   --->   Operation 2181 'and' 'and_ln81_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_245)   --->   "%select_ln81_161 = select i1 %and_ln81_281, i1 %and_ln81_282, i1 %icmp_ln81_162" [./components.h:81]   --->   Operation 2182 'select' 'select_ln81_161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2183 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_122)   --->   "%and_ln81_283 = and i1 %and_ln81_281, i1 %icmp_ln81_162" [./components.h:81]   --->   Operation 2183 'and' 'and_ln81_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2184 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_122)   --->   "%xor_ln81_242 = xor i1 %and_ln81_283, i1 1" [./components.h:81]   --->   Operation 2184 'xor' 'xor_ln81_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_122)   --->   "%empty_52 = and i1 %tmp_319, i1 %xor_ln81_242" [./components.h:81]   --->   Operation 2185 'and' 'empty_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_284)   --->   "%xor_ln81_243 = xor i1 %select_ln81_160, i1 1" [./components.h:81]   --->   Operation 2186 'xor' 'xor_ln81_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_284)   --->   "%or_ln81_121 = or i1 %tmp_323, i1 %xor_ln81_243" [./components.h:81]   --->   Operation 2187 'or' 'or_ln81_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2188 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_284)   --->   "%xor_ln81_244 = xor i1 %tmp_319, i1 1" [./components.h:81]   --->   Operation 2188 'xor' 'xor_ln81_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_284 = and i1 %or_ln81_121, i1 %xor_ln81_244" [./components.h:81]   --->   Operation 2189 'and' 'and_ln81_284' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_245)   --->   "%and_ln81_285 = and i1 %tmp_323, i1 %select_ln81_161" [./components.h:81]   --->   Operation 2190 'and' 'and_ln81_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2191 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_245 = xor i1 %and_ln81_285, i1 1" [./components.h:81]   --->   Operation 2191 'xor' 'xor_ln81_245' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2192 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_122)   --->   "%and_ln81_286 = and i1 %empty_52, i1 %xor_ln81_245" [./components.h:81]   --->   Operation 2192 'and' 'and_ln81_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_122 = or i1 %and_ln81_284, i1 %and_ln81_286" [./components.h:81]   --->   Operation 2193 'or' 'or_ln81_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln81_123 = sext i16 %P_L1_W_0_load_41" [./components.h:81]   --->   Operation 2194 'sext' 'sext_ln81_123' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2195 [1/1] (0.00ns)   --->   "%zext_ln81_169 = zext i15 %x_load_41" [./components.h:81]   --->   Operation 2195 'zext' 'zext_ln81_169' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2196 [1/1] (1.94ns)   --->   "%mul_ln81_41 = mul i31 %sext_ln81_123, i31 %zext_ln81_169" [./components.h:81]   --->   Operation 2196 'mul' 'mul_ln81_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_82)   --->   "%select_ln81_162 = select i1 %and_ln81_284, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2197 'select' 'select_ln81_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2198 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_82)   --->   "%select_ln81_163 = select i1 %or_ln81_122, i16 %select_ln81_162, i16 %z_o_85" [./components.h:81]   --->   Operation 2198 'select' 'select_ln81_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_82)   --->   "%shl_ln81_40 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_163, i10 0" [./components.h:81]   --->   Operation 2199 'bitconcatenate' 'shl_ln81_40' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_82)   --->   "%sext_ln81_124 = sext i26 %shl_ln81_40" [./components.h:81]   --->   Operation 2200 'sext' 'sext_ln81_124' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_82)   --->   "%sext_ln81_125 = sext i31 %mul_ln81_41" [./components.h:81]   --->   Operation 2201 'sext' 'sext_ln81_125' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2202 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_82 = add i32 %sext_ln81_124, i32 %sext_ln81_125" [./components.h:81]   --->   Operation 2202 'add' 'add_ln81_82' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2203 [1/1] (0.00ns)   --->   "%tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 31" [./components.h:81]   --->   Operation 2203 'bitselect' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2204 [1/1] (0.00ns) (grouped into LUT with out node z_o_87)   --->   "%z_o_86 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_82, i32 10, i32 25" [./components.h:81]   --->   Operation 2204 'partselect' 'z_o_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node z_o_87)   --->   "%tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_41, i32 9" [./components.h:81]   --->   Operation 2205 'bitselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2206 [1/1] (0.00ns)   --->   "%trunc_ln81_41 = trunc i31 %mul_ln81_41" [./components.h:81]   --->   Operation 2206 'trunc' 'trunc_ln81_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2207 [1/1] (0.71ns)   --->   "%icmp_ln81_164 = icmp_ne  i9 %trunc_ln81_41, i9 0" [./components.h:81]   --->   Operation 2207 'icmp' 'icmp_ln81_164' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node z_o_87)   --->   "%tmp_330 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 10" [./components.h:81]   --->   Operation 2208 'bitselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node z_o_87)   --->   "%or_ln81_123 = or i1 %tmp_330, i1 %icmp_ln81_164" [./components.h:81]   --->   Operation 2209 'or' 'or_ln81_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2210 [1/1] (0.00ns) (grouped into LUT with out node z_o_87)   --->   "%and_ln81_287 = and i1 %or_ln81_123, i1 %tmp_328" [./components.h:81]   --->   Operation 2210 'and' 'and_ln81_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2211 [1/1] (0.00ns) (grouped into LUT with out node z_o_87)   --->   "%zext_ln81_41 = zext i1 %and_ln81_287" [./components.h:81]   --->   Operation 2211 'zext' 'zext_ln81_41' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2212 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_87 = add i16 %z_o_86, i16 %zext_ln81_41" [./components.h:81]   --->   Operation 2212 'add' 'z_o_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2213 [1/1] (0.00ns)   --->   "%tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_87, i32 15" [./components.h:81]   --->   Operation 2213 'bitselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2214 [1/1] (0.00ns)   --->   "%tmp_333 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_82, i32 27, i32 31" [./components.h:81]   --->   Operation 2214 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2215 [1/1] (0.70ns)   --->   "%icmp_ln81_165 = icmp_eq  i5 %tmp_333, i5 31" [./components.h:81]   --->   Operation 2215 'icmp' 'icmp_ln81_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2216 [1/1] (0.00ns)   --->   "%tmp_334 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_82, i32 26, i32 31" [./components.h:81]   --->   Operation 2216 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 2217 [1/1] (0.70ns)   --->   "%icmp_ln81_166 = icmp_eq  i6 %tmp_334, i6 63" [./components.h:81]   --->   Operation 2217 'icmp' 'icmp_ln81_166' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2218 [1/1] (0.70ns)   --->   "%icmp_ln81_167 = icmp_eq  i6 %tmp_334, i6 0" [./components.h:81]   --->   Operation 2218 'icmp' 'icmp_ln81_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2219 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_42 = load i16 42" [./components.h:81]   --->   Operation 2219 'load' 'P_L1_W_0_load_42' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_44 : Operation 2220 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_43 = load i16 43" [./components.h:81]   --->   Operation 2220 'load' 'P_L1_W_0_load_43' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 45 <SV = 44> <Delay = 3.59>
ST_45 : Operation 2221 [1/2] (0.58ns)   --->   "%x_load_43 = load i7 %x_addr_43" [./components.h:81]   --->   Operation 2221 'load' 'x_load_43' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_45 : Operation 2222 [1/1] (0.00ns)   --->   "%x_addr_44 = getelementptr i15 %x, i64 0, i64 44" [./components.h:67]   --->   Operation 2222 'getelementptr' 'x_addr_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2223 [2/2] (0.58ns)   --->   "%x_load_44 = load i7 %x_addr_44" [./components.h:81]   --->   Operation 2223 'load' 'x_load_44' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_45 : Operation 2224 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_288)   --->   "%tmp_329 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 25" [./components.h:81]   --->   Operation 2224 'bitselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2225 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_288)   --->   "%xor_ln81_246 = xor i1 %tmp_331, i1 1" [./components.h:81]   --->   Operation 2225 'xor' 'xor_ln81_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2226 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_288 = and i1 %tmp_329, i1 %xor_ln81_246" [./components.h:81]   --->   Operation 2226 'and' 'and_ln81_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_251)   --->   "%tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_82, i32 26" [./components.h:81]   --->   Operation 2227 'bitselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2228 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_291)   --->   "%select_ln81_164 = select i1 %and_ln81_288, i1 %icmp_ln81_166, i1 %icmp_ln81_167" [./components.h:81]   --->   Operation 2228 'select' 'select_ln81_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_251)   --->   "%xor_ln81_247 = xor i1 %tmp_332, i1 1" [./components.h:81]   --->   Operation 2229 'xor' 'xor_ln81_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_251)   --->   "%and_ln81_289 = and i1 %icmp_ln81_165, i1 %xor_ln81_247" [./components.h:81]   --->   Operation 2230 'and' 'and_ln81_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_251)   --->   "%select_ln81_165 = select i1 %and_ln81_288, i1 %and_ln81_289, i1 %icmp_ln81_166" [./components.h:81]   --->   Operation 2231 'select' 'select_ln81_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_125)   --->   "%and_ln81_290 = and i1 %and_ln81_288, i1 %icmp_ln81_166" [./components.h:81]   --->   Operation 2232 'and' 'and_ln81_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2233 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_125)   --->   "%xor_ln81_248 = xor i1 %and_ln81_290, i1 1" [./components.h:81]   --->   Operation 2233 'xor' 'xor_ln81_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_125)   --->   "%empty_53 = and i1 %tmp_327, i1 %xor_ln81_248" [./components.h:81]   --->   Operation 2234 'and' 'empty_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2235 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_291)   --->   "%xor_ln81_249 = xor i1 %select_ln81_164, i1 1" [./components.h:81]   --->   Operation 2235 'xor' 'xor_ln81_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_291)   --->   "%or_ln81_124 = or i1 %tmp_331, i1 %xor_ln81_249" [./components.h:81]   --->   Operation 2236 'or' 'or_ln81_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_291)   --->   "%xor_ln81_250 = xor i1 %tmp_327, i1 1" [./components.h:81]   --->   Operation 2237 'xor' 'xor_ln81_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2238 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_291 = and i1 %or_ln81_124, i1 %xor_ln81_250" [./components.h:81]   --->   Operation 2238 'and' 'and_ln81_291' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_251)   --->   "%and_ln81_292 = and i1 %tmp_331, i1 %select_ln81_165" [./components.h:81]   --->   Operation 2239 'and' 'and_ln81_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2240 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_251 = xor i1 %and_ln81_292, i1 1" [./components.h:81]   --->   Operation 2240 'xor' 'xor_ln81_251' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2241 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_125)   --->   "%and_ln81_293 = and i1 %empty_53, i1 %xor_ln81_251" [./components.h:81]   --->   Operation 2241 'and' 'and_ln81_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2242 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_125 = or i1 %and_ln81_291, i1 %and_ln81_293" [./components.h:81]   --->   Operation 2242 'or' 'or_ln81_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln81_126 = sext i16 %P_L1_W_0_load_42" [./components.h:81]   --->   Operation 2243 'sext' 'sext_ln81_126' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2244 [1/1] (0.00ns)   --->   "%zext_ln81_170 = zext i15 %x_load_42" [./components.h:81]   --->   Operation 2244 'zext' 'zext_ln81_170' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2245 [1/1] (1.94ns)   --->   "%mul_ln81_42 = mul i31 %sext_ln81_126, i31 %zext_ln81_170" [./components.h:81]   --->   Operation 2245 'mul' 'mul_ln81_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2246 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_84)   --->   "%select_ln81_166 = select i1 %and_ln81_291, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2246 'select' 'select_ln81_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2247 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_84)   --->   "%select_ln81_167 = select i1 %or_ln81_125, i16 %select_ln81_166, i16 %z_o_87" [./components.h:81]   --->   Operation 2247 'select' 'select_ln81_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2248 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_84)   --->   "%shl_ln81_41 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_167, i10 0" [./components.h:81]   --->   Operation 2248 'bitconcatenate' 'shl_ln81_41' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_84)   --->   "%sext_ln81_127 = sext i26 %shl_ln81_41" [./components.h:81]   --->   Operation 2249 'sext' 'sext_ln81_127' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_84)   --->   "%sext_ln81_128 = sext i31 %mul_ln81_42" [./components.h:81]   --->   Operation 2250 'sext' 'sext_ln81_128' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2251 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_84 = add i32 %sext_ln81_127, i32 %sext_ln81_128" [./components.h:81]   --->   Operation 2251 'add' 'add_ln81_84' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2252 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 31" [./components.h:81]   --->   Operation 2252 'bitselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node z_o_89)   --->   "%z_o_88 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_84, i32 10, i32 25" [./components.h:81]   --->   Operation 2253 'partselect' 'z_o_88' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2254 [1/1] (0.00ns) (grouped into LUT with out node z_o_89)   --->   "%tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_42, i32 9" [./components.h:81]   --->   Operation 2254 'bitselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2255 [1/1] (0.00ns)   --->   "%trunc_ln81_42 = trunc i31 %mul_ln81_42" [./components.h:81]   --->   Operation 2255 'trunc' 'trunc_ln81_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2256 [1/1] (0.71ns)   --->   "%icmp_ln81_168 = icmp_ne  i9 %trunc_ln81_42, i9 0" [./components.h:81]   --->   Operation 2256 'icmp' 'icmp_ln81_168' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node z_o_89)   --->   "%tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 10" [./components.h:81]   --->   Operation 2257 'bitselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node z_o_89)   --->   "%or_ln81_126 = or i1 %tmp_338, i1 %icmp_ln81_168" [./components.h:81]   --->   Operation 2258 'or' 'or_ln81_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node z_o_89)   --->   "%and_ln81_294 = and i1 %or_ln81_126, i1 %tmp_336" [./components.h:81]   --->   Operation 2259 'and' 'and_ln81_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2260 [1/1] (0.00ns) (grouped into LUT with out node z_o_89)   --->   "%zext_ln81_42 = zext i1 %and_ln81_294" [./components.h:81]   --->   Operation 2260 'zext' 'zext_ln81_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2261 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_89 = add i16 %z_o_88, i16 %zext_ln81_42" [./components.h:81]   --->   Operation 2261 'add' 'z_o_89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2262 [1/1] (0.00ns)   --->   "%tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_89, i32 15" [./components.h:81]   --->   Operation 2262 'bitselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2263 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_84, i32 27, i32 31" [./components.h:81]   --->   Operation 2263 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2264 [1/1] (0.70ns)   --->   "%icmp_ln81_169 = icmp_eq  i5 %tmp_341, i5 31" [./components.h:81]   --->   Operation 2264 'icmp' 'icmp_ln81_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2265 [1/1] (0.00ns)   --->   "%tmp_342 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_84, i32 26, i32 31" [./components.h:81]   --->   Operation 2265 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 2266 [1/1] (0.70ns)   --->   "%icmp_ln81_170 = icmp_eq  i6 %tmp_342, i6 63" [./components.h:81]   --->   Operation 2266 'icmp' 'icmp_ln81_170' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2267 [1/1] (0.70ns)   --->   "%icmp_ln81_171 = icmp_eq  i6 %tmp_342, i6 0" [./components.h:81]   --->   Operation 2267 'icmp' 'icmp_ln81_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2268 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_43 = load i16 43" [./components.h:81]   --->   Operation 2268 'load' 'P_L1_W_0_load_43' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_45 : Operation 2269 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_44 = load i16 44" [./components.h:81]   --->   Operation 2269 'load' 'P_L1_W_0_load_44' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 46 <SV = 45> <Delay = 3.59>
ST_46 : Operation 2270 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_43, i15 43" [./components.h:67]   --->   Operation 2270 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_46 : Operation 2271 [1/2] (0.58ns)   --->   "%x_load_44 = load i7 %x_addr_44" [./components.h:81]   --->   Operation 2271 'load' 'x_load_44' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_46 : Operation 2272 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_44, i15 44" [./components.h:67]   --->   Operation 2272 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_46 : Operation 2273 [1/1] (0.00ns)   --->   "%x_addr_45 = getelementptr i15 %x, i64 0, i64 45" [./components.h:67]   --->   Operation 2273 'getelementptr' 'x_addr_45' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2274 [2/2] (0.58ns)   --->   "%x_load_45 = load i7 %x_addr_45" [./components.h:81]   --->   Operation 2274 'load' 'x_load_45' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_46 : Operation 2275 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_295)   --->   "%tmp_337 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 25" [./components.h:81]   --->   Operation 2275 'bitselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2276 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_295)   --->   "%xor_ln81_252 = xor i1 %tmp_339, i1 1" [./components.h:81]   --->   Operation 2276 'xor' 'xor_ln81_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_295 = and i1 %tmp_337, i1 %xor_ln81_252" [./components.h:81]   --->   Operation 2277 'and' 'and_ln81_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_257)   --->   "%tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_84, i32 26" [./components.h:81]   --->   Operation 2278 'bitselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_298)   --->   "%select_ln81_168 = select i1 %and_ln81_295, i1 %icmp_ln81_170, i1 %icmp_ln81_171" [./components.h:81]   --->   Operation 2279 'select' 'select_ln81_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_257)   --->   "%xor_ln81_253 = xor i1 %tmp_340, i1 1" [./components.h:81]   --->   Operation 2280 'xor' 'xor_ln81_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_257)   --->   "%and_ln81_296 = and i1 %icmp_ln81_169, i1 %xor_ln81_253" [./components.h:81]   --->   Operation 2281 'and' 'and_ln81_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_257)   --->   "%select_ln81_169 = select i1 %and_ln81_295, i1 %and_ln81_296, i1 %icmp_ln81_170" [./components.h:81]   --->   Operation 2282 'select' 'select_ln81_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2283 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_128)   --->   "%and_ln81_297 = and i1 %and_ln81_295, i1 %icmp_ln81_170" [./components.h:81]   --->   Operation 2283 'and' 'and_ln81_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2284 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_128)   --->   "%xor_ln81_254 = xor i1 %and_ln81_297, i1 1" [./components.h:81]   --->   Operation 2284 'xor' 'xor_ln81_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_128)   --->   "%empty_54 = and i1 %tmp_335, i1 %xor_ln81_254" [./components.h:81]   --->   Operation 2285 'and' 'empty_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_298)   --->   "%xor_ln81_255 = xor i1 %select_ln81_168, i1 1" [./components.h:81]   --->   Operation 2286 'xor' 'xor_ln81_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_298)   --->   "%or_ln81_127 = or i1 %tmp_339, i1 %xor_ln81_255" [./components.h:81]   --->   Operation 2287 'or' 'or_ln81_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_298)   --->   "%xor_ln81_256 = xor i1 %tmp_335, i1 1" [./components.h:81]   --->   Operation 2288 'xor' 'xor_ln81_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_298 = and i1 %or_ln81_127, i1 %xor_ln81_256" [./components.h:81]   --->   Operation 2289 'and' 'and_ln81_298' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_257)   --->   "%and_ln81_299 = and i1 %tmp_339, i1 %select_ln81_169" [./components.h:81]   --->   Operation 2290 'and' 'and_ln81_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2291 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_257 = xor i1 %and_ln81_299, i1 1" [./components.h:81]   --->   Operation 2291 'xor' 'xor_ln81_257' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_128)   --->   "%and_ln81_300 = and i1 %empty_54, i1 %xor_ln81_257" [./components.h:81]   --->   Operation 2292 'and' 'and_ln81_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_128 = or i1 %and_ln81_298, i1 %and_ln81_300" [./components.h:81]   --->   Operation 2293 'or' 'or_ln81_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln81_129 = sext i16 %P_L1_W_0_load_43" [./components.h:81]   --->   Operation 2294 'sext' 'sext_ln81_129' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2295 [1/1] (0.00ns)   --->   "%zext_ln81_171 = zext i15 %x_load_43" [./components.h:81]   --->   Operation 2295 'zext' 'zext_ln81_171' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2296 [1/1] (1.94ns)   --->   "%mul_ln81_43 = mul i31 %sext_ln81_129, i31 %zext_ln81_171" [./components.h:81]   --->   Operation 2296 'mul' 'mul_ln81_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_86)   --->   "%select_ln81_170 = select i1 %and_ln81_298, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2297 'select' 'select_ln81_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2298 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_86)   --->   "%select_ln81_171 = select i1 %or_ln81_128, i16 %select_ln81_170, i16 %z_o_89" [./components.h:81]   --->   Operation 2298 'select' 'select_ln81_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_86)   --->   "%shl_ln81_42 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_171, i10 0" [./components.h:81]   --->   Operation 2299 'bitconcatenate' 'shl_ln81_42' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_86)   --->   "%sext_ln81_130 = sext i26 %shl_ln81_42" [./components.h:81]   --->   Operation 2300 'sext' 'sext_ln81_130' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_86)   --->   "%sext_ln81_131 = sext i31 %mul_ln81_43" [./components.h:81]   --->   Operation 2301 'sext' 'sext_ln81_131' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2302 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_86 = add i32 %sext_ln81_130, i32 %sext_ln81_131" [./components.h:81]   --->   Operation 2302 'add' 'add_ln81_86' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2303 [1/1] (0.00ns)   --->   "%tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 31" [./components.h:81]   --->   Operation 2303 'bitselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2304 [1/1] (0.00ns) (grouped into LUT with out node z_o_91)   --->   "%z_o_90 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_86, i32 10, i32 25" [./components.h:81]   --->   Operation 2304 'partselect' 'z_o_90' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2305 [1/1] (0.00ns) (grouped into LUT with out node z_o_91)   --->   "%tmp_344 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_43, i32 9" [./components.h:81]   --->   Operation 2305 'bitselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2306 [1/1] (0.00ns)   --->   "%trunc_ln81_43 = trunc i31 %mul_ln81_43" [./components.h:81]   --->   Operation 2306 'trunc' 'trunc_ln81_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2307 [1/1] (0.71ns)   --->   "%icmp_ln81_172 = icmp_ne  i9 %trunc_ln81_43, i9 0" [./components.h:81]   --->   Operation 2307 'icmp' 'icmp_ln81_172' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node z_o_91)   --->   "%tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 10" [./components.h:81]   --->   Operation 2308 'bitselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2309 [1/1] (0.00ns) (grouped into LUT with out node z_o_91)   --->   "%or_ln81_129 = or i1 %tmp_346, i1 %icmp_ln81_172" [./components.h:81]   --->   Operation 2309 'or' 'or_ln81_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2310 [1/1] (0.00ns) (grouped into LUT with out node z_o_91)   --->   "%and_ln81_301 = and i1 %or_ln81_129, i1 %tmp_344" [./components.h:81]   --->   Operation 2310 'and' 'and_ln81_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2311 [1/1] (0.00ns) (grouped into LUT with out node z_o_91)   --->   "%zext_ln81_43 = zext i1 %and_ln81_301" [./components.h:81]   --->   Operation 2311 'zext' 'zext_ln81_43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2312 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_91 = add i16 %z_o_90, i16 %zext_ln81_43" [./components.h:81]   --->   Operation 2312 'add' 'z_o_91' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_91, i32 15" [./components.h:81]   --->   Operation 2313 'bitselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_349 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_86, i32 27, i32 31" [./components.h:81]   --->   Operation 2314 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2315 [1/1] (0.70ns)   --->   "%icmp_ln81_173 = icmp_eq  i5 %tmp_349, i5 31" [./components.h:81]   --->   Operation 2315 'icmp' 'icmp_ln81_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_350 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_86, i32 26, i32 31" [./components.h:81]   --->   Operation 2316 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 2317 [1/1] (0.70ns)   --->   "%icmp_ln81_174 = icmp_eq  i6 %tmp_350, i6 63" [./components.h:81]   --->   Operation 2317 'icmp' 'icmp_ln81_174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2318 [1/1] (0.70ns)   --->   "%icmp_ln81_175 = icmp_eq  i6 %tmp_350, i6 0" [./components.h:81]   --->   Operation 2318 'icmp' 'icmp_ln81_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2319 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_44 = load i16 44" [./components.h:81]   --->   Operation 2319 'load' 'P_L1_W_0_load_44' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_46 : Operation 2320 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_45 = load i16 45" [./components.h:81]   --->   Operation 2320 'load' 'P_L1_W_0_load_45' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 47 <SV = 46> <Delay = 3.59>
ST_47 : Operation 2321 [1/2] (0.58ns)   --->   "%x_load_45 = load i7 %x_addr_45" [./components.h:81]   --->   Operation 2321 'load' 'x_load_45' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_47 : Operation 2322 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_45, i15 45" [./components.h:67]   --->   Operation 2322 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_47 : Operation 2323 [1/1] (0.00ns)   --->   "%x_addr_46 = getelementptr i15 %x, i64 0, i64 46" [./components.h:67]   --->   Operation 2323 'getelementptr' 'x_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2324 [2/2] (0.58ns)   --->   "%x_load_46 = load i7 %x_addr_46" [./components.h:81]   --->   Operation 2324 'load' 'x_load_46' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_47 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_302)   --->   "%tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 25" [./components.h:81]   --->   Operation 2325 'bitselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2326 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_302)   --->   "%xor_ln81_258 = xor i1 %tmp_347, i1 1" [./components.h:81]   --->   Operation 2326 'xor' 'xor_ln81_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_302 = and i1 %tmp_345, i1 %xor_ln81_258" [./components.h:81]   --->   Operation 2327 'and' 'and_ln81_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_263)   --->   "%tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_86, i32 26" [./components.h:81]   --->   Operation 2328 'bitselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_305)   --->   "%select_ln81_172 = select i1 %and_ln81_302, i1 %icmp_ln81_174, i1 %icmp_ln81_175" [./components.h:81]   --->   Operation 2329 'select' 'select_ln81_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_263)   --->   "%xor_ln81_259 = xor i1 %tmp_348, i1 1" [./components.h:81]   --->   Operation 2330 'xor' 'xor_ln81_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_263)   --->   "%and_ln81_303 = and i1 %icmp_ln81_173, i1 %xor_ln81_259" [./components.h:81]   --->   Operation 2331 'and' 'and_ln81_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_263)   --->   "%select_ln81_173 = select i1 %and_ln81_302, i1 %and_ln81_303, i1 %icmp_ln81_174" [./components.h:81]   --->   Operation 2332 'select' 'select_ln81_173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_131)   --->   "%and_ln81_304 = and i1 %and_ln81_302, i1 %icmp_ln81_174" [./components.h:81]   --->   Operation 2333 'and' 'and_ln81_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2334 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_131)   --->   "%xor_ln81_260 = xor i1 %and_ln81_304, i1 1" [./components.h:81]   --->   Operation 2334 'xor' 'xor_ln81_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_131)   --->   "%empty_55 = and i1 %tmp_343, i1 %xor_ln81_260" [./components.h:81]   --->   Operation 2335 'and' 'empty_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2336 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_305)   --->   "%xor_ln81_261 = xor i1 %select_ln81_172, i1 1" [./components.h:81]   --->   Operation 2336 'xor' 'xor_ln81_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_305)   --->   "%or_ln81_130 = or i1 %tmp_347, i1 %xor_ln81_261" [./components.h:81]   --->   Operation 2337 'or' 'or_ln81_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_305)   --->   "%xor_ln81_262 = xor i1 %tmp_343, i1 1" [./components.h:81]   --->   Operation 2338 'xor' 'xor_ln81_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_305 = and i1 %or_ln81_130, i1 %xor_ln81_262" [./components.h:81]   --->   Operation 2339 'and' 'and_ln81_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_263)   --->   "%and_ln81_306 = and i1 %tmp_347, i1 %select_ln81_173" [./components.h:81]   --->   Operation 2340 'and' 'and_ln81_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2341 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_263 = xor i1 %and_ln81_306, i1 1" [./components.h:81]   --->   Operation 2341 'xor' 'xor_ln81_263' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_131)   --->   "%and_ln81_307 = and i1 %empty_55, i1 %xor_ln81_263" [./components.h:81]   --->   Operation 2342 'and' 'and_ln81_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_131 = or i1 %and_ln81_305, i1 %and_ln81_307" [./components.h:81]   --->   Operation 2343 'or' 'or_ln81_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln81_132 = sext i16 %P_L1_W_0_load_44" [./components.h:81]   --->   Operation 2344 'sext' 'sext_ln81_132' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2345 [1/1] (0.00ns)   --->   "%zext_ln81_172 = zext i15 %x_load_44" [./components.h:81]   --->   Operation 2345 'zext' 'zext_ln81_172' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2346 [1/1] (1.94ns)   --->   "%mul_ln81_44 = mul i31 %sext_ln81_132, i31 %zext_ln81_172" [./components.h:81]   --->   Operation 2346 'mul' 'mul_ln81_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_88)   --->   "%select_ln81_174 = select i1 %and_ln81_305, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2347 'select' 'select_ln81_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_88)   --->   "%select_ln81_175 = select i1 %or_ln81_131, i16 %select_ln81_174, i16 %z_o_91" [./components.h:81]   --->   Operation 2348 'select' 'select_ln81_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_88)   --->   "%shl_ln81_43 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_175, i10 0" [./components.h:81]   --->   Operation 2349 'bitconcatenate' 'shl_ln81_43' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_88)   --->   "%sext_ln81_133 = sext i26 %shl_ln81_43" [./components.h:81]   --->   Operation 2350 'sext' 'sext_ln81_133' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2351 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_88)   --->   "%sext_ln81_134 = sext i31 %mul_ln81_44" [./components.h:81]   --->   Operation 2351 'sext' 'sext_ln81_134' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2352 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_88 = add i32 %sext_ln81_133, i32 %sext_ln81_134" [./components.h:81]   --->   Operation 2352 'add' 'add_ln81_88' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_351 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 31" [./components.h:81]   --->   Operation 2353 'bitselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node z_o_93)   --->   "%z_o_92 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_88, i32 10, i32 25" [./components.h:81]   --->   Operation 2354 'partselect' 'z_o_92' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2355 [1/1] (0.00ns) (grouped into LUT with out node z_o_93)   --->   "%tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_44, i32 9" [./components.h:81]   --->   Operation 2355 'bitselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2356 [1/1] (0.00ns)   --->   "%trunc_ln81_44 = trunc i31 %mul_ln81_44" [./components.h:81]   --->   Operation 2356 'trunc' 'trunc_ln81_44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2357 [1/1] (0.71ns)   --->   "%icmp_ln81_176 = icmp_ne  i9 %trunc_ln81_44, i9 0" [./components.h:81]   --->   Operation 2357 'icmp' 'icmp_ln81_176' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node z_o_93)   --->   "%tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 10" [./components.h:81]   --->   Operation 2358 'bitselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node z_o_93)   --->   "%or_ln81_132 = or i1 %tmp_354, i1 %icmp_ln81_176" [./components.h:81]   --->   Operation 2359 'or' 'or_ln81_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2360 [1/1] (0.00ns) (grouped into LUT with out node z_o_93)   --->   "%and_ln81_308 = and i1 %or_ln81_132, i1 %tmp_352" [./components.h:81]   --->   Operation 2360 'and' 'and_ln81_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2361 [1/1] (0.00ns) (grouped into LUT with out node z_o_93)   --->   "%zext_ln81_44 = zext i1 %and_ln81_308" [./components.h:81]   --->   Operation 2361 'zext' 'zext_ln81_44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2362 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_93 = add i16 %z_o_92, i16 %zext_ln81_44" [./components.h:81]   --->   Operation 2362 'add' 'z_o_93' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2363 [1/1] (0.00ns)   --->   "%tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_93, i32 15" [./components.h:81]   --->   Operation 2363 'bitselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2364 [1/1] (0.00ns)   --->   "%tmp_357 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_88, i32 27, i32 31" [./components.h:81]   --->   Operation 2364 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2365 [1/1] (0.70ns)   --->   "%icmp_ln81_177 = icmp_eq  i5 %tmp_357, i5 31" [./components.h:81]   --->   Operation 2365 'icmp' 'icmp_ln81_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2366 [1/1] (0.00ns)   --->   "%tmp_358 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_88, i32 26, i32 31" [./components.h:81]   --->   Operation 2366 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 2367 [1/1] (0.70ns)   --->   "%icmp_ln81_178 = icmp_eq  i6 %tmp_358, i6 63" [./components.h:81]   --->   Operation 2367 'icmp' 'icmp_ln81_178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2368 [1/1] (0.70ns)   --->   "%icmp_ln81_179 = icmp_eq  i6 %tmp_358, i6 0" [./components.h:81]   --->   Operation 2368 'icmp' 'icmp_ln81_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 2369 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_45 = load i16 45" [./components.h:81]   --->   Operation 2369 'load' 'P_L1_W_0_load_45' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_47 : Operation 2370 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_46 = load i16 46" [./components.h:81]   --->   Operation 2370 'load' 'P_L1_W_0_load_46' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 48 <SV = 47> <Delay = 3.59>
ST_48 : Operation 2371 [1/2] (0.58ns)   --->   "%x_load_46 = load i7 %x_addr_46" [./components.h:81]   --->   Operation 2371 'load' 'x_load_46' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_48 : Operation 2372 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_46, i15 46" [./components.h:67]   --->   Operation 2372 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_48 : Operation 2373 [1/1] (0.00ns)   --->   "%x_addr_47 = getelementptr i15 %x, i64 0, i64 47" [./components.h:67]   --->   Operation 2373 'getelementptr' 'x_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2374 [2/2] (0.58ns)   --->   "%x_load_47 = load i7 %x_addr_47" [./components.h:81]   --->   Operation 2374 'load' 'x_load_47' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_48 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_309)   --->   "%tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 25" [./components.h:81]   --->   Operation 2375 'bitselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2376 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_309)   --->   "%xor_ln81_264 = xor i1 %tmp_355, i1 1" [./components.h:81]   --->   Operation 2376 'xor' 'xor_ln81_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_309 = and i1 %tmp_353, i1 %xor_ln81_264" [./components.h:81]   --->   Operation 2377 'and' 'and_ln81_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_269)   --->   "%tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_88, i32 26" [./components.h:81]   --->   Operation 2378 'bitselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2379 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_312)   --->   "%select_ln81_176 = select i1 %and_ln81_309, i1 %icmp_ln81_178, i1 %icmp_ln81_179" [./components.h:81]   --->   Operation 2379 'select' 'select_ln81_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_269)   --->   "%xor_ln81_265 = xor i1 %tmp_356, i1 1" [./components.h:81]   --->   Operation 2380 'xor' 'xor_ln81_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_269)   --->   "%and_ln81_310 = and i1 %icmp_ln81_177, i1 %xor_ln81_265" [./components.h:81]   --->   Operation 2381 'and' 'and_ln81_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_269)   --->   "%select_ln81_177 = select i1 %and_ln81_309, i1 %and_ln81_310, i1 %icmp_ln81_178" [./components.h:81]   --->   Operation 2382 'select' 'select_ln81_177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2383 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_134)   --->   "%and_ln81_311 = and i1 %and_ln81_309, i1 %icmp_ln81_178" [./components.h:81]   --->   Operation 2383 'and' 'and_ln81_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2384 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_134)   --->   "%xor_ln81_266 = xor i1 %and_ln81_311, i1 1" [./components.h:81]   --->   Operation 2384 'xor' 'xor_ln81_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2385 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_134)   --->   "%empty_56 = and i1 %tmp_351, i1 %xor_ln81_266" [./components.h:81]   --->   Operation 2385 'and' 'empty_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_312)   --->   "%xor_ln81_267 = xor i1 %select_ln81_176, i1 1" [./components.h:81]   --->   Operation 2386 'xor' 'xor_ln81_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_312)   --->   "%or_ln81_133 = or i1 %tmp_355, i1 %xor_ln81_267" [./components.h:81]   --->   Operation 2387 'or' 'or_ln81_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2388 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_312)   --->   "%xor_ln81_268 = xor i1 %tmp_351, i1 1" [./components.h:81]   --->   Operation 2388 'xor' 'xor_ln81_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_312 = and i1 %or_ln81_133, i1 %xor_ln81_268" [./components.h:81]   --->   Operation 2389 'and' 'and_ln81_312' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_269)   --->   "%and_ln81_313 = and i1 %tmp_355, i1 %select_ln81_177" [./components.h:81]   --->   Operation 2390 'and' 'and_ln81_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2391 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_269 = xor i1 %and_ln81_313, i1 1" [./components.h:81]   --->   Operation 2391 'xor' 'xor_ln81_269' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_134)   --->   "%and_ln81_314 = and i1 %empty_56, i1 %xor_ln81_269" [./components.h:81]   --->   Operation 2392 'and' 'and_ln81_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_134 = or i1 %and_ln81_312, i1 %and_ln81_314" [./components.h:81]   --->   Operation 2393 'or' 'or_ln81_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln81_135 = sext i16 %P_L1_W_0_load_45" [./components.h:81]   --->   Operation 2394 'sext' 'sext_ln81_135' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2395 [1/1] (0.00ns)   --->   "%zext_ln81_173 = zext i15 %x_load_45" [./components.h:81]   --->   Operation 2395 'zext' 'zext_ln81_173' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2396 [1/1] (1.94ns)   --->   "%mul_ln81_45 = mul i31 %sext_ln81_135, i31 %zext_ln81_173" [./components.h:81]   --->   Operation 2396 'mul' 'mul_ln81_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_90)   --->   "%select_ln81_178 = select i1 %and_ln81_312, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2397 'select' 'select_ln81_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_90)   --->   "%select_ln81_179 = select i1 %or_ln81_134, i16 %select_ln81_178, i16 %z_o_93" [./components.h:81]   --->   Operation 2398 'select' 'select_ln81_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 2399 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_90)   --->   "%shl_ln81_44 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_179, i10 0" [./components.h:81]   --->   Operation 2399 'bitconcatenate' 'shl_ln81_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_90)   --->   "%sext_ln81_136 = sext i26 %shl_ln81_44" [./components.h:81]   --->   Operation 2400 'sext' 'sext_ln81_136' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2401 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_90)   --->   "%sext_ln81_137 = sext i31 %mul_ln81_45" [./components.h:81]   --->   Operation 2401 'sext' 'sext_ln81_137' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2402 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_90 = add i32 %sext_ln81_136, i32 %sext_ln81_137" [./components.h:81]   --->   Operation 2402 'add' 'add_ln81_90' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2403 [1/1] (0.00ns)   --->   "%tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 31" [./components.h:81]   --->   Operation 2403 'bitselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node z_o_95)   --->   "%z_o_94 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_90, i32 10, i32 25" [./components.h:81]   --->   Operation 2404 'partselect' 'z_o_94' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2405 [1/1] (0.00ns) (grouped into LUT with out node z_o_95)   --->   "%tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_45, i32 9" [./components.h:81]   --->   Operation 2405 'bitselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln81_45 = trunc i31 %mul_ln81_45" [./components.h:81]   --->   Operation 2406 'trunc' 'trunc_ln81_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2407 [1/1] (0.71ns)   --->   "%icmp_ln81_180 = icmp_ne  i9 %trunc_ln81_45, i9 0" [./components.h:81]   --->   Operation 2407 'icmp' 'icmp_ln81_180' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node z_o_95)   --->   "%tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 10" [./components.h:81]   --->   Operation 2408 'bitselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node z_o_95)   --->   "%or_ln81_135 = or i1 %tmp_362, i1 %icmp_ln81_180" [./components.h:81]   --->   Operation 2409 'or' 'or_ln81_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2410 [1/1] (0.00ns) (grouped into LUT with out node z_o_95)   --->   "%and_ln81_315 = and i1 %or_ln81_135, i1 %tmp_360" [./components.h:81]   --->   Operation 2410 'and' 'and_ln81_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node z_o_95)   --->   "%zext_ln81_45 = zext i1 %and_ln81_315" [./components.h:81]   --->   Operation 2411 'zext' 'zext_ln81_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2412 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_95 = add i16 %z_o_94, i16 %zext_ln81_45" [./components.h:81]   --->   Operation 2412 'add' 'z_o_95' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2413 [1/1] (0.00ns)   --->   "%tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_95, i32 15" [./components.h:81]   --->   Operation 2413 'bitselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2414 [1/1] (0.00ns)   --->   "%tmp_365 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_90, i32 27, i32 31" [./components.h:81]   --->   Operation 2414 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2415 [1/1] (0.70ns)   --->   "%icmp_ln81_181 = icmp_eq  i5 %tmp_365, i5 31" [./components.h:81]   --->   Operation 2415 'icmp' 'icmp_ln81_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2416 [1/1] (0.00ns)   --->   "%tmp_366 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_90, i32 26, i32 31" [./components.h:81]   --->   Operation 2416 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 2417 [1/1] (0.70ns)   --->   "%icmp_ln81_182 = icmp_eq  i6 %tmp_366, i6 63" [./components.h:81]   --->   Operation 2417 'icmp' 'icmp_ln81_182' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2418 [1/1] (0.70ns)   --->   "%icmp_ln81_183 = icmp_eq  i6 %tmp_366, i6 0" [./components.h:81]   --->   Operation 2418 'icmp' 'icmp_ln81_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 2419 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_46 = load i16 46" [./components.h:81]   --->   Operation 2419 'load' 'P_L1_W_0_load_46' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_48 : Operation 2420 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_47 = load i16 47" [./components.h:81]   --->   Operation 2420 'load' 'P_L1_W_0_load_47' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 49 <SV = 48> <Delay = 3.59>
ST_49 : Operation 2421 [1/2] (0.58ns)   --->   "%x_load_47 = load i7 %x_addr_47" [./components.h:81]   --->   Operation 2421 'load' 'x_load_47' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_49 : Operation 2422 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_47, i15 47" [./components.h:67]   --->   Operation 2422 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_49 : Operation 2423 [1/1] (0.00ns)   --->   "%x_addr_48 = getelementptr i15 %x, i64 0, i64 48" [./components.h:67]   --->   Operation 2423 'getelementptr' 'x_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2424 [2/2] (0.58ns)   --->   "%x_load_48 = load i7 %x_addr_48" [./components.h:81]   --->   Operation 2424 'load' 'x_load_48' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_49 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_316)   --->   "%tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 25" [./components.h:81]   --->   Operation 2425 'bitselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_316)   --->   "%xor_ln81_270 = xor i1 %tmp_363, i1 1" [./components.h:81]   --->   Operation 2426 'xor' 'xor_ln81_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2427 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_316 = and i1 %tmp_361, i1 %xor_ln81_270" [./components.h:81]   --->   Operation 2427 'and' 'and_ln81_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_275)   --->   "%tmp_364 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_90, i32 26" [./components.h:81]   --->   Operation 2428 'bitselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_319)   --->   "%select_ln81_180 = select i1 %and_ln81_316, i1 %icmp_ln81_182, i1 %icmp_ln81_183" [./components.h:81]   --->   Operation 2429 'select' 'select_ln81_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_275)   --->   "%xor_ln81_271 = xor i1 %tmp_364, i1 1" [./components.h:81]   --->   Operation 2430 'xor' 'xor_ln81_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_275)   --->   "%and_ln81_317 = and i1 %icmp_ln81_181, i1 %xor_ln81_271" [./components.h:81]   --->   Operation 2431 'and' 'and_ln81_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_275)   --->   "%select_ln81_181 = select i1 %and_ln81_316, i1 %and_ln81_317, i1 %icmp_ln81_182" [./components.h:81]   --->   Operation 2432 'select' 'select_ln81_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2433 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_137)   --->   "%and_ln81_318 = and i1 %and_ln81_316, i1 %icmp_ln81_182" [./components.h:81]   --->   Operation 2433 'and' 'and_ln81_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_137)   --->   "%xor_ln81_272 = xor i1 %and_ln81_318, i1 1" [./components.h:81]   --->   Operation 2434 'xor' 'xor_ln81_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2435 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_137)   --->   "%empty_57 = and i1 %tmp_359, i1 %xor_ln81_272" [./components.h:81]   --->   Operation 2435 'and' 'empty_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_319)   --->   "%xor_ln81_273 = xor i1 %select_ln81_180, i1 1" [./components.h:81]   --->   Operation 2436 'xor' 'xor_ln81_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_319)   --->   "%or_ln81_136 = or i1 %tmp_363, i1 %xor_ln81_273" [./components.h:81]   --->   Operation 2437 'or' 'or_ln81_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2438 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_319)   --->   "%xor_ln81_274 = xor i1 %tmp_359, i1 1" [./components.h:81]   --->   Operation 2438 'xor' 'xor_ln81_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_319 = and i1 %or_ln81_136, i1 %xor_ln81_274" [./components.h:81]   --->   Operation 2439 'and' 'and_ln81_319' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_275)   --->   "%and_ln81_320 = and i1 %tmp_363, i1 %select_ln81_181" [./components.h:81]   --->   Operation 2440 'and' 'and_ln81_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2441 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_275 = xor i1 %and_ln81_320, i1 1" [./components.h:81]   --->   Operation 2441 'xor' 'xor_ln81_275' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_137)   --->   "%and_ln81_321 = and i1 %empty_57, i1 %xor_ln81_275" [./components.h:81]   --->   Operation 2442 'and' 'and_ln81_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_137 = or i1 %and_ln81_319, i1 %and_ln81_321" [./components.h:81]   --->   Operation 2443 'or' 'or_ln81_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln81_138 = sext i16 %P_L1_W_0_load_46" [./components.h:81]   --->   Operation 2444 'sext' 'sext_ln81_138' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2445 [1/1] (0.00ns)   --->   "%zext_ln81_174 = zext i15 %x_load_46" [./components.h:81]   --->   Operation 2445 'zext' 'zext_ln81_174' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2446 [1/1] (1.94ns)   --->   "%mul_ln81_46 = mul i31 %sext_ln81_138, i31 %zext_ln81_174" [./components.h:81]   --->   Operation 2446 'mul' 'mul_ln81_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2447 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_92)   --->   "%select_ln81_182 = select i1 %and_ln81_319, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2447 'select' 'select_ln81_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_92)   --->   "%select_ln81_183 = select i1 %or_ln81_137, i16 %select_ln81_182, i16 %z_o_95" [./components.h:81]   --->   Operation 2448 'select' 'select_ln81_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 2449 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_92)   --->   "%shl_ln81_45 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_183, i10 0" [./components.h:81]   --->   Operation 2449 'bitconcatenate' 'shl_ln81_45' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2450 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_92)   --->   "%sext_ln81_139 = sext i26 %shl_ln81_45" [./components.h:81]   --->   Operation 2450 'sext' 'sext_ln81_139' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_92)   --->   "%sext_ln81_140 = sext i31 %mul_ln81_46" [./components.h:81]   --->   Operation 2451 'sext' 'sext_ln81_140' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2452 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_92 = add i32 %sext_ln81_139, i32 %sext_ln81_140" [./components.h:81]   --->   Operation 2452 'add' 'add_ln81_92' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2453 [1/1] (0.00ns)   --->   "%tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 31" [./components.h:81]   --->   Operation 2453 'bitselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2454 [1/1] (0.00ns) (grouped into LUT with out node z_o_97)   --->   "%z_o_96 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_92, i32 10, i32 25" [./components.h:81]   --->   Operation 2454 'partselect' 'z_o_96' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2455 [1/1] (0.00ns) (grouped into LUT with out node z_o_97)   --->   "%tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_46, i32 9" [./components.h:81]   --->   Operation 2455 'bitselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln81_46 = trunc i31 %mul_ln81_46" [./components.h:81]   --->   Operation 2456 'trunc' 'trunc_ln81_46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2457 [1/1] (0.71ns)   --->   "%icmp_ln81_184 = icmp_ne  i9 %trunc_ln81_46, i9 0" [./components.h:81]   --->   Operation 2457 'icmp' 'icmp_ln81_184' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2458 [1/1] (0.00ns) (grouped into LUT with out node z_o_97)   --->   "%tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 10" [./components.h:81]   --->   Operation 2458 'bitselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2459 [1/1] (0.00ns) (grouped into LUT with out node z_o_97)   --->   "%or_ln81_138 = or i1 %tmp_370, i1 %icmp_ln81_184" [./components.h:81]   --->   Operation 2459 'or' 'or_ln81_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2460 [1/1] (0.00ns) (grouped into LUT with out node z_o_97)   --->   "%and_ln81_322 = and i1 %or_ln81_138, i1 %tmp_368" [./components.h:81]   --->   Operation 2460 'and' 'and_ln81_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2461 [1/1] (0.00ns) (grouped into LUT with out node z_o_97)   --->   "%zext_ln81_46 = zext i1 %and_ln81_322" [./components.h:81]   --->   Operation 2461 'zext' 'zext_ln81_46' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2462 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_97 = add i16 %z_o_96, i16 %zext_ln81_46" [./components.h:81]   --->   Operation 2462 'add' 'z_o_97' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2463 [1/1] (0.00ns)   --->   "%tmp_371 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_97, i32 15" [./components.h:81]   --->   Operation 2463 'bitselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2464 [1/1] (0.00ns)   --->   "%tmp_373 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_92, i32 27, i32 31" [./components.h:81]   --->   Operation 2464 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2465 [1/1] (0.70ns)   --->   "%icmp_ln81_185 = icmp_eq  i5 %tmp_373, i5 31" [./components.h:81]   --->   Operation 2465 'icmp' 'icmp_ln81_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2466 [1/1] (0.00ns)   --->   "%tmp_374 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_92, i32 26, i32 31" [./components.h:81]   --->   Operation 2466 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 2467 [1/1] (0.70ns)   --->   "%icmp_ln81_186 = icmp_eq  i6 %tmp_374, i6 63" [./components.h:81]   --->   Operation 2467 'icmp' 'icmp_ln81_186' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2468 [1/1] (0.70ns)   --->   "%icmp_ln81_187 = icmp_eq  i6 %tmp_374, i6 0" [./components.h:81]   --->   Operation 2468 'icmp' 'icmp_ln81_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 2469 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_47 = load i16 47" [./components.h:81]   --->   Operation 2469 'load' 'P_L1_W_0_load_47' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_49 : Operation 2470 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_48 = load i16 48" [./components.h:81]   --->   Operation 2470 'load' 'P_L1_W_0_load_48' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 50 <SV = 49> <Delay = 3.59>
ST_50 : Operation 2471 [1/2] (0.58ns)   --->   "%x_load_48 = load i7 %x_addr_48" [./components.h:81]   --->   Operation 2471 'load' 'x_load_48' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_50 : Operation 2472 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_48, i15 48" [./components.h:67]   --->   Operation 2472 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_50 : Operation 2473 [1/1] (0.00ns)   --->   "%x_addr_49 = getelementptr i15 %x, i64 0, i64 49" [./components.h:67]   --->   Operation 2473 'getelementptr' 'x_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2474 [2/2] (0.58ns)   --->   "%x_load_49 = load i7 %x_addr_49" [./components.h:81]   --->   Operation 2474 'load' 'x_load_49' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_50 : Operation 2475 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_323)   --->   "%tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 25" [./components.h:81]   --->   Operation 2475 'bitselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2476 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_323)   --->   "%xor_ln81_276 = xor i1 %tmp_371, i1 1" [./components.h:81]   --->   Operation 2476 'xor' 'xor_ln81_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_323 = and i1 %tmp_369, i1 %xor_ln81_276" [./components.h:81]   --->   Operation 2477 'and' 'and_ln81_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_281)   --->   "%tmp_372 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_92, i32 26" [./components.h:81]   --->   Operation 2478 'bitselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_326)   --->   "%select_ln81_184 = select i1 %and_ln81_323, i1 %icmp_ln81_186, i1 %icmp_ln81_187" [./components.h:81]   --->   Operation 2479 'select' 'select_ln81_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_281)   --->   "%xor_ln81_277 = xor i1 %tmp_372, i1 1" [./components.h:81]   --->   Operation 2480 'xor' 'xor_ln81_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_281)   --->   "%and_ln81_324 = and i1 %icmp_ln81_185, i1 %xor_ln81_277" [./components.h:81]   --->   Operation 2481 'and' 'and_ln81_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_281)   --->   "%select_ln81_185 = select i1 %and_ln81_323, i1 %and_ln81_324, i1 %icmp_ln81_186" [./components.h:81]   --->   Operation 2482 'select' 'select_ln81_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_140)   --->   "%and_ln81_325 = and i1 %and_ln81_323, i1 %icmp_ln81_186" [./components.h:81]   --->   Operation 2483 'and' 'and_ln81_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_140)   --->   "%xor_ln81_278 = xor i1 %and_ln81_325, i1 1" [./components.h:81]   --->   Operation 2484 'xor' 'xor_ln81_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2485 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_140)   --->   "%empty_58 = and i1 %tmp_367, i1 %xor_ln81_278" [./components.h:81]   --->   Operation 2485 'and' 'empty_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2486 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_326)   --->   "%xor_ln81_279 = xor i1 %select_ln81_184, i1 1" [./components.h:81]   --->   Operation 2486 'xor' 'xor_ln81_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_326)   --->   "%or_ln81_139 = or i1 %tmp_371, i1 %xor_ln81_279" [./components.h:81]   --->   Operation 2487 'or' 'or_ln81_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_326)   --->   "%xor_ln81_280 = xor i1 %tmp_367, i1 1" [./components.h:81]   --->   Operation 2488 'xor' 'xor_ln81_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_326 = and i1 %or_ln81_139, i1 %xor_ln81_280" [./components.h:81]   --->   Operation 2489 'and' 'and_ln81_326' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_281)   --->   "%and_ln81_327 = and i1 %tmp_371, i1 %select_ln81_185" [./components.h:81]   --->   Operation 2490 'and' 'and_ln81_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2491 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_281 = xor i1 %and_ln81_327, i1 1" [./components.h:81]   --->   Operation 2491 'xor' 'xor_ln81_281' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2492 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_140)   --->   "%and_ln81_328 = and i1 %empty_58, i1 %xor_ln81_281" [./components.h:81]   --->   Operation 2492 'and' 'and_ln81_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_140 = or i1 %and_ln81_326, i1 %and_ln81_328" [./components.h:81]   --->   Operation 2493 'or' 'or_ln81_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln81_141 = sext i16 %P_L1_W_0_load_47" [./components.h:81]   --->   Operation 2494 'sext' 'sext_ln81_141' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2495 [1/1] (0.00ns)   --->   "%zext_ln81_175 = zext i15 %x_load_47" [./components.h:81]   --->   Operation 2495 'zext' 'zext_ln81_175' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2496 [1/1] (1.94ns)   --->   "%mul_ln81_47 = mul i31 %sext_ln81_141, i31 %zext_ln81_175" [./components.h:81]   --->   Operation 2496 'mul' 'mul_ln81_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2497 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_94)   --->   "%select_ln81_186 = select i1 %and_ln81_326, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2497 'select' 'select_ln81_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_94)   --->   "%select_ln81_187 = select i1 %or_ln81_140, i16 %select_ln81_186, i16 %z_o_97" [./components.h:81]   --->   Operation 2498 'select' 'select_ln81_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 2499 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_94)   --->   "%shl_ln81_46 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_187, i10 0" [./components.h:81]   --->   Operation 2499 'bitconcatenate' 'shl_ln81_46' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2500 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_94)   --->   "%sext_ln81_142 = sext i26 %shl_ln81_46" [./components.h:81]   --->   Operation 2500 'sext' 'sext_ln81_142' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2501 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_94)   --->   "%sext_ln81_143 = sext i31 %mul_ln81_47" [./components.h:81]   --->   Operation 2501 'sext' 'sext_ln81_143' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2502 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_94 = add i32 %sext_ln81_142, i32 %sext_ln81_143" [./components.h:81]   --->   Operation 2502 'add' 'add_ln81_94' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2503 [1/1] (0.00ns)   --->   "%tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 31" [./components.h:81]   --->   Operation 2503 'bitselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2504 [1/1] (0.00ns) (grouped into LUT with out node z_o_99)   --->   "%z_o_98 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_94, i32 10, i32 25" [./components.h:81]   --->   Operation 2504 'partselect' 'z_o_98' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2505 [1/1] (0.00ns) (grouped into LUT with out node z_o_99)   --->   "%tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_47, i32 9" [./components.h:81]   --->   Operation 2505 'bitselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln81_47 = trunc i31 %mul_ln81_47" [./components.h:81]   --->   Operation 2506 'trunc' 'trunc_ln81_47' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2507 [1/1] (0.71ns)   --->   "%icmp_ln81_188 = icmp_ne  i9 %trunc_ln81_47, i9 0" [./components.h:81]   --->   Operation 2507 'icmp' 'icmp_ln81_188' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node z_o_99)   --->   "%tmp_378 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 10" [./components.h:81]   --->   Operation 2508 'bitselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2509 [1/1] (0.00ns) (grouped into LUT with out node z_o_99)   --->   "%or_ln81_141 = or i1 %tmp_378, i1 %icmp_ln81_188" [./components.h:81]   --->   Operation 2509 'or' 'or_ln81_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2510 [1/1] (0.00ns) (grouped into LUT with out node z_o_99)   --->   "%and_ln81_329 = and i1 %or_ln81_141, i1 %tmp_376" [./components.h:81]   --->   Operation 2510 'and' 'and_ln81_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2511 [1/1] (0.00ns) (grouped into LUT with out node z_o_99)   --->   "%zext_ln81_47 = zext i1 %and_ln81_329" [./components.h:81]   --->   Operation 2511 'zext' 'zext_ln81_47' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2512 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_99 = add i16 %z_o_98, i16 %zext_ln81_47" [./components.h:81]   --->   Operation 2512 'add' 'z_o_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2513 [1/1] (0.00ns)   --->   "%tmp_379 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_99, i32 15" [./components.h:81]   --->   Operation 2513 'bitselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2514 [1/1] (0.00ns)   --->   "%tmp_381 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_94, i32 27, i32 31" [./components.h:81]   --->   Operation 2514 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2515 [1/1] (0.70ns)   --->   "%icmp_ln81_189 = icmp_eq  i5 %tmp_381, i5 31" [./components.h:81]   --->   Operation 2515 'icmp' 'icmp_ln81_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2516 [1/1] (0.00ns)   --->   "%tmp_382 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_94, i32 26, i32 31" [./components.h:81]   --->   Operation 2516 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2517 [1/1] (0.70ns)   --->   "%icmp_ln81_190 = icmp_eq  i6 %tmp_382, i6 63" [./components.h:81]   --->   Operation 2517 'icmp' 'icmp_ln81_190' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2518 [1/1] (0.70ns)   --->   "%icmp_ln81_191 = icmp_eq  i6 %tmp_382, i6 0" [./components.h:81]   --->   Operation 2518 'icmp' 'icmp_ln81_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 2519 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_48 = load i16 48" [./components.h:81]   --->   Operation 2519 'load' 'P_L1_W_0_load_48' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_50 : Operation 2520 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_49 = load i16 49" [./components.h:81]   --->   Operation 2520 'load' 'P_L1_W_0_load_49' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 51 <SV = 50> <Delay = 3.59>
ST_51 : Operation 2521 [1/2] (0.58ns)   --->   "%x_load_49 = load i7 %x_addr_49" [./components.h:81]   --->   Operation 2521 'load' 'x_load_49' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_51 : Operation 2522 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_49, i15 49" [./components.h:67]   --->   Operation 2522 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_51 : Operation 2523 [1/1] (0.00ns)   --->   "%x_addr_50 = getelementptr i15 %x, i64 0, i64 50" [./components.h:67]   --->   Operation 2523 'getelementptr' 'x_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2524 [2/2] (0.58ns)   --->   "%x_load_50 = load i7 %x_addr_50" [./components.h:81]   --->   Operation 2524 'load' 'x_load_50' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_51 : Operation 2525 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_330)   --->   "%tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 25" [./components.h:81]   --->   Operation 2525 'bitselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2526 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_330)   --->   "%xor_ln81_282 = xor i1 %tmp_379, i1 1" [./components.h:81]   --->   Operation 2526 'xor' 'xor_ln81_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_330 = and i1 %tmp_377, i1 %xor_ln81_282" [./components.h:81]   --->   Operation 2527 'and' 'and_ln81_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_287)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_94, i32 26" [./components.h:81]   --->   Operation 2528 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2529 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_333)   --->   "%select_ln81_188 = select i1 %and_ln81_330, i1 %icmp_ln81_190, i1 %icmp_ln81_191" [./components.h:81]   --->   Operation 2529 'select' 'select_ln81_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_287)   --->   "%xor_ln81_283 = xor i1 %tmp_380, i1 1" [./components.h:81]   --->   Operation 2530 'xor' 'xor_ln81_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_287)   --->   "%and_ln81_331 = and i1 %icmp_ln81_189, i1 %xor_ln81_283" [./components.h:81]   --->   Operation 2531 'and' 'and_ln81_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_287)   --->   "%select_ln81_189 = select i1 %and_ln81_330, i1 %and_ln81_331, i1 %icmp_ln81_190" [./components.h:81]   --->   Operation 2532 'select' 'select_ln81_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_143)   --->   "%and_ln81_332 = and i1 %and_ln81_330, i1 %icmp_ln81_190" [./components.h:81]   --->   Operation 2533 'and' 'and_ln81_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_143)   --->   "%xor_ln81_284 = xor i1 %and_ln81_332, i1 1" [./components.h:81]   --->   Operation 2534 'xor' 'xor_ln81_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_143)   --->   "%empty_59 = and i1 %tmp_375, i1 %xor_ln81_284" [./components.h:81]   --->   Operation 2535 'and' 'empty_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2536 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_333)   --->   "%xor_ln81_285 = xor i1 %select_ln81_188, i1 1" [./components.h:81]   --->   Operation 2536 'xor' 'xor_ln81_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_333)   --->   "%or_ln81_142 = or i1 %tmp_379, i1 %xor_ln81_285" [./components.h:81]   --->   Operation 2537 'or' 'or_ln81_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_333)   --->   "%xor_ln81_286 = xor i1 %tmp_375, i1 1" [./components.h:81]   --->   Operation 2538 'xor' 'xor_ln81_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_333 = and i1 %or_ln81_142, i1 %xor_ln81_286" [./components.h:81]   --->   Operation 2539 'and' 'and_ln81_333' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_287)   --->   "%and_ln81_334 = and i1 %tmp_379, i1 %select_ln81_189" [./components.h:81]   --->   Operation 2540 'and' 'and_ln81_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2541 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_287 = xor i1 %and_ln81_334, i1 1" [./components.h:81]   --->   Operation 2541 'xor' 'xor_ln81_287' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_143)   --->   "%and_ln81_335 = and i1 %empty_59, i1 %xor_ln81_287" [./components.h:81]   --->   Operation 2542 'and' 'and_ln81_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2543 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_143 = or i1 %and_ln81_333, i1 %and_ln81_335" [./components.h:81]   --->   Operation 2543 'or' 'or_ln81_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2544 [1/1] (0.00ns)   --->   "%sext_ln81_144 = sext i16 %P_L1_W_0_load_48" [./components.h:81]   --->   Operation 2544 'sext' 'sext_ln81_144' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2545 [1/1] (0.00ns)   --->   "%zext_ln81_176 = zext i15 %x_load_48" [./components.h:81]   --->   Operation 2545 'zext' 'zext_ln81_176' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2546 [1/1] (1.94ns)   --->   "%mul_ln81_48 = mul i31 %sext_ln81_144, i31 %zext_ln81_176" [./components.h:81]   --->   Operation 2546 'mul' 'mul_ln81_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2547 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_96)   --->   "%select_ln81_190 = select i1 %and_ln81_333, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2547 'select' 'select_ln81_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2548 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_96)   --->   "%select_ln81_191 = select i1 %or_ln81_143, i16 %select_ln81_190, i16 %z_o_99" [./components.h:81]   --->   Operation 2548 'select' 'select_ln81_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_96)   --->   "%shl_ln81_47 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_191, i10 0" [./components.h:81]   --->   Operation 2549 'bitconcatenate' 'shl_ln81_47' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2550 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_96)   --->   "%sext_ln81_145 = sext i26 %shl_ln81_47" [./components.h:81]   --->   Operation 2550 'sext' 'sext_ln81_145' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2551 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_96)   --->   "%sext_ln81_146 = sext i31 %mul_ln81_48" [./components.h:81]   --->   Operation 2551 'sext' 'sext_ln81_146' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2552 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_96 = add i32 %sext_ln81_145, i32 %sext_ln81_146" [./components.h:81]   --->   Operation 2552 'add' 'add_ln81_96' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2553 [1/1] (0.00ns)   --->   "%tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 31" [./components.h:81]   --->   Operation 2553 'bitselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node z_o_101)   --->   "%z_o_100 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_96, i32 10, i32 25" [./components.h:81]   --->   Operation 2554 'partselect' 'z_o_100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2555 [1/1] (0.00ns) (grouped into LUT with out node z_o_101)   --->   "%tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_48, i32 9" [./components.h:81]   --->   Operation 2555 'bitselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2556 [1/1] (0.00ns)   --->   "%trunc_ln81_48 = trunc i31 %mul_ln81_48" [./components.h:81]   --->   Operation 2556 'trunc' 'trunc_ln81_48' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2557 [1/1] (0.71ns)   --->   "%icmp_ln81_192 = icmp_ne  i9 %trunc_ln81_48, i9 0" [./components.h:81]   --->   Operation 2557 'icmp' 'icmp_ln81_192' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2558 [1/1] (0.00ns) (grouped into LUT with out node z_o_101)   --->   "%tmp_386 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 10" [./components.h:81]   --->   Operation 2558 'bitselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node z_o_101)   --->   "%or_ln81_144 = or i1 %tmp_386, i1 %icmp_ln81_192" [./components.h:81]   --->   Operation 2559 'or' 'or_ln81_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2560 [1/1] (0.00ns) (grouped into LUT with out node z_o_101)   --->   "%and_ln81_336 = and i1 %or_ln81_144, i1 %tmp_384" [./components.h:81]   --->   Operation 2560 'and' 'and_ln81_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2561 [1/1] (0.00ns) (grouped into LUT with out node z_o_101)   --->   "%zext_ln81_48 = zext i1 %and_ln81_336" [./components.h:81]   --->   Operation 2561 'zext' 'zext_ln81_48' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2562 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_101 = add i16 %z_o_100, i16 %zext_ln81_48" [./components.h:81]   --->   Operation 2562 'add' 'z_o_101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2563 [1/1] (0.00ns)   --->   "%tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_101, i32 15" [./components.h:81]   --->   Operation 2563 'bitselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2564 [1/1] (0.00ns)   --->   "%tmp_389 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_96, i32 27, i32 31" [./components.h:81]   --->   Operation 2564 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2565 [1/1] (0.70ns)   --->   "%icmp_ln81_193 = icmp_eq  i5 %tmp_389, i5 31" [./components.h:81]   --->   Operation 2565 'icmp' 'icmp_ln81_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2566 [1/1] (0.00ns)   --->   "%tmp_390 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_96, i32 26, i32 31" [./components.h:81]   --->   Operation 2566 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2567 [1/1] (0.70ns)   --->   "%icmp_ln81_194 = icmp_eq  i6 %tmp_390, i6 63" [./components.h:81]   --->   Operation 2567 'icmp' 'icmp_ln81_194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2568 [1/1] (0.70ns)   --->   "%icmp_ln81_195 = icmp_eq  i6 %tmp_390, i6 0" [./components.h:81]   --->   Operation 2568 'icmp' 'icmp_ln81_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2569 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_49 = load i16 49" [./components.h:81]   --->   Operation 2569 'load' 'P_L1_W_0_load_49' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_51 : Operation 2570 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_50 = load i16 50" [./components.h:81]   --->   Operation 2570 'load' 'P_L1_W_0_load_50' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 52 <SV = 51> <Delay = 3.59>
ST_52 : Operation 2571 [1/2] (0.58ns)   --->   "%x_load_50 = load i7 %x_addr_50" [./components.h:81]   --->   Operation 2571 'load' 'x_load_50' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_52 : Operation 2572 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_50, i15 50" [./components.h:67]   --->   Operation 2572 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_52 : Operation 2573 [1/1] (0.00ns)   --->   "%x_addr_51 = getelementptr i15 %x, i64 0, i64 51" [./components.h:67]   --->   Operation 2573 'getelementptr' 'x_addr_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2574 [2/2] (0.58ns)   --->   "%x_load_51 = load i7 %x_addr_51" [./components.h:81]   --->   Operation 2574 'load' 'x_load_51' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_52 : Operation 2575 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_337)   --->   "%tmp_385 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 25" [./components.h:81]   --->   Operation 2575 'bitselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_337)   --->   "%xor_ln81_288 = xor i1 %tmp_387, i1 1" [./components.h:81]   --->   Operation 2576 'xor' 'xor_ln81_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2577 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_337 = and i1 %tmp_385, i1 %xor_ln81_288" [./components.h:81]   --->   Operation 2577 'and' 'and_ln81_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_293)   --->   "%tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_96, i32 26" [./components.h:81]   --->   Operation 2578 'bitselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2579 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_340)   --->   "%select_ln81_192 = select i1 %and_ln81_337, i1 %icmp_ln81_194, i1 %icmp_ln81_195" [./components.h:81]   --->   Operation 2579 'select' 'select_ln81_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_293)   --->   "%xor_ln81_289 = xor i1 %tmp_388, i1 1" [./components.h:81]   --->   Operation 2580 'xor' 'xor_ln81_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_293)   --->   "%and_ln81_338 = and i1 %icmp_ln81_193, i1 %xor_ln81_289" [./components.h:81]   --->   Operation 2581 'and' 'and_ln81_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_293)   --->   "%select_ln81_193 = select i1 %and_ln81_337, i1 %and_ln81_338, i1 %icmp_ln81_194" [./components.h:81]   --->   Operation 2582 'select' 'select_ln81_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_146)   --->   "%and_ln81_339 = and i1 %and_ln81_337, i1 %icmp_ln81_194" [./components.h:81]   --->   Operation 2583 'and' 'and_ln81_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_146)   --->   "%xor_ln81_290 = xor i1 %and_ln81_339, i1 1" [./components.h:81]   --->   Operation 2584 'xor' 'xor_ln81_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2585 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_146)   --->   "%empty_60 = and i1 %tmp_383, i1 %xor_ln81_290" [./components.h:81]   --->   Operation 2585 'and' 'empty_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_340)   --->   "%xor_ln81_291 = xor i1 %select_ln81_192, i1 1" [./components.h:81]   --->   Operation 2586 'xor' 'xor_ln81_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_340)   --->   "%or_ln81_145 = or i1 %tmp_387, i1 %xor_ln81_291" [./components.h:81]   --->   Operation 2587 'or' 'or_ln81_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_340)   --->   "%xor_ln81_292 = xor i1 %tmp_383, i1 1" [./components.h:81]   --->   Operation 2588 'xor' 'xor_ln81_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2589 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_340 = and i1 %or_ln81_145, i1 %xor_ln81_292" [./components.h:81]   --->   Operation 2589 'and' 'and_ln81_340' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_293)   --->   "%and_ln81_341 = and i1 %tmp_387, i1 %select_ln81_193" [./components.h:81]   --->   Operation 2590 'and' 'and_ln81_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2591 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_293 = xor i1 %and_ln81_341, i1 1" [./components.h:81]   --->   Operation 2591 'xor' 'xor_ln81_293' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_146)   --->   "%and_ln81_342 = and i1 %empty_60, i1 %xor_ln81_293" [./components.h:81]   --->   Operation 2592 'and' 'and_ln81_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2593 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_146 = or i1 %and_ln81_340, i1 %and_ln81_342" [./components.h:81]   --->   Operation 2593 'or' 'or_ln81_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln81_147 = sext i16 %P_L1_W_0_load_49" [./components.h:81]   --->   Operation 2594 'sext' 'sext_ln81_147' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2595 [1/1] (0.00ns)   --->   "%zext_ln81_177 = zext i15 %x_load_49" [./components.h:81]   --->   Operation 2595 'zext' 'zext_ln81_177' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2596 [1/1] (1.94ns)   --->   "%mul_ln81_49 = mul i31 %sext_ln81_147, i31 %zext_ln81_177" [./components.h:81]   --->   Operation 2596 'mul' 'mul_ln81_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2597 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_98)   --->   "%select_ln81_194 = select i1 %and_ln81_340, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2597 'select' 'select_ln81_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2598 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_98)   --->   "%select_ln81_195 = select i1 %or_ln81_146, i16 %select_ln81_194, i16 %z_o_101" [./components.h:81]   --->   Operation 2598 'select' 'select_ln81_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 2599 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_98)   --->   "%shl_ln81_48 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_195, i10 0" [./components.h:81]   --->   Operation 2599 'bitconcatenate' 'shl_ln81_48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2600 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_98)   --->   "%sext_ln81_148 = sext i26 %shl_ln81_48" [./components.h:81]   --->   Operation 2600 'sext' 'sext_ln81_148' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_98)   --->   "%sext_ln81_149 = sext i31 %mul_ln81_49" [./components.h:81]   --->   Operation 2601 'sext' 'sext_ln81_149' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2602 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_98 = add i32 %sext_ln81_148, i32 %sext_ln81_149" [./components.h:81]   --->   Operation 2602 'add' 'add_ln81_98' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2603 [1/1] (0.00ns)   --->   "%tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 31" [./components.h:81]   --->   Operation 2603 'bitselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node z_o_103)   --->   "%z_o_102 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_98, i32 10, i32 25" [./components.h:81]   --->   Operation 2604 'partselect' 'z_o_102' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node z_o_103)   --->   "%tmp_392 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_49, i32 9" [./components.h:81]   --->   Operation 2605 'bitselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2606 [1/1] (0.00ns)   --->   "%trunc_ln81_49 = trunc i31 %mul_ln81_49" [./components.h:81]   --->   Operation 2606 'trunc' 'trunc_ln81_49' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2607 [1/1] (0.71ns)   --->   "%icmp_ln81_196 = icmp_ne  i9 %trunc_ln81_49, i9 0" [./components.h:81]   --->   Operation 2607 'icmp' 'icmp_ln81_196' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node z_o_103)   --->   "%tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 10" [./components.h:81]   --->   Operation 2608 'bitselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node z_o_103)   --->   "%or_ln81_147 = or i1 %tmp_394, i1 %icmp_ln81_196" [./components.h:81]   --->   Operation 2609 'or' 'or_ln81_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2610 [1/1] (0.00ns) (grouped into LUT with out node z_o_103)   --->   "%and_ln81_343 = and i1 %or_ln81_147, i1 %tmp_392" [./components.h:81]   --->   Operation 2610 'and' 'and_ln81_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2611 [1/1] (0.00ns) (grouped into LUT with out node z_o_103)   --->   "%zext_ln81_49 = zext i1 %and_ln81_343" [./components.h:81]   --->   Operation 2611 'zext' 'zext_ln81_49' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2612 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_103 = add i16 %z_o_102, i16 %zext_ln81_49" [./components.h:81]   --->   Operation 2612 'add' 'z_o_103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2613 [1/1] (0.00ns)   --->   "%tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_103, i32 15" [./components.h:81]   --->   Operation 2613 'bitselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2614 [1/1] (0.00ns)   --->   "%tmp_397 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_98, i32 27, i32 31" [./components.h:81]   --->   Operation 2614 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2615 [1/1] (0.70ns)   --->   "%icmp_ln81_197 = icmp_eq  i5 %tmp_397, i5 31" [./components.h:81]   --->   Operation 2615 'icmp' 'icmp_ln81_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2616 [1/1] (0.00ns)   --->   "%tmp_398 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_98, i32 26, i32 31" [./components.h:81]   --->   Operation 2616 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2617 [1/1] (0.70ns)   --->   "%icmp_ln81_198 = icmp_eq  i6 %tmp_398, i6 63" [./components.h:81]   --->   Operation 2617 'icmp' 'icmp_ln81_198' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2618 [1/1] (0.70ns)   --->   "%icmp_ln81_199 = icmp_eq  i6 %tmp_398, i6 0" [./components.h:81]   --->   Operation 2618 'icmp' 'icmp_ln81_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2619 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_50 = load i16 50" [./components.h:81]   --->   Operation 2619 'load' 'P_L1_W_0_load_50' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_52 : Operation 2620 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_51 = load i16 51" [./components.h:81]   --->   Operation 2620 'load' 'P_L1_W_0_load_51' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 53 <SV = 52> <Delay = 3.59>
ST_53 : Operation 2621 [1/2] (0.58ns)   --->   "%x_load_51 = load i7 %x_addr_51" [./components.h:81]   --->   Operation 2621 'load' 'x_load_51' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_53 : Operation 2622 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_51, i15 51" [./components.h:67]   --->   Operation 2622 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_53 : Operation 2623 [1/1] (0.00ns)   --->   "%x_addr_52 = getelementptr i15 %x, i64 0, i64 52" [./components.h:67]   --->   Operation 2623 'getelementptr' 'x_addr_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2624 [2/2] (0.58ns)   --->   "%x_load_52 = load i7 %x_addr_52" [./components.h:81]   --->   Operation 2624 'load' 'x_load_52' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_53 : Operation 2625 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_344)   --->   "%tmp_393 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 25" [./components.h:81]   --->   Operation 2625 'bitselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_344)   --->   "%xor_ln81_294 = xor i1 %tmp_395, i1 1" [./components.h:81]   --->   Operation 2626 'xor' 'xor_ln81_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2627 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_344 = and i1 %tmp_393, i1 %xor_ln81_294" [./components.h:81]   --->   Operation 2627 'and' 'and_ln81_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_299)   --->   "%tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_98, i32 26" [./components.h:81]   --->   Operation 2628 'bitselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2629 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_347)   --->   "%select_ln81_196 = select i1 %and_ln81_344, i1 %icmp_ln81_198, i1 %icmp_ln81_199" [./components.h:81]   --->   Operation 2629 'select' 'select_ln81_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_299)   --->   "%xor_ln81_295 = xor i1 %tmp_396, i1 1" [./components.h:81]   --->   Operation 2630 'xor' 'xor_ln81_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_299)   --->   "%and_ln81_345 = and i1 %icmp_ln81_197, i1 %xor_ln81_295" [./components.h:81]   --->   Operation 2631 'and' 'and_ln81_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_299)   --->   "%select_ln81_197 = select i1 %and_ln81_344, i1 %and_ln81_345, i1 %icmp_ln81_198" [./components.h:81]   --->   Operation 2632 'select' 'select_ln81_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_149)   --->   "%and_ln81_346 = and i1 %and_ln81_344, i1 %icmp_ln81_198" [./components.h:81]   --->   Operation 2633 'and' 'and_ln81_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_149)   --->   "%xor_ln81_296 = xor i1 %and_ln81_346, i1 1" [./components.h:81]   --->   Operation 2634 'xor' 'xor_ln81_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2635 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_149)   --->   "%empty_61 = and i1 %tmp_391, i1 %xor_ln81_296" [./components.h:81]   --->   Operation 2635 'and' 'empty_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2636 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_347)   --->   "%xor_ln81_297 = xor i1 %select_ln81_196, i1 1" [./components.h:81]   --->   Operation 2636 'xor' 'xor_ln81_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_347)   --->   "%or_ln81_148 = or i1 %tmp_395, i1 %xor_ln81_297" [./components.h:81]   --->   Operation 2637 'or' 'or_ln81_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_347)   --->   "%xor_ln81_298 = xor i1 %tmp_391, i1 1" [./components.h:81]   --->   Operation 2638 'xor' 'xor_ln81_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_347 = and i1 %or_ln81_148, i1 %xor_ln81_298" [./components.h:81]   --->   Operation 2639 'and' 'and_ln81_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_299)   --->   "%and_ln81_348 = and i1 %tmp_395, i1 %select_ln81_197" [./components.h:81]   --->   Operation 2640 'and' 'and_ln81_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2641 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_299 = xor i1 %and_ln81_348, i1 1" [./components.h:81]   --->   Operation 2641 'xor' 'xor_ln81_299' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_149)   --->   "%and_ln81_349 = and i1 %empty_61, i1 %xor_ln81_299" [./components.h:81]   --->   Operation 2642 'and' 'and_ln81_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2643 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_149 = or i1 %and_ln81_347, i1 %and_ln81_349" [./components.h:81]   --->   Operation 2643 'or' 'or_ln81_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln81_150 = sext i16 %P_L1_W_0_load_50" [./components.h:81]   --->   Operation 2644 'sext' 'sext_ln81_150' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2645 [1/1] (0.00ns)   --->   "%zext_ln81_178 = zext i15 %x_load_50" [./components.h:81]   --->   Operation 2645 'zext' 'zext_ln81_178' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2646 [1/1] (1.94ns)   --->   "%mul_ln81_50 = mul i31 %sext_ln81_150, i31 %zext_ln81_178" [./components.h:81]   --->   Operation 2646 'mul' 'mul_ln81_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2647 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_100)   --->   "%select_ln81_198 = select i1 %and_ln81_347, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2647 'select' 'select_ln81_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_100)   --->   "%select_ln81_199 = select i1 %or_ln81_149, i16 %select_ln81_198, i16 %z_o_103" [./components.h:81]   --->   Operation 2648 'select' 'select_ln81_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_100)   --->   "%shl_ln81_49 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_199, i10 0" [./components.h:81]   --->   Operation 2649 'bitconcatenate' 'shl_ln81_49' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_100)   --->   "%sext_ln81_151 = sext i26 %shl_ln81_49" [./components.h:81]   --->   Operation 2650 'sext' 'sext_ln81_151' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_100)   --->   "%sext_ln81_152 = sext i31 %mul_ln81_50" [./components.h:81]   --->   Operation 2651 'sext' 'sext_ln81_152' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2652 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_100 = add i32 %sext_ln81_151, i32 %sext_ln81_152" [./components.h:81]   --->   Operation 2652 'add' 'add_ln81_100' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2653 [1/1] (0.00ns)   --->   "%tmp_399 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 31" [./components.h:81]   --->   Operation 2653 'bitselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node z_o_105)   --->   "%z_o_104 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_100, i32 10, i32 25" [./components.h:81]   --->   Operation 2654 'partselect' 'z_o_104' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node z_o_105)   --->   "%tmp_400 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_50, i32 9" [./components.h:81]   --->   Operation 2655 'bitselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2656 [1/1] (0.00ns)   --->   "%trunc_ln81_50 = trunc i31 %mul_ln81_50" [./components.h:81]   --->   Operation 2656 'trunc' 'trunc_ln81_50' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2657 [1/1] (0.71ns)   --->   "%icmp_ln81_200 = icmp_ne  i9 %trunc_ln81_50, i9 0" [./components.h:81]   --->   Operation 2657 'icmp' 'icmp_ln81_200' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node z_o_105)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 10" [./components.h:81]   --->   Operation 2658 'bitselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node z_o_105)   --->   "%or_ln81_150 = or i1 %tmp_402, i1 %icmp_ln81_200" [./components.h:81]   --->   Operation 2659 'or' 'or_ln81_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node z_o_105)   --->   "%and_ln81_350 = and i1 %or_ln81_150, i1 %tmp_400" [./components.h:81]   --->   Operation 2660 'and' 'and_ln81_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node z_o_105)   --->   "%zext_ln81_50 = zext i1 %and_ln81_350" [./components.h:81]   --->   Operation 2661 'zext' 'zext_ln81_50' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2662 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_105 = add i16 %z_o_104, i16 %zext_ln81_50" [./components.h:81]   --->   Operation 2662 'add' 'z_o_105' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2663 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_105, i32 15" [./components.h:81]   --->   Operation 2663 'bitselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2664 [1/1] (0.00ns)   --->   "%tmp_405 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_100, i32 27, i32 31" [./components.h:81]   --->   Operation 2664 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2665 [1/1] (0.70ns)   --->   "%icmp_ln81_201 = icmp_eq  i5 %tmp_405, i5 31" [./components.h:81]   --->   Operation 2665 'icmp' 'icmp_ln81_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_406 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_100, i32 26, i32 31" [./components.h:81]   --->   Operation 2666 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2667 [1/1] (0.70ns)   --->   "%icmp_ln81_202 = icmp_eq  i6 %tmp_406, i6 63" [./components.h:81]   --->   Operation 2667 'icmp' 'icmp_ln81_202' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2668 [1/1] (0.70ns)   --->   "%icmp_ln81_203 = icmp_eq  i6 %tmp_406, i6 0" [./components.h:81]   --->   Operation 2668 'icmp' 'icmp_ln81_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2669 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_51 = load i16 51" [./components.h:81]   --->   Operation 2669 'load' 'P_L1_W_0_load_51' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_53 : Operation 2670 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_52 = load i16 52" [./components.h:81]   --->   Operation 2670 'load' 'P_L1_W_0_load_52' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 54 <SV = 53> <Delay = 3.59>
ST_54 : Operation 2671 [1/2] (0.58ns)   --->   "%x_load_52 = load i7 %x_addr_52" [./components.h:81]   --->   Operation 2671 'load' 'x_load_52' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_54 : Operation 2672 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_52, i15 52" [./components.h:67]   --->   Operation 2672 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_54 : Operation 2673 [1/1] (0.00ns)   --->   "%x_addr_53 = getelementptr i15 %x, i64 0, i64 53" [./components.h:67]   --->   Operation 2673 'getelementptr' 'x_addr_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2674 [2/2] (0.58ns)   --->   "%x_load_53 = load i7 %x_addr_53" [./components.h:81]   --->   Operation 2674 'load' 'x_load_53' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_54 : Operation 2675 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_351)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 25" [./components.h:81]   --->   Operation 2675 'bitselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_351)   --->   "%xor_ln81_300 = xor i1 %tmp_403, i1 1" [./components.h:81]   --->   Operation 2676 'xor' 'xor_ln81_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_351 = and i1 %tmp_401, i1 %xor_ln81_300" [./components.h:81]   --->   Operation 2677 'and' 'and_ln81_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_305)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_100, i32 26" [./components.h:81]   --->   Operation 2678 'bitselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_354)   --->   "%select_ln81_200 = select i1 %and_ln81_351, i1 %icmp_ln81_202, i1 %icmp_ln81_203" [./components.h:81]   --->   Operation 2679 'select' 'select_ln81_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_305)   --->   "%xor_ln81_301 = xor i1 %tmp_404, i1 1" [./components.h:81]   --->   Operation 2680 'xor' 'xor_ln81_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_305)   --->   "%and_ln81_352 = and i1 %icmp_ln81_201, i1 %xor_ln81_301" [./components.h:81]   --->   Operation 2681 'and' 'and_ln81_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_305)   --->   "%select_ln81_201 = select i1 %and_ln81_351, i1 %and_ln81_352, i1 %icmp_ln81_202" [./components.h:81]   --->   Operation 2682 'select' 'select_ln81_201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2683 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_152)   --->   "%and_ln81_353 = and i1 %and_ln81_351, i1 %icmp_ln81_202" [./components.h:81]   --->   Operation 2683 'and' 'and_ln81_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_152)   --->   "%xor_ln81_302 = xor i1 %and_ln81_353, i1 1" [./components.h:81]   --->   Operation 2684 'xor' 'xor_ln81_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_152)   --->   "%empty_62 = and i1 %tmp_399, i1 %xor_ln81_302" [./components.h:81]   --->   Operation 2685 'and' 'empty_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2686 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_354)   --->   "%xor_ln81_303 = xor i1 %select_ln81_200, i1 1" [./components.h:81]   --->   Operation 2686 'xor' 'xor_ln81_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2687 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_354)   --->   "%or_ln81_151 = or i1 %tmp_403, i1 %xor_ln81_303" [./components.h:81]   --->   Operation 2687 'or' 'or_ln81_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2688 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_354)   --->   "%xor_ln81_304 = xor i1 %tmp_399, i1 1" [./components.h:81]   --->   Operation 2688 'xor' 'xor_ln81_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_354 = and i1 %or_ln81_151, i1 %xor_ln81_304" [./components.h:81]   --->   Operation 2689 'and' 'and_ln81_354' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_305)   --->   "%and_ln81_355 = and i1 %tmp_403, i1 %select_ln81_201" [./components.h:81]   --->   Operation 2690 'and' 'and_ln81_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2691 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_305 = xor i1 %and_ln81_355, i1 1" [./components.h:81]   --->   Operation 2691 'xor' 'xor_ln81_305' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_152)   --->   "%and_ln81_356 = and i1 %empty_62, i1 %xor_ln81_305" [./components.h:81]   --->   Operation 2692 'and' 'and_ln81_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2693 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_152 = or i1 %and_ln81_354, i1 %and_ln81_356" [./components.h:81]   --->   Operation 2693 'or' 'or_ln81_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln81_153 = sext i16 %P_L1_W_0_load_51" [./components.h:81]   --->   Operation 2694 'sext' 'sext_ln81_153' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2695 [1/1] (0.00ns)   --->   "%zext_ln81_179 = zext i15 %x_load_51" [./components.h:81]   --->   Operation 2695 'zext' 'zext_ln81_179' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2696 [1/1] (1.94ns)   --->   "%mul_ln81_51 = mul i31 %sext_ln81_153, i31 %zext_ln81_179" [./components.h:81]   --->   Operation 2696 'mul' 'mul_ln81_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_102)   --->   "%select_ln81_202 = select i1 %and_ln81_354, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2697 'select' 'select_ln81_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_102)   --->   "%select_ln81_203 = select i1 %or_ln81_152, i16 %select_ln81_202, i16 %z_o_105" [./components.h:81]   --->   Operation 2698 'select' 'select_ln81_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 2699 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_102)   --->   "%shl_ln81_50 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_203, i10 0" [./components.h:81]   --->   Operation 2699 'bitconcatenate' 'shl_ln81_50' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2700 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_102)   --->   "%sext_ln81_154 = sext i26 %shl_ln81_50" [./components.h:81]   --->   Operation 2700 'sext' 'sext_ln81_154' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2701 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_102)   --->   "%sext_ln81_155 = sext i31 %mul_ln81_51" [./components.h:81]   --->   Operation 2701 'sext' 'sext_ln81_155' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2702 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_102 = add i32 %sext_ln81_154, i32 %sext_ln81_155" [./components.h:81]   --->   Operation 2702 'add' 'add_ln81_102' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2703 [1/1] (0.00ns)   --->   "%tmp_407 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 31" [./components.h:81]   --->   Operation 2703 'bitselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2704 [1/1] (0.00ns) (grouped into LUT with out node z_o_107)   --->   "%z_o_106 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_102, i32 10, i32 25" [./components.h:81]   --->   Operation 2704 'partselect' 'z_o_106' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2705 [1/1] (0.00ns) (grouped into LUT with out node z_o_107)   --->   "%tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_51, i32 9" [./components.h:81]   --->   Operation 2705 'bitselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln81_51 = trunc i31 %mul_ln81_51" [./components.h:81]   --->   Operation 2706 'trunc' 'trunc_ln81_51' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2707 [1/1] (0.71ns)   --->   "%icmp_ln81_204 = icmp_ne  i9 %trunc_ln81_51, i9 0" [./components.h:81]   --->   Operation 2707 'icmp' 'icmp_ln81_204' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node z_o_107)   --->   "%tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 10" [./components.h:81]   --->   Operation 2708 'bitselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2709 [1/1] (0.00ns) (grouped into LUT with out node z_o_107)   --->   "%or_ln81_153 = or i1 %tmp_410, i1 %icmp_ln81_204" [./components.h:81]   --->   Operation 2709 'or' 'or_ln81_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2710 [1/1] (0.00ns) (grouped into LUT with out node z_o_107)   --->   "%and_ln81_357 = and i1 %or_ln81_153, i1 %tmp_408" [./components.h:81]   --->   Operation 2710 'and' 'and_ln81_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2711 [1/1] (0.00ns) (grouped into LUT with out node z_o_107)   --->   "%zext_ln81_51 = zext i1 %and_ln81_357" [./components.h:81]   --->   Operation 2711 'zext' 'zext_ln81_51' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2712 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_107 = add i16 %z_o_106, i16 %zext_ln81_51" [./components.h:81]   --->   Operation 2712 'add' 'z_o_107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2713 [1/1] (0.00ns)   --->   "%tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_107, i32 15" [./components.h:81]   --->   Operation 2713 'bitselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2714 [1/1] (0.00ns)   --->   "%tmp_413 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_102, i32 27, i32 31" [./components.h:81]   --->   Operation 2714 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2715 [1/1] (0.70ns)   --->   "%icmp_ln81_205 = icmp_eq  i5 %tmp_413, i5 31" [./components.h:81]   --->   Operation 2715 'icmp' 'icmp_ln81_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2716 [1/1] (0.00ns)   --->   "%tmp_414 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_102, i32 26, i32 31" [./components.h:81]   --->   Operation 2716 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2717 [1/1] (0.70ns)   --->   "%icmp_ln81_206 = icmp_eq  i6 %tmp_414, i6 63" [./components.h:81]   --->   Operation 2717 'icmp' 'icmp_ln81_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2718 [1/1] (0.70ns)   --->   "%icmp_ln81_207 = icmp_eq  i6 %tmp_414, i6 0" [./components.h:81]   --->   Operation 2718 'icmp' 'icmp_ln81_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2719 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_52 = load i16 52" [./components.h:81]   --->   Operation 2719 'load' 'P_L1_W_0_load_52' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_54 : Operation 2720 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_53 = load i16 53" [./components.h:81]   --->   Operation 2720 'load' 'P_L1_W_0_load_53' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 55 <SV = 54> <Delay = 3.59>
ST_55 : Operation 2721 [1/2] (0.58ns)   --->   "%x_load_53 = load i7 %x_addr_53" [./components.h:81]   --->   Operation 2721 'load' 'x_load_53' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_55 : Operation 2722 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_53, i15 53" [./components.h:67]   --->   Operation 2722 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_55 : Operation 2723 [1/1] (0.00ns)   --->   "%x_addr_54 = getelementptr i15 %x, i64 0, i64 54" [./components.h:67]   --->   Operation 2723 'getelementptr' 'x_addr_54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2724 [2/2] (0.58ns)   --->   "%x_load_54 = load i7 %x_addr_54" [./components.h:81]   --->   Operation 2724 'load' 'x_load_54' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_55 : Operation 2725 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_358)   --->   "%tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 25" [./components.h:81]   --->   Operation 2725 'bitselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2726 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_358)   --->   "%xor_ln81_306 = xor i1 %tmp_411, i1 1" [./components.h:81]   --->   Operation 2726 'xor' 'xor_ln81_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_358 = and i1 %tmp_409, i1 %xor_ln81_306" [./components.h:81]   --->   Operation 2727 'and' 'and_ln81_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_311)   --->   "%tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_102, i32 26" [./components.h:81]   --->   Operation 2728 'bitselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_361)   --->   "%select_ln81_204 = select i1 %and_ln81_358, i1 %icmp_ln81_206, i1 %icmp_ln81_207" [./components.h:81]   --->   Operation 2729 'select' 'select_ln81_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_311)   --->   "%xor_ln81_307 = xor i1 %tmp_412, i1 1" [./components.h:81]   --->   Operation 2730 'xor' 'xor_ln81_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_311)   --->   "%and_ln81_359 = and i1 %icmp_ln81_205, i1 %xor_ln81_307" [./components.h:81]   --->   Operation 2731 'and' 'and_ln81_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_311)   --->   "%select_ln81_205 = select i1 %and_ln81_358, i1 %and_ln81_359, i1 %icmp_ln81_206" [./components.h:81]   --->   Operation 2732 'select' 'select_ln81_205' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_155)   --->   "%and_ln81_360 = and i1 %and_ln81_358, i1 %icmp_ln81_206" [./components.h:81]   --->   Operation 2733 'and' 'and_ln81_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2734 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_155)   --->   "%xor_ln81_308 = xor i1 %and_ln81_360, i1 1" [./components.h:81]   --->   Operation 2734 'xor' 'xor_ln81_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_155)   --->   "%empty_63 = and i1 %tmp_407, i1 %xor_ln81_308" [./components.h:81]   --->   Operation 2735 'and' 'empty_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2736 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_361)   --->   "%xor_ln81_309 = xor i1 %select_ln81_204, i1 1" [./components.h:81]   --->   Operation 2736 'xor' 'xor_ln81_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_361)   --->   "%or_ln81_154 = or i1 %tmp_411, i1 %xor_ln81_309" [./components.h:81]   --->   Operation 2737 'or' 'or_ln81_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2738 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_361)   --->   "%xor_ln81_310 = xor i1 %tmp_407, i1 1" [./components.h:81]   --->   Operation 2738 'xor' 'xor_ln81_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_361 = and i1 %or_ln81_154, i1 %xor_ln81_310" [./components.h:81]   --->   Operation 2739 'and' 'and_ln81_361' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_311)   --->   "%and_ln81_362 = and i1 %tmp_411, i1 %select_ln81_205" [./components.h:81]   --->   Operation 2740 'and' 'and_ln81_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2741 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_311 = xor i1 %and_ln81_362, i1 1" [./components.h:81]   --->   Operation 2741 'xor' 'xor_ln81_311' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_155)   --->   "%and_ln81_363 = and i1 %empty_63, i1 %xor_ln81_311" [./components.h:81]   --->   Operation 2742 'and' 'and_ln81_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_155 = or i1 %and_ln81_361, i1 %and_ln81_363" [./components.h:81]   --->   Operation 2743 'or' 'or_ln81_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln81_156 = sext i16 %P_L1_W_0_load_52" [./components.h:81]   --->   Operation 2744 'sext' 'sext_ln81_156' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2745 [1/1] (0.00ns)   --->   "%zext_ln81_180 = zext i15 %x_load_52" [./components.h:81]   --->   Operation 2745 'zext' 'zext_ln81_180' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2746 [1/1] (1.94ns)   --->   "%mul_ln81_52 = mul i31 %sext_ln81_156, i31 %zext_ln81_180" [./components.h:81]   --->   Operation 2746 'mul' 'mul_ln81_52' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_104)   --->   "%select_ln81_206 = select i1 %and_ln81_361, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2747 'select' 'select_ln81_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2748 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_104)   --->   "%select_ln81_207 = select i1 %or_ln81_155, i16 %select_ln81_206, i16 %z_o_107" [./components.h:81]   --->   Operation 2748 'select' 'select_ln81_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 2749 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_104)   --->   "%shl_ln81_51 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_207, i10 0" [./components.h:81]   --->   Operation 2749 'bitconcatenate' 'shl_ln81_51' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2750 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_104)   --->   "%sext_ln81_157 = sext i26 %shl_ln81_51" [./components.h:81]   --->   Operation 2750 'sext' 'sext_ln81_157' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_104)   --->   "%sext_ln81_158 = sext i31 %mul_ln81_52" [./components.h:81]   --->   Operation 2751 'sext' 'sext_ln81_158' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2752 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_104 = add i32 %sext_ln81_157, i32 %sext_ln81_158" [./components.h:81]   --->   Operation 2752 'add' 'add_ln81_104' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2753 [1/1] (0.00ns)   --->   "%tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 31" [./components.h:81]   --->   Operation 2753 'bitselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2754 [1/1] (0.00ns) (grouped into LUT with out node z_o_109)   --->   "%z_o_108 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_104, i32 10, i32 25" [./components.h:81]   --->   Operation 2754 'partselect' 'z_o_108' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2755 [1/1] (0.00ns) (grouped into LUT with out node z_o_109)   --->   "%tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_52, i32 9" [./components.h:81]   --->   Operation 2755 'bitselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2756 [1/1] (0.00ns)   --->   "%trunc_ln81_52 = trunc i31 %mul_ln81_52" [./components.h:81]   --->   Operation 2756 'trunc' 'trunc_ln81_52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2757 [1/1] (0.71ns)   --->   "%icmp_ln81_208 = icmp_ne  i9 %trunc_ln81_52, i9 0" [./components.h:81]   --->   Operation 2757 'icmp' 'icmp_ln81_208' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2758 [1/1] (0.00ns) (grouped into LUT with out node z_o_109)   --->   "%tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 10" [./components.h:81]   --->   Operation 2758 'bitselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2759 [1/1] (0.00ns) (grouped into LUT with out node z_o_109)   --->   "%or_ln81_156 = or i1 %tmp_418, i1 %icmp_ln81_208" [./components.h:81]   --->   Operation 2759 'or' 'or_ln81_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node z_o_109)   --->   "%and_ln81_364 = and i1 %or_ln81_156, i1 %tmp_416" [./components.h:81]   --->   Operation 2760 'and' 'and_ln81_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2761 [1/1] (0.00ns) (grouped into LUT with out node z_o_109)   --->   "%zext_ln81_52 = zext i1 %and_ln81_364" [./components.h:81]   --->   Operation 2761 'zext' 'zext_ln81_52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2762 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_109 = add i16 %z_o_108, i16 %zext_ln81_52" [./components.h:81]   --->   Operation 2762 'add' 'z_o_109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2763 [1/1] (0.00ns)   --->   "%tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_109, i32 15" [./components.h:81]   --->   Operation 2763 'bitselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2764 [1/1] (0.00ns)   --->   "%tmp_421 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_104, i32 27, i32 31" [./components.h:81]   --->   Operation 2764 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2765 [1/1] (0.70ns)   --->   "%icmp_ln81_209 = icmp_eq  i5 %tmp_421, i5 31" [./components.h:81]   --->   Operation 2765 'icmp' 'icmp_ln81_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2766 [1/1] (0.00ns)   --->   "%tmp_422 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_104, i32 26, i32 31" [./components.h:81]   --->   Operation 2766 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2767 [1/1] (0.70ns)   --->   "%icmp_ln81_210 = icmp_eq  i6 %tmp_422, i6 63" [./components.h:81]   --->   Operation 2767 'icmp' 'icmp_ln81_210' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2768 [1/1] (0.70ns)   --->   "%icmp_ln81_211 = icmp_eq  i6 %tmp_422, i6 0" [./components.h:81]   --->   Operation 2768 'icmp' 'icmp_ln81_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2769 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_53 = load i16 53" [./components.h:81]   --->   Operation 2769 'load' 'P_L1_W_0_load_53' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_55 : Operation 2770 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_54 = load i16 54" [./components.h:81]   --->   Operation 2770 'load' 'P_L1_W_0_load_54' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 56 <SV = 55> <Delay = 3.59>
ST_56 : Operation 2771 [1/2] (0.58ns)   --->   "%x_load_54 = load i7 %x_addr_54" [./components.h:81]   --->   Operation 2771 'load' 'x_load_54' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_56 : Operation 2772 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_54, i15 54" [./components.h:67]   --->   Operation 2772 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_56 : Operation 2773 [1/1] (0.00ns)   --->   "%x_addr_55 = getelementptr i15 %x, i64 0, i64 55" [./components.h:67]   --->   Operation 2773 'getelementptr' 'x_addr_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2774 [2/2] (0.58ns)   --->   "%x_load_55 = load i7 %x_addr_55" [./components.h:81]   --->   Operation 2774 'load' 'x_load_55' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_56 : Operation 2775 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_365)   --->   "%tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 25" [./components.h:81]   --->   Operation 2775 'bitselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2776 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_365)   --->   "%xor_ln81_312 = xor i1 %tmp_419, i1 1" [./components.h:81]   --->   Operation 2776 'xor' 'xor_ln81_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2777 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_365 = and i1 %tmp_417, i1 %xor_ln81_312" [./components.h:81]   --->   Operation 2777 'and' 'and_ln81_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_317)   --->   "%tmp_420 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_104, i32 26" [./components.h:81]   --->   Operation 2778 'bitselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_368)   --->   "%select_ln81_208 = select i1 %and_ln81_365, i1 %icmp_ln81_210, i1 %icmp_ln81_211" [./components.h:81]   --->   Operation 2779 'select' 'select_ln81_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_317)   --->   "%xor_ln81_313 = xor i1 %tmp_420, i1 1" [./components.h:81]   --->   Operation 2780 'xor' 'xor_ln81_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_317)   --->   "%and_ln81_366 = and i1 %icmp_ln81_209, i1 %xor_ln81_313" [./components.h:81]   --->   Operation 2781 'and' 'and_ln81_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_317)   --->   "%select_ln81_209 = select i1 %and_ln81_365, i1 %and_ln81_366, i1 %icmp_ln81_210" [./components.h:81]   --->   Operation 2782 'select' 'select_ln81_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2783 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_158)   --->   "%and_ln81_367 = and i1 %and_ln81_365, i1 %icmp_ln81_210" [./components.h:81]   --->   Operation 2783 'and' 'and_ln81_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_158)   --->   "%xor_ln81_314 = xor i1 %and_ln81_367, i1 1" [./components.h:81]   --->   Operation 2784 'xor' 'xor_ln81_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2785 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_158)   --->   "%empty_64 = and i1 %tmp_415, i1 %xor_ln81_314" [./components.h:81]   --->   Operation 2785 'and' 'empty_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2786 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_368)   --->   "%xor_ln81_315 = xor i1 %select_ln81_208, i1 1" [./components.h:81]   --->   Operation 2786 'xor' 'xor_ln81_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2787 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_368)   --->   "%or_ln81_157 = or i1 %tmp_419, i1 %xor_ln81_315" [./components.h:81]   --->   Operation 2787 'or' 'or_ln81_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2788 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_368)   --->   "%xor_ln81_316 = xor i1 %tmp_415, i1 1" [./components.h:81]   --->   Operation 2788 'xor' 'xor_ln81_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_368 = and i1 %or_ln81_157, i1 %xor_ln81_316" [./components.h:81]   --->   Operation 2789 'and' 'and_ln81_368' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_317)   --->   "%and_ln81_369 = and i1 %tmp_419, i1 %select_ln81_209" [./components.h:81]   --->   Operation 2790 'and' 'and_ln81_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2791 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_317 = xor i1 %and_ln81_369, i1 1" [./components.h:81]   --->   Operation 2791 'xor' 'xor_ln81_317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2792 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_158)   --->   "%and_ln81_370 = and i1 %empty_64, i1 %xor_ln81_317" [./components.h:81]   --->   Operation 2792 'and' 'and_ln81_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_158 = or i1 %and_ln81_368, i1 %and_ln81_370" [./components.h:81]   --->   Operation 2793 'or' 'or_ln81_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln81_159 = sext i16 %P_L1_W_0_load_53" [./components.h:81]   --->   Operation 2794 'sext' 'sext_ln81_159' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2795 [1/1] (0.00ns)   --->   "%zext_ln81_181 = zext i15 %x_load_53" [./components.h:81]   --->   Operation 2795 'zext' 'zext_ln81_181' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2796 [1/1] (1.94ns)   --->   "%mul_ln81_53 = mul i31 %sext_ln81_159, i31 %zext_ln81_181" [./components.h:81]   --->   Operation 2796 'mul' 'mul_ln81_53' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2797 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_106)   --->   "%select_ln81_210 = select i1 %and_ln81_368, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2797 'select' 'select_ln81_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2798 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_106)   --->   "%select_ln81_211 = select i1 %or_ln81_158, i16 %select_ln81_210, i16 %z_o_109" [./components.h:81]   --->   Operation 2798 'select' 'select_ln81_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_106)   --->   "%shl_ln81_52 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_211, i10 0" [./components.h:81]   --->   Operation 2799 'bitconcatenate' 'shl_ln81_52' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2800 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_106)   --->   "%sext_ln81_160 = sext i26 %shl_ln81_52" [./components.h:81]   --->   Operation 2800 'sext' 'sext_ln81_160' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2801 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_106)   --->   "%sext_ln81_161 = sext i31 %mul_ln81_53" [./components.h:81]   --->   Operation 2801 'sext' 'sext_ln81_161' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2802 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_106 = add i32 %sext_ln81_160, i32 %sext_ln81_161" [./components.h:81]   --->   Operation 2802 'add' 'add_ln81_106' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2803 [1/1] (0.00ns)   --->   "%tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 31" [./components.h:81]   --->   Operation 2803 'bitselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node z_o_111)   --->   "%z_o_110 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_106, i32 10, i32 25" [./components.h:81]   --->   Operation 2804 'partselect' 'z_o_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2805 [1/1] (0.00ns) (grouped into LUT with out node z_o_111)   --->   "%tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_53, i32 9" [./components.h:81]   --->   Operation 2805 'bitselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2806 [1/1] (0.00ns)   --->   "%trunc_ln81_53 = trunc i31 %mul_ln81_53" [./components.h:81]   --->   Operation 2806 'trunc' 'trunc_ln81_53' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2807 [1/1] (0.71ns)   --->   "%icmp_ln81_212 = icmp_ne  i9 %trunc_ln81_53, i9 0" [./components.h:81]   --->   Operation 2807 'icmp' 'icmp_ln81_212' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2808 [1/1] (0.00ns) (grouped into LUT with out node z_o_111)   --->   "%tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 10" [./components.h:81]   --->   Operation 2808 'bitselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node z_o_111)   --->   "%or_ln81_159 = or i1 %tmp_426, i1 %icmp_ln81_212" [./components.h:81]   --->   Operation 2809 'or' 'or_ln81_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2810 [1/1] (0.00ns) (grouped into LUT with out node z_o_111)   --->   "%and_ln81_371 = and i1 %or_ln81_159, i1 %tmp_424" [./components.h:81]   --->   Operation 2810 'and' 'and_ln81_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2811 [1/1] (0.00ns) (grouped into LUT with out node z_o_111)   --->   "%zext_ln81_53 = zext i1 %and_ln81_371" [./components.h:81]   --->   Operation 2811 'zext' 'zext_ln81_53' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2812 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_111 = add i16 %z_o_110, i16 %zext_ln81_53" [./components.h:81]   --->   Operation 2812 'add' 'z_o_111' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2813 [1/1] (0.00ns)   --->   "%tmp_427 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_111, i32 15" [./components.h:81]   --->   Operation 2813 'bitselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2814 [1/1] (0.00ns)   --->   "%tmp_429 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_106, i32 27, i32 31" [./components.h:81]   --->   Operation 2814 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2815 [1/1] (0.70ns)   --->   "%icmp_ln81_213 = icmp_eq  i5 %tmp_429, i5 31" [./components.h:81]   --->   Operation 2815 'icmp' 'icmp_ln81_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2816 [1/1] (0.00ns)   --->   "%tmp_430 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_106, i32 26, i32 31" [./components.h:81]   --->   Operation 2816 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2817 [1/1] (0.70ns)   --->   "%icmp_ln81_214 = icmp_eq  i6 %tmp_430, i6 63" [./components.h:81]   --->   Operation 2817 'icmp' 'icmp_ln81_214' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2818 [1/1] (0.70ns)   --->   "%icmp_ln81_215 = icmp_eq  i6 %tmp_430, i6 0" [./components.h:81]   --->   Operation 2818 'icmp' 'icmp_ln81_215' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2819 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_54 = load i16 54" [./components.h:81]   --->   Operation 2819 'load' 'P_L1_W_0_load_54' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_56 : Operation 2820 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_55 = load i16 55" [./components.h:81]   --->   Operation 2820 'load' 'P_L1_W_0_load_55' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 57 <SV = 56> <Delay = 3.59>
ST_57 : Operation 2821 [1/2] (0.58ns)   --->   "%x_load_55 = load i7 %x_addr_55" [./components.h:81]   --->   Operation 2821 'load' 'x_load_55' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_57 : Operation 2822 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_55, i15 55" [./components.h:67]   --->   Operation 2822 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_57 : Operation 2823 [1/1] (0.00ns)   --->   "%x_addr_56 = getelementptr i15 %x, i64 0, i64 56" [./components.h:67]   --->   Operation 2823 'getelementptr' 'x_addr_56' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2824 [2/2] (0.58ns)   --->   "%x_load_56 = load i7 %x_addr_56" [./components.h:81]   --->   Operation 2824 'load' 'x_load_56' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_57 : Operation 2825 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_372)   --->   "%tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 25" [./components.h:81]   --->   Operation 2825 'bitselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2826 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_372)   --->   "%xor_ln81_318 = xor i1 %tmp_427, i1 1" [./components.h:81]   --->   Operation 2826 'xor' 'xor_ln81_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_372 = and i1 %tmp_425, i1 %xor_ln81_318" [./components.h:81]   --->   Operation 2827 'and' 'and_ln81_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_323)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_106, i32 26" [./components.h:81]   --->   Operation 2828 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_375)   --->   "%select_ln81_212 = select i1 %and_ln81_372, i1 %icmp_ln81_214, i1 %icmp_ln81_215" [./components.h:81]   --->   Operation 2829 'select' 'select_ln81_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_323)   --->   "%xor_ln81_319 = xor i1 %tmp_428, i1 1" [./components.h:81]   --->   Operation 2830 'xor' 'xor_ln81_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_323)   --->   "%and_ln81_373 = and i1 %icmp_ln81_213, i1 %xor_ln81_319" [./components.h:81]   --->   Operation 2831 'and' 'and_ln81_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_323)   --->   "%select_ln81_213 = select i1 %and_ln81_372, i1 %and_ln81_373, i1 %icmp_ln81_214" [./components.h:81]   --->   Operation 2832 'select' 'select_ln81_213' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2833 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_161)   --->   "%and_ln81_374 = and i1 %and_ln81_372, i1 %icmp_ln81_214" [./components.h:81]   --->   Operation 2833 'and' 'and_ln81_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_161)   --->   "%xor_ln81_320 = xor i1 %and_ln81_374, i1 1" [./components.h:81]   --->   Operation 2834 'xor' 'xor_ln81_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2835 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_161)   --->   "%empty_65 = and i1 %tmp_423, i1 %xor_ln81_320" [./components.h:81]   --->   Operation 2835 'and' 'empty_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2836 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_375)   --->   "%xor_ln81_321 = xor i1 %select_ln81_212, i1 1" [./components.h:81]   --->   Operation 2836 'xor' 'xor_ln81_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2837 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_375)   --->   "%or_ln81_160 = or i1 %tmp_427, i1 %xor_ln81_321" [./components.h:81]   --->   Operation 2837 'or' 'or_ln81_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2838 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_375)   --->   "%xor_ln81_322 = xor i1 %tmp_423, i1 1" [./components.h:81]   --->   Operation 2838 'xor' 'xor_ln81_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_375 = and i1 %or_ln81_160, i1 %xor_ln81_322" [./components.h:81]   --->   Operation 2839 'and' 'and_ln81_375' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_323)   --->   "%and_ln81_376 = and i1 %tmp_427, i1 %select_ln81_213" [./components.h:81]   --->   Operation 2840 'and' 'and_ln81_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2841 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_323 = xor i1 %and_ln81_376, i1 1" [./components.h:81]   --->   Operation 2841 'xor' 'xor_ln81_323' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2842 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_161)   --->   "%and_ln81_377 = and i1 %empty_65, i1 %xor_ln81_323" [./components.h:81]   --->   Operation 2842 'and' 'and_ln81_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_161 = or i1 %and_ln81_375, i1 %and_ln81_377" [./components.h:81]   --->   Operation 2843 'or' 'or_ln81_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln81_162 = sext i16 %P_L1_W_0_load_54" [./components.h:81]   --->   Operation 2844 'sext' 'sext_ln81_162' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2845 [1/1] (0.00ns)   --->   "%zext_ln81_182 = zext i15 %x_load_54" [./components.h:81]   --->   Operation 2845 'zext' 'zext_ln81_182' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2846 [1/1] (1.94ns)   --->   "%mul_ln81_54 = mul i31 %sext_ln81_162, i31 %zext_ln81_182" [./components.h:81]   --->   Operation 2846 'mul' 'mul_ln81_54' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2847 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_108)   --->   "%select_ln81_214 = select i1 %and_ln81_375, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2847 'select' 'select_ln81_214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2848 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_108)   --->   "%select_ln81_215 = select i1 %or_ln81_161, i16 %select_ln81_214, i16 %z_o_111" [./components.h:81]   --->   Operation 2848 'select' 'select_ln81_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_108)   --->   "%shl_ln81_53 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_215, i10 0" [./components.h:81]   --->   Operation 2849 'bitconcatenate' 'shl_ln81_53' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2850 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_108)   --->   "%sext_ln81_163 = sext i26 %shl_ln81_53" [./components.h:81]   --->   Operation 2850 'sext' 'sext_ln81_163' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_108)   --->   "%sext_ln81_164 = sext i31 %mul_ln81_54" [./components.h:81]   --->   Operation 2851 'sext' 'sext_ln81_164' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2852 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_108 = add i32 %sext_ln81_163, i32 %sext_ln81_164" [./components.h:81]   --->   Operation 2852 'add' 'add_ln81_108' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2853 [1/1] (0.00ns)   --->   "%tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 31" [./components.h:81]   --->   Operation 2853 'bitselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node z_o_113)   --->   "%z_o_112 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_108, i32 10, i32 25" [./components.h:81]   --->   Operation 2854 'partselect' 'z_o_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node z_o_113)   --->   "%tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_54, i32 9" [./components.h:81]   --->   Operation 2855 'bitselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2856 [1/1] (0.00ns)   --->   "%trunc_ln81_54 = trunc i31 %mul_ln81_54" [./components.h:81]   --->   Operation 2856 'trunc' 'trunc_ln81_54' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2857 [1/1] (0.71ns)   --->   "%icmp_ln81_216 = icmp_ne  i9 %trunc_ln81_54, i9 0" [./components.h:81]   --->   Operation 2857 'icmp' 'icmp_ln81_216' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2858 [1/1] (0.00ns) (grouped into LUT with out node z_o_113)   --->   "%tmp_434 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 10" [./components.h:81]   --->   Operation 2858 'bitselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node z_o_113)   --->   "%or_ln81_162 = or i1 %tmp_434, i1 %icmp_ln81_216" [./components.h:81]   --->   Operation 2859 'or' 'or_ln81_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2860 [1/1] (0.00ns) (grouped into LUT with out node z_o_113)   --->   "%and_ln81_378 = and i1 %or_ln81_162, i1 %tmp_432" [./components.h:81]   --->   Operation 2860 'and' 'and_ln81_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2861 [1/1] (0.00ns) (grouped into LUT with out node z_o_113)   --->   "%zext_ln81_54 = zext i1 %and_ln81_378" [./components.h:81]   --->   Operation 2861 'zext' 'zext_ln81_54' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2862 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_113 = add i16 %z_o_112, i16 %zext_ln81_54" [./components.h:81]   --->   Operation 2862 'add' 'z_o_113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_435 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_113, i32 15" [./components.h:81]   --->   Operation 2863 'bitselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2864 [1/1] (0.00ns)   --->   "%tmp_437 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_108, i32 27, i32 31" [./components.h:81]   --->   Operation 2864 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2865 [1/1] (0.70ns)   --->   "%icmp_ln81_217 = icmp_eq  i5 %tmp_437, i5 31" [./components.h:81]   --->   Operation 2865 'icmp' 'icmp_ln81_217' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2866 [1/1] (0.00ns)   --->   "%tmp_438 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_108, i32 26, i32 31" [./components.h:81]   --->   Operation 2866 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 2867 [1/1] (0.70ns)   --->   "%icmp_ln81_218 = icmp_eq  i6 %tmp_438, i6 63" [./components.h:81]   --->   Operation 2867 'icmp' 'icmp_ln81_218' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2868 [1/1] (0.70ns)   --->   "%icmp_ln81_219 = icmp_eq  i6 %tmp_438, i6 0" [./components.h:81]   --->   Operation 2868 'icmp' 'icmp_ln81_219' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2869 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_55 = load i16 55" [./components.h:81]   --->   Operation 2869 'load' 'P_L1_W_0_load_55' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_57 : Operation 2870 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_56 = load i16 56" [./components.h:81]   --->   Operation 2870 'load' 'P_L1_W_0_load_56' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 58 <SV = 57> <Delay = 3.59>
ST_58 : Operation 2871 [1/2] (0.58ns)   --->   "%x_load_56 = load i7 %x_addr_56" [./components.h:81]   --->   Operation 2871 'load' 'x_load_56' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_58 : Operation 2872 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_56, i15 56" [./components.h:67]   --->   Operation 2872 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_58 : Operation 2873 [1/1] (0.00ns)   --->   "%x_addr_57 = getelementptr i15 %x, i64 0, i64 57" [./components.h:67]   --->   Operation 2873 'getelementptr' 'x_addr_57' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2874 [2/2] (0.58ns)   --->   "%x_load_57 = load i7 %x_addr_57" [./components.h:81]   --->   Operation 2874 'load' 'x_load_57' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_58 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_379)   --->   "%tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 25" [./components.h:81]   --->   Operation 2875 'bitselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2876 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_379)   --->   "%xor_ln81_324 = xor i1 %tmp_435, i1 1" [./components.h:81]   --->   Operation 2876 'xor' 'xor_ln81_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_379 = and i1 %tmp_433, i1 %xor_ln81_324" [./components.h:81]   --->   Operation 2877 'and' 'and_ln81_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_329)   --->   "%tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_108, i32 26" [./components.h:81]   --->   Operation 2878 'bitselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2879 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_382)   --->   "%select_ln81_216 = select i1 %and_ln81_379, i1 %icmp_ln81_218, i1 %icmp_ln81_219" [./components.h:81]   --->   Operation 2879 'select' 'select_ln81_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_329)   --->   "%xor_ln81_325 = xor i1 %tmp_436, i1 1" [./components.h:81]   --->   Operation 2880 'xor' 'xor_ln81_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_329)   --->   "%and_ln81_380 = and i1 %icmp_ln81_217, i1 %xor_ln81_325" [./components.h:81]   --->   Operation 2881 'and' 'and_ln81_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_329)   --->   "%select_ln81_217 = select i1 %and_ln81_379, i1 %and_ln81_380, i1 %icmp_ln81_218" [./components.h:81]   --->   Operation 2882 'select' 'select_ln81_217' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2883 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_164)   --->   "%and_ln81_381 = and i1 %and_ln81_379, i1 %icmp_ln81_218" [./components.h:81]   --->   Operation 2883 'and' 'and_ln81_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2884 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_164)   --->   "%xor_ln81_326 = xor i1 %and_ln81_381, i1 1" [./components.h:81]   --->   Operation 2884 'xor' 'xor_ln81_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_164)   --->   "%empty_66 = and i1 %tmp_431, i1 %xor_ln81_326" [./components.h:81]   --->   Operation 2885 'and' 'empty_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2886 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_382)   --->   "%xor_ln81_327 = xor i1 %select_ln81_216, i1 1" [./components.h:81]   --->   Operation 2886 'xor' 'xor_ln81_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2887 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_382)   --->   "%or_ln81_163 = or i1 %tmp_435, i1 %xor_ln81_327" [./components.h:81]   --->   Operation 2887 'or' 'or_ln81_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2888 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_382)   --->   "%xor_ln81_328 = xor i1 %tmp_431, i1 1" [./components.h:81]   --->   Operation 2888 'xor' 'xor_ln81_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_382 = and i1 %or_ln81_163, i1 %xor_ln81_328" [./components.h:81]   --->   Operation 2889 'and' 'and_ln81_382' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_329)   --->   "%and_ln81_383 = and i1 %tmp_435, i1 %select_ln81_217" [./components.h:81]   --->   Operation 2890 'and' 'and_ln81_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2891 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_329 = xor i1 %and_ln81_383, i1 1" [./components.h:81]   --->   Operation 2891 'xor' 'xor_ln81_329' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2892 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_164)   --->   "%and_ln81_384 = and i1 %empty_66, i1 %xor_ln81_329" [./components.h:81]   --->   Operation 2892 'and' 'and_ln81_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_164 = or i1 %and_ln81_382, i1 %and_ln81_384" [./components.h:81]   --->   Operation 2893 'or' 'or_ln81_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln81_165 = sext i16 %P_L1_W_0_load_55" [./components.h:81]   --->   Operation 2894 'sext' 'sext_ln81_165' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2895 [1/1] (0.00ns)   --->   "%zext_ln81_183 = zext i15 %x_load_55" [./components.h:81]   --->   Operation 2895 'zext' 'zext_ln81_183' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2896 [1/1] (1.94ns)   --->   "%mul_ln81_55 = mul i31 %sext_ln81_165, i31 %zext_ln81_183" [./components.h:81]   --->   Operation 2896 'mul' 'mul_ln81_55' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_110)   --->   "%select_ln81_218 = select i1 %and_ln81_382, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2897 'select' 'select_ln81_218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_110)   --->   "%select_ln81_219 = select i1 %or_ln81_164, i16 %select_ln81_218, i16 %z_o_113" [./components.h:81]   --->   Operation 2898 'select' 'select_ln81_219' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_110)   --->   "%shl_ln81_54 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_219, i10 0" [./components.h:81]   --->   Operation 2899 'bitconcatenate' 'shl_ln81_54' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_110)   --->   "%sext_ln81_166 = sext i26 %shl_ln81_54" [./components.h:81]   --->   Operation 2900 'sext' 'sext_ln81_166' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2901 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_110)   --->   "%sext_ln81_167 = sext i31 %mul_ln81_55" [./components.h:81]   --->   Operation 2901 'sext' 'sext_ln81_167' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2902 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_110 = add i32 %sext_ln81_166, i32 %sext_ln81_167" [./components.h:81]   --->   Operation 2902 'add' 'add_ln81_110' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2903 [1/1] (0.00ns)   --->   "%tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 31" [./components.h:81]   --->   Operation 2903 'bitselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2904 [1/1] (0.00ns) (grouped into LUT with out node z_o_115)   --->   "%z_o_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_110, i32 10, i32 25" [./components.h:81]   --->   Operation 2904 'partselect' 'z_o_114' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node z_o_115)   --->   "%tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_55, i32 9" [./components.h:81]   --->   Operation 2905 'bitselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2906 [1/1] (0.00ns)   --->   "%trunc_ln81_55 = trunc i31 %mul_ln81_55" [./components.h:81]   --->   Operation 2906 'trunc' 'trunc_ln81_55' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2907 [1/1] (0.71ns)   --->   "%icmp_ln81_220 = icmp_ne  i9 %trunc_ln81_55, i9 0" [./components.h:81]   --->   Operation 2907 'icmp' 'icmp_ln81_220' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node z_o_115)   --->   "%tmp_442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 10" [./components.h:81]   --->   Operation 2908 'bitselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2909 [1/1] (0.00ns) (grouped into LUT with out node z_o_115)   --->   "%or_ln81_165 = or i1 %tmp_442, i1 %icmp_ln81_220" [./components.h:81]   --->   Operation 2909 'or' 'or_ln81_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2910 [1/1] (0.00ns) (grouped into LUT with out node z_o_115)   --->   "%and_ln81_385 = and i1 %or_ln81_165, i1 %tmp_440" [./components.h:81]   --->   Operation 2910 'and' 'and_ln81_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2911 [1/1] (0.00ns) (grouped into LUT with out node z_o_115)   --->   "%zext_ln81_55 = zext i1 %and_ln81_385" [./components.h:81]   --->   Operation 2911 'zext' 'zext_ln81_55' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2912 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_115 = add i16 %z_o_114, i16 %zext_ln81_55" [./components.h:81]   --->   Operation 2912 'add' 'z_o_115' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2913 [1/1] (0.00ns)   --->   "%tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_115, i32 15" [./components.h:81]   --->   Operation 2913 'bitselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2914 [1/1] (0.00ns)   --->   "%tmp_445 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_110, i32 27, i32 31" [./components.h:81]   --->   Operation 2914 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2915 [1/1] (0.70ns)   --->   "%icmp_ln81_221 = icmp_eq  i5 %tmp_445, i5 31" [./components.h:81]   --->   Operation 2915 'icmp' 'icmp_ln81_221' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2916 [1/1] (0.00ns)   --->   "%tmp_446 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_110, i32 26, i32 31" [./components.h:81]   --->   Operation 2916 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2917 [1/1] (0.70ns)   --->   "%icmp_ln81_222 = icmp_eq  i6 %tmp_446, i6 63" [./components.h:81]   --->   Operation 2917 'icmp' 'icmp_ln81_222' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2918 [1/1] (0.70ns)   --->   "%icmp_ln81_223 = icmp_eq  i6 %tmp_446, i6 0" [./components.h:81]   --->   Operation 2918 'icmp' 'icmp_ln81_223' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2919 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_56 = load i16 56" [./components.h:81]   --->   Operation 2919 'load' 'P_L1_W_0_load_56' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_58 : Operation 2920 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_57 = load i16 57" [./components.h:81]   --->   Operation 2920 'load' 'P_L1_W_0_load_57' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 59 <SV = 58> <Delay = 3.59>
ST_59 : Operation 2921 [1/2] (0.58ns)   --->   "%x_load_57 = load i7 %x_addr_57" [./components.h:81]   --->   Operation 2921 'load' 'x_load_57' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_59 : Operation 2922 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_57, i15 57" [./components.h:67]   --->   Operation 2922 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_59 : Operation 2923 [1/1] (0.00ns)   --->   "%x_addr_58 = getelementptr i15 %x, i64 0, i64 58" [./components.h:67]   --->   Operation 2923 'getelementptr' 'x_addr_58' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2924 [2/2] (0.58ns)   --->   "%x_load_58 = load i7 %x_addr_58" [./components.h:81]   --->   Operation 2924 'load' 'x_load_58' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_59 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_386)   --->   "%tmp_441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 25" [./components.h:81]   --->   Operation 2925 'bitselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2926 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_386)   --->   "%xor_ln81_330 = xor i1 %tmp_443, i1 1" [./components.h:81]   --->   Operation 2926 'xor' 'xor_ln81_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2927 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_386 = and i1 %tmp_441, i1 %xor_ln81_330" [./components.h:81]   --->   Operation 2927 'and' 'and_ln81_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_335)   --->   "%tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_110, i32 26" [./components.h:81]   --->   Operation 2928 'bitselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_389)   --->   "%select_ln81_220 = select i1 %and_ln81_386, i1 %icmp_ln81_222, i1 %icmp_ln81_223" [./components.h:81]   --->   Operation 2929 'select' 'select_ln81_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_335)   --->   "%xor_ln81_331 = xor i1 %tmp_444, i1 1" [./components.h:81]   --->   Operation 2930 'xor' 'xor_ln81_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_335)   --->   "%and_ln81_387 = and i1 %icmp_ln81_221, i1 %xor_ln81_331" [./components.h:81]   --->   Operation 2931 'and' 'and_ln81_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_335)   --->   "%select_ln81_221 = select i1 %and_ln81_386, i1 %and_ln81_387, i1 %icmp_ln81_222" [./components.h:81]   --->   Operation 2932 'select' 'select_ln81_221' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_167)   --->   "%and_ln81_388 = and i1 %and_ln81_386, i1 %icmp_ln81_222" [./components.h:81]   --->   Operation 2933 'and' 'and_ln81_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_167)   --->   "%xor_ln81_332 = xor i1 %and_ln81_388, i1 1" [./components.h:81]   --->   Operation 2934 'xor' 'xor_ln81_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2935 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_167)   --->   "%empty_67 = and i1 %tmp_439, i1 %xor_ln81_332" [./components.h:81]   --->   Operation 2935 'and' 'empty_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2936 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_389)   --->   "%xor_ln81_333 = xor i1 %select_ln81_220, i1 1" [./components.h:81]   --->   Operation 2936 'xor' 'xor_ln81_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2937 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_389)   --->   "%or_ln81_166 = or i1 %tmp_443, i1 %xor_ln81_333" [./components.h:81]   --->   Operation 2937 'or' 'or_ln81_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_389)   --->   "%xor_ln81_334 = xor i1 %tmp_439, i1 1" [./components.h:81]   --->   Operation 2938 'xor' 'xor_ln81_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_389 = and i1 %or_ln81_166, i1 %xor_ln81_334" [./components.h:81]   --->   Operation 2939 'and' 'and_ln81_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_335)   --->   "%and_ln81_390 = and i1 %tmp_443, i1 %select_ln81_221" [./components.h:81]   --->   Operation 2940 'and' 'and_ln81_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2941 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_335 = xor i1 %and_ln81_390, i1 1" [./components.h:81]   --->   Operation 2941 'xor' 'xor_ln81_335' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_167)   --->   "%and_ln81_391 = and i1 %empty_67, i1 %xor_ln81_335" [./components.h:81]   --->   Operation 2942 'and' 'and_ln81_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_167 = or i1 %and_ln81_389, i1 %and_ln81_391" [./components.h:81]   --->   Operation 2943 'or' 'or_ln81_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln81_168 = sext i16 %P_L1_W_0_load_56" [./components.h:81]   --->   Operation 2944 'sext' 'sext_ln81_168' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2945 [1/1] (0.00ns)   --->   "%zext_ln81_184 = zext i15 %x_load_56" [./components.h:81]   --->   Operation 2945 'zext' 'zext_ln81_184' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2946 [1/1] (1.94ns)   --->   "%mul_ln81_56 = mul i31 %sext_ln81_168, i31 %zext_ln81_184" [./components.h:81]   --->   Operation 2946 'mul' 'mul_ln81_56' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_112)   --->   "%select_ln81_222 = select i1 %and_ln81_389, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2947 'select' 'select_ln81_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_112)   --->   "%select_ln81_223 = select i1 %or_ln81_167, i16 %select_ln81_222, i16 %z_o_115" [./components.h:81]   --->   Operation 2948 'select' 'select_ln81_223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2949 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_112)   --->   "%shl_ln81_55 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_223, i10 0" [./components.h:81]   --->   Operation 2949 'bitconcatenate' 'shl_ln81_55' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_112)   --->   "%sext_ln81_169 = sext i26 %shl_ln81_55" [./components.h:81]   --->   Operation 2950 'sext' 'sext_ln81_169' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_112)   --->   "%sext_ln81_170 = sext i31 %mul_ln81_56" [./components.h:81]   --->   Operation 2951 'sext' 'sext_ln81_170' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2952 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_112 = add i32 %sext_ln81_169, i32 %sext_ln81_170" [./components.h:81]   --->   Operation 2952 'add' 'add_ln81_112' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2953 [1/1] (0.00ns)   --->   "%tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 31" [./components.h:81]   --->   Operation 2953 'bitselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2954 [1/1] (0.00ns) (grouped into LUT with out node z_o_117)   --->   "%z_o_116 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_112, i32 10, i32 25" [./components.h:81]   --->   Operation 2954 'partselect' 'z_o_116' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2955 [1/1] (0.00ns) (grouped into LUT with out node z_o_117)   --->   "%tmp_448 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_56, i32 9" [./components.h:81]   --->   Operation 2955 'bitselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2956 [1/1] (0.00ns)   --->   "%trunc_ln81_56 = trunc i31 %mul_ln81_56" [./components.h:81]   --->   Operation 2956 'trunc' 'trunc_ln81_56' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2957 [1/1] (0.71ns)   --->   "%icmp_ln81_224 = icmp_ne  i9 %trunc_ln81_56, i9 0" [./components.h:81]   --->   Operation 2957 'icmp' 'icmp_ln81_224' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2958 [1/1] (0.00ns) (grouped into LUT with out node z_o_117)   --->   "%tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 10" [./components.h:81]   --->   Operation 2958 'bitselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2959 [1/1] (0.00ns) (grouped into LUT with out node z_o_117)   --->   "%or_ln81_168 = or i1 %tmp_450, i1 %icmp_ln81_224" [./components.h:81]   --->   Operation 2959 'or' 'or_ln81_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2960 [1/1] (0.00ns) (grouped into LUT with out node z_o_117)   --->   "%and_ln81_392 = and i1 %or_ln81_168, i1 %tmp_448" [./components.h:81]   --->   Operation 2960 'and' 'and_ln81_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2961 [1/1] (0.00ns) (grouped into LUT with out node z_o_117)   --->   "%zext_ln81_56 = zext i1 %and_ln81_392" [./components.h:81]   --->   Operation 2961 'zext' 'zext_ln81_56' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2962 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_117 = add i16 %z_o_116, i16 %zext_ln81_56" [./components.h:81]   --->   Operation 2962 'add' 'z_o_117' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2963 [1/1] (0.00ns)   --->   "%tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_117, i32 15" [./components.h:81]   --->   Operation 2963 'bitselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2964 [1/1] (0.00ns)   --->   "%tmp_453 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_112, i32 27, i32 31" [./components.h:81]   --->   Operation 2964 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2965 [1/1] (0.70ns)   --->   "%icmp_ln81_225 = icmp_eq  i5 %tmp_453, i5 31" [./components.h:81]   --->   Operation 2965 'icmp' 'icmp_ln81_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp_454 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_112, i32 26, i32 31" [./components.h:81]   --->   Operation 2966 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2967 [1/1] (0.70ns)   --->   "%icmp_ln81_226 = icmp_eq  i6 %tmp_454, i6 63" [./components.h:81]   --->   Operation 2967 'icmp' 'icmp_ln81_226' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2968 [1/1] (0.70ns)   --->   "%icmp_ln81_227 = icmp_eq  i6 %tmp_454, i6 0" [./components.h:81]   --->   Operation 2968 'icmp' 'icmp_ln81_227' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2969 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_57 = load i16 57" [./components.h:81]   --->   Operation 2969 'load' 'P_L1_W_0_load_57' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_59 : Operation 2970 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_58 = load i16 58" [./components.h:81]   --->   Operation 2970 'load' 'P_L1_W_0_load_58' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 60 <SV = 59> <Delay = 3.59>
ST_60 : Operation 2971 [1/2] (0.58ns)   --->   "%x_load_58 = load i7 %x_addr_58" [./components.h:81]   --->   Operation 2971 'load' 'x_load_58' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_60 : Operation 2972 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_58, i15 58" [./components.h:67]   --->   Operation 2972 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_60 : Operation 2973 [1/1] (0.00ns)   --->   "%x_addr_59 = getelementptr i15 %x, i64 0, i64 59" [./components.h:67]   --->   Operation 2973 'getelementptr' 'x_addr_59' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2974 [2/2] (0.58ns)   --->   "%x_load_59 = load i7 %x_addr_59" [./components.h:81]   --->   Operation 2974 'load' 'x_load_59' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_60 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_393)   --->   "%tmp_449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 25" [./components.h:81]   --->   Operation 2975 'bitselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2976 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_393)   --->   "%xor_ln81_336 = xor i1 %tmp_451, i1 1" [./components.h:81]   --->   Operation 2976 'xor' 'xor_ln81_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_393 = and i1 %tmp_449, i1 %xor_ln81_336" [./components.h:81]   --->   Operation 2977 'and' 'and_ln81_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_341)   --->   "%tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_112, i32 26" [./components.h:81]   --->   Operation 2978 'bitselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2979 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_396)   --->   "%select_ln81_224 = select i1 %and_ln81_393, i1 %icmp_ln81_226, i1 %icmp_ln81_227" [./components.h:81]   --->   Operation 2979 'select' 'select_ln81_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_341)   --->   "%xor_ln81_337 = xor i1 %tmp_452, i1 1" [./components.h:81]   --->   Operation 2980 'xor' 'xor_ln81_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_341)   --->   "%and_ln81_394 = and i1 %icmp_ln81_225, i1 %xor_ln81_337" [./components.h:81]   --->   Operation 2981 'and' 'and_ln81_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_341)   --->   "%select_ln81_225 = select i1 %and_ln81_393, i1 %and_ln81_394, i1 %icmp_ln81_226" [./components.h:81]   --->   Operation 2982 'select' 'select_ln81_225' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2983 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_170)   --->   "%and_ln81_395 = and i1 %and_ln81_393, i1 %icmp_ln81_226" [./components.h:81]   --->   Operation 2983 'and' 'and_ln81_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2984 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_170)   --->   "%xor_ln81_338 = xor i1 %and_ln81_395, i1 1" [./components.h:81]   --->   Operation 2984 'xor' 'xor_ln81_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_170)   --->   "%empty_68 = and i1 %tmp_447, i1 %xor_ln81_338" [./components.h:81]   --->   Operation 2985 'and' 'empty_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2986 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_396)   --->   "%xor_ln81_339 = xor i1 %select_ln81_224, i1 1" [./components.h:81]   --->   Operation 2986 'xor' 'xor_ln81_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_396)   --->   "%or_ln81_169 = or i1 %tmp_451, i1 %xor_ln81_339" [./components.h:81]   --->   Operation 2987 'or' 'or_ln81_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2988 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_396)   --->   "%xor_ln81_340 = xor i1 %tmp_447, i1 1" [./components.h:81]   --->   Operation 2988 'xor' 'xor_ln81_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_396 = and i1 %or_ln81_169, i1 %xor_ln81_340" [./components.h:81]   --->   Operation 2989 'and' 'and_ln81_396' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_341)   --->   "%and_ln81_397 = and i1 %tmp_451, i1 %select_ln81_225" [./components.h:81]   --->   Operation 2990 'and' 'and_ln81_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2991 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_341 = xor i1 %and_ln81_397, i1 1" [./components.h:81]   --->   Operation 2991 'xor' 'xor_ln81_341' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2992 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_170)   --->   "%and_ln81_398 = and i1 %empty_68, i1 %xor_ln81_341" [./components.h:81]   --->   Operation 2992 'and' 'and_ln81_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2993 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_170 = or i1 %and_ln81_396, i1 %and_ln81_398" [./components.h:81]   --->   Operation 2993 'or' 'or_ln81_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2994 [1/1] (0.00ns)   --->   "%sext_ln81_171 = sext i16 %P_L1_W_0_load_57" [./components.h:81]   --->   Operation 2994 'sext' 'sext_ln81_171' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2995 [1/1] (0.00ns)   --->   "%zext_ln81_185 = zext i15 %x_load_57" [./components.h:81]   --->   Operation 2995 'zext' 'zext_ln81_185' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2996 [1/1] (1.94ns)   --->   "%mul_ln81_57 = mul i31 %sext_ln81_171, i31 %zext_ln81_185" [./components.h:81]   --->   Operation 2996 'mul' 'mul_ln81_57' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_114)   --->   "%select_ln81_226 = select i1 %and_ln81_396, i16 32767, i16 32768" [./components.h:81]   --->   Operation 2997 'select' 'select_ln81_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_114)   --->   "%select_ln81_227 = select i1 %or_ln81_170, i16 %select_ln81_226, i16 %z_o_117" [./components.h:81]   --->   Operation 2998 'select' 'select_ln81_227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 2999 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_114)   --->   "%shl_ln81_56 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_227, i10 0" [./components.h:81]   --->   Operation 2999 'bitconcatenate' 'shl_ln81_56' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_114)   --->   "%sext_ln81_172 = sext i26 %shl_ln81_56" [./components.h:81]   --->   Operation 3000 'sext' 'sext_ln81_172' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3001 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_114)   --->   "%sext_ln81_173 = sext i31 %mul_ln81_57" [./components.h:81]   --->   Operation 3001 'sext' 'sext_ln81_173' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3002 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_114 = add i32 %sext_ln81_172, i32 %sext_ln81_173" [./components.h:81]   --->   Operation 3002 'add' 'add_ln81_114' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3003 [1/1] (0.00ns)   --->   "%tmp_455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 31" [./components.h:81]   --->   Operation 3003 'bitselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node z_o_119)   --->   "%z_o_118 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_114, i32 10, i32 25" [./components.h:81]   --->   Operation 3004 'partselect' 'z_o_118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node z_o_119)   --->   "%tmp_456 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_57, i32 9" [./components.h:81]   --->   Operation 3005 'bitselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3006 [1/1] (0.00ns)   --->   "%trunc_ln81_57 = trunc i31 %mul_ln81_57" [./components.h:81]   --->   Operation 3006 'trunc' 'trunc_ln81_57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3007 [1/1] (0.71ns)   --->   "%icmp_ln81_228 = icmp_ne  i9 %trunc_ln81_57, i9 0" [./components.h:81]   --->   Operation 3007 'icmp' 'icmp_ln81_228' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node z_o_119)   --->   "%tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 10" [./components.h:81]   --->   Operation 3008 'bitselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3009 [1/1] (0.00ns) (grouped into LUT with out node z_o_119)   --->   "%or_ln81_171 = or i1 %tmp_458, i1 %icmp_ln81_228" [./components.h:81]   --->   Operation 3009 'or' 'or_ln81_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3010 [1/1] (0.00ns) (grouped into LUT with out node z_o_119)   --->   "%and_ln81_399 = and i1 %or_ln81_171, i1 %tmp_456" [./components.h:81]   --->   Operation 3010 'and' 'and_ln81_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node z_o_119)   --->   "%zext_ln81_57 = zext i1 %and_ln81_399" [./components.h:81]   --->   Operation 3011 'zext' 'zext_ln81_57' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3012 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_119 = add i16 %z_o_118, i16 %zext_ln81_57" [./components.h:81]   --->   Operation 3012 'add' 'z_o_119' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3013 [1/1] (0.00ns)   --->   "%tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_119, i32 15" [./components.h:81]   --->   Operation 3013 'bitselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3014 [1/1] (0.00ns)   --->   "%tmp_461 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_114, i32 27, i32 31" [./components.h:81]   --->   Operation 3014 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3015 [1/1] (0.70ns)   --->   "%icmp_ln81_229 = icmp_eq  i5 %tmp_461, i5 31" [./components.h:81]   --->   Operation 3015 'icmp' 'icmp_ln81_229' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3016 [1/1] (0.00ns)   --->   "%tmp_462 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_114, i32 26, i32 31" [./components.h:81]   --->   Operation 3016 'partselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 3017 [1/1] (0.70ns)   --->   "%icmp_ln81_230 = icmp_eq  i6 %tmp_462, i6 63" [./components.h:81]   --->   Operation 3017 'icmp' 'icmp_ln81_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3018 [1/1] (0.70ns)   --->   "%icmp_ln81_231 = icmp_eq  i6 %tmp_462, i6 0" [./components.h:81]   --->   Operation 3018 'icmp' 'icmp_ln81_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 3019 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_58 = load i16 58" [./components.h:81]   --->   Operation 3019 'load' 'P_L1_W_0_load_58' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_60 : Operation 3020 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_59 = load i16 59" [./components.h:81]   --->   Operation 3020 'load' 'P_L1_W_0_load_59' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 61 <SV = 60> <Delay = 3.59>
ST_61 : Operation 3021 [1/2] (0.58ns)   --->   "%x_load_59 = load i7 %x_addr_59" [./components.h:81]   --->   Operation 3021 'load' 'x_load_59' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_61 : Operation 3022 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_59, i15 59" [./components.h:67]   --->   Operation 3022 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_61 : Operation 3023 [1/1] (0.00ns)   --->   "%x_addr_60 = getelementptr i15 %x, i64 0, i64 60" [./components.h:67]   --->   Operation 3023 'getelementptr' 'x_addr_60' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3024 [2/2] (0.58ns)   --->   "%x_load_60 = load i7 %x_addr_60" [./components.h:81]   --->   Operation 3024 'load' 'x_load_60' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_61 : Operation 3025 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_400)   --->   "%tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 25" [./components.h:81]   --->   Operation 3025 'bitselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3026 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_400)   --->   "%xor_ln81_342 = xor i1 %tmp_459, i1 1" [./components.h:81]   --->   Operation 3026 'xor' 'xor_ln81_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_400 = and i1 %tmp_457, i1 %xor_ln81_342" [./components.h:81]   --->   Operation 3027 'and' 'and_ln81_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_347)   --->   "%tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_114, i32 26" [./components.h:81]   --->   Operation 3028 'bitselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_403)   --->   "%select_ln81_228 = select i1 %and_ln81_400, i1 %icmp_ln81_230, i1 %icmp_ln81_231" [./components.h:81]   --->   Operation 3029 'select' 'select_ln81_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_347)   --->   "%xor_ln81_343 = xor i1 %tmp_460, i1 1" [./components.h:81]   --->   Operation 3030 'xor' 'xor_ln81_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_347)   --->   "%and_ln81_401 = and i1 %icmp_ln81_229, i1 %xor_ln81_343" [./components.h:81]   --->   Operation 3031 'and' 'and_ln81_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_347)   --->   "%select_ln81_229 = select i1 %and_ln81_400, i1 %and_ln81_401, i1 %icmp_ln81_230" [./components.h:81]   --->   Operation 3032 'select' 'select_ln81_229' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 3033 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_173)   --->   "%and_ln81_402 = and i1 %and_ln81_400, i1 %icmp_ln81_230" [./components.h:81]   --->   Operation 3033 'and' 'and_ln81_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3034 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_173)   --->   "%xor_ln81_344 = xor i1 %and_ln81_402, i1 1" [./components.h:81]   --->   Operation 3034 'xor' 'xor_ln81_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3035 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_173)   --->   "%empty_69 = and i1 %tmp_455, i1 %xor_ln81_344" [./components.h:81]   --->   Operation 3035 'and' 'empty_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_403)   --->   "%xor_ln81_345 = xor i1 %select_ln81_228, i1 1" [./components.h:81]   --->   Operation 3036 'xor' 'xor_ln81_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3037 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_403)   --->   "%or_ln81_172 = or i1 %tmp_459, i1 %xor_ln81_345" [./components.h:81]   --->   Operation 3037 'or' 'or_ln81_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3038 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_403)   --->   "%xor_ln81_346 = xor i1 %tmp_455, i1 1" [./components.h:81]   --->   Operation 3038 'xor' 'xor_ln81_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3039 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_403 = and i1 %or_ln81_172, i1 %xor_ln81_346" [./components.h:81]   --->   Operation 3039 'and' 'and_ln81_403' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_347)   --->   "%and_ln81_404 = and i1 %tmp_459, i1 %select_ln81_229" [./components.h:81]   --->   Operation 3040 'and' 'and_ln81_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3041 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_347 = xor i1 %and_ln81_404, i1 1" [./components.h:81]   --->   Operation 3041 'xor' 'xor_ln81_347' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3042 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_173)   --->   "%and_ln81_405 = and i1 %empty_69, i1 %xor_ln81_347" [./components.h:81]   --->   Operation 3042 'and' 'and_ln81_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3043 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_173 = or i1 %and_ln81_403, i1 %and_ln81_405" [./components.h:81]   --->   Operation 3043 'or' 'or_ln81_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3044 [1/1] (0.00ns)   --->   "%sext_ln81_174 = sext i16 %P_L1_W_0_load_58" [./components.h:81]   --->   Operation 3044 'sext' 'sext_ln81_174' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln81_186 = zext i15 %x_load_58" [./components.h:81]   --->   Operation 3045 'zext' 'zext_ln81_186' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3046 [1/1] (1.94ns)   --->   "%mul_ln81_58 = mul i31 %sext_ln81_174, i31 %zext_ln81_186" [./components.h:81]   --->   Operation 3046 'mul' 'mul_ln81_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3047 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_116)   --->   "%select_ln81_230 = select i1 %and_ln81_403, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3047 'select' 'select_ln81_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 3048 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_116)   --->   "%select_ln81_231 = select i1 %or_ln81_173, i16 %select_ln81_230, i16 %z_o_119" [./components.h:81]   --->   Operation 3048 'select' 'select_ln81_231' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 3049 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_116)   --->   "%shl_ln81_57 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_231, i10 0" [./components.h:81]   --->   Operation 3049 'bitconcatenate' 'shl_ln81_57' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3050 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_116)   --->   "%sext_ln81_175 = sext i26 %shl_ln81_57" [./components.h:81]   --->   Operation 3050 'sext' 'sext_ln81_175' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_116)   --->   "%sext_ln81_176 = sext i31 %mul_ln81_58" [./components.h:81]   --->   Operation 3051 'sext' 'sext_ln81_176' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3052 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_116 = add i32 %sext_ln81_175, i32 %sext_ln81_176" [./components.h:81]   --->   Operation 3052 'add' 'add_ln81_116' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3053 [1/1] (0.00ns)   --->   "%tmp_463 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 31" [./components.h:81]   --->   Operation 3053 'bitselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3054 [1/1] (0.00ns) (grouped into LUT with out node z_o_121)   --->   "%z_o_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_116, i32 10, i32 25" [./components.h:81]   --->   Operation 3054 'partselect' 'z_o_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node z_o_121)   --->   "%tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_58, i32 9" [./components.h:81]   --->   Operation 3055 'bitselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3056 [1/1] (0.00ns)   --->   "%trunc_ln81_58 = trunc i31 %mul_ln81_58" [./components.h:81]   --->   Operation 3056 'trunc' 'trunc_ln81_58' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3057 [1/1] (0.71ns)   --->   "%icmp_ln81_232 = icmp_ne  i9 %trunc_ln81_58, i9 0" [./components.h:81]   --->   Operation 3057 'icmp' 'icmp_ln81_232' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3058 [1/1] (0.00ns) (grouped into LUT with out node z_o_121)   --->   "%tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 10" [./components.h:81]   --->   Operation 3058 'bitselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3059 [1/1] (0.00ns) (grouped into LUT with out node z_o_121)   --->   "%or_ln81_174 = or i1 %tmp_466, i1 %icmp_ln81_232" [./components.h:81]   --->   Operation 3059 'or' 'or_ln81_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3060 [1/1] (0.00ns) (grouped into LUT with out node z_o_121)   --->   "%and_ln81_406 = and i1 %or_ln81_174, i1 %tmp_464" [./components.h:81]   --->   Operation 3060 'and' 'and_ln81_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3061 [1/1] (0.00ns) (grouped into LUT with out node z_o_121)   --->   "%zext_ln81_58 = zext i1 %and_ln81_406" [./components.h:81]   --->   Operation 3061 'zext' 'zext_ln81_58' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3062 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_121 = add i16 %z_o_120, i16 %zext_ln81_58" [./components.h:81]   --->   Operation 3062 'add' 'z_o_121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3063 [1/1] (0.00ns)   --->   "%tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_121, i32 15" [./components.h:81]   --->   Operation 3063 'bitselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3064 [1/1] (0.00ns)   --->   "%tmp_469 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_116, i32 27, i32 31" [./components.h:81]   --->   Operation 3064 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3065 [1/1] (0.70ns)   --->   "%icmp_ln81_233 = icmp_eq  i5 %tmp_469, i5 31" [./components.h:81]   --->   Operation 3065 'icmp' 'icmp_ln81_233' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3066 [1/1] (0.00ns)   --->   "%tmp_470 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_116, i32 26, i32 31" [./components.h:81]   --->   Operation 3066 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 3067 [1/1] (0.70ns)   --->   "%icmp_ln81_234 = icmp_eq  i6 %tmp_470, i6 63" [./components.h:81]   --->   Operation 3067 'icmp' 'icmp_ln81_234' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3068 [1/1] (0.70ns)   --->   "%icmp_ln81_235 = icmp_eq  i6 %tmp_470, i6 0" [./components.h:81]   --->   Operation 3068 'icmp' 'icmp_ln81_235' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 3069 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_59 = load i16 59" [./components.h:81]   --->   Operation 3069 'load' 'P_L1_W_0_load_59' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_61 : Operation 3070 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_60 = load i16 60" [./components.h:81]   --->   Operation 3070 'load' 'P_L1_W_0_load_60' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 62 <SV = 61> <Delay = 3.59>
ST_62 : Operation 3071 [1/2] (0.58ns)   --->   "%x_load_60 = load i7 %x_addr_60" [./components.h:81]   --->   Operation 3071 'load' 'x_load_60' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_62 : Operation 3072 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_60, i15 60" [./components.h:67]   --->   Operation 3072 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_62 : Operation 3073 [1/1] (0.00ns)   --->   "%x_addr_61 = getelementptr i15 %x, i64 0, i64 61" [./components.h:67]   --->   Operation 3073 'getelementptr' 'x_addr_61' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3074 [2/2] (0.58ns)   --->   "%x_load_61 = load i7 %x_addr_61" [./components.h:81]   --->   Operation 3074 'load' 'x_load_61' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_62 : Operation 3075 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_407)   --->   "%tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 25" [./components.h:81]   --->   Operation 3075 'bitselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3076 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_407)   --->   "%xor_ln81_348 = xor i1 %tmp_467, i1 1" [./components.h:81]   --->   Operation 3076 'xor' 'xor_ln81_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_407 = and i1 %tmp_465, i1 %xor_ln81_348" [./components.h:81]   --->   Operation 3077 'and' 'and_ln81_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_353)   --->   "%tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_116, i32 26" [./components.h:81]   --->   Operation 3078 'bitselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3079 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_410)   --->   "%select_ln81_232 = select i1 %and_ln81_407, i1 %icmp_ln81_234, i1 %icmp_ln81_235" [./components.h:81]   --->   Operation 3079 'select' 'select_ln81_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_353)   --->   "%xor_ln81_349 = xor i1 %tmp_468, i1 1" [./components.h:81]   --->   Operation 3080 'xor' 'xor_ln81_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_353)   --->   "%and_ln81_408 = and i1 %icmp_ln81_233, i1 %xor_ln81_349" [./components.h:81]   --->   Operation 3081 'and' 'and_ln81_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_353)   --->   "%select_ln81_233 = select i1 %and_ln81_407, i1 %and_ln81_408, i1 %icmp_ln81_234" [./components.h:81]   --->   Operation 3082 'select' 'select_ln81_233' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 3083 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_176)   --->   "%and_ln81_409 = and i1 %and_ln81_407, i1 %icmp_ln81_234" [./components.h:81]   --->   Operation 3083 'and' 'and_ln81_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_176)   --->   "%xor_ln81_350 = xor i1 %and_ln81_409, i1 1" [./components.h:81]   --->   Operation 3084 'xor' 'xor_ln81_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_176)   --->   "%empty_70 = and i1 %tmp_463, i1 %xor_ln81_350" [./components.h:81]   --->   Operation 3085 'and' 'empty_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3086 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_410)   --->   "%xor_ln81_351 = xor i1 %select_ln81_232, i1 1" [./components.h:81]   --->   Operation 3086 'xor' 'xor_ln81_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3087 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_410)   --->   "%or_ln81_175 = or i1 %tmp_467, i1 %xor_ln81_351" [./components.h:81]   --->   Operation 3087 'or' 'or_ln81_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_410)   --->   "%xor_ln81_352 = xor i1 %tmp_463, i1 1" [./components.h:81]   --->   Operation 3088 'xor' 'xor_ln81_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3089 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_410 = and i1 %or_ln81_175, i1 %xor_ln81_352" [./components.h:81]   --->   Operation 3089 'and' 'and_ln81_410' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_353)   --->   "%and_ln81_411 = and i1 %tmp_467, i1 %select_ln81_233" [./components.h:81]   --->   Operation 3090 'and' 'and_ln81_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3091 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_353 = xor i1 %and_ln81_411, i1 1" [./components.h:81]   --->   Operation 3091 'xor' 'xor_ln81_353' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_176)   --->   "%and_ln81_412 = and i1 %empty_70, i1 %xor_ln81_353" [./components.h:81]   --->   Operation 3092 'and' 'and_ln81_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3093 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_176 = or i1 %and_ln81_410, i1 %and_ln81_412" [./components.h:81]   --->   Operation 3093 'or' 'or_ln81_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln81_177 = sext i16 %P_L1_W_0_load_59" [./components.h:81]   --->   Operation 3094 'sext' 'sext_ln81_177' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3095 [1/1] (0.00ns)   --->   "%zext_ln81_187 = zext i15 %x_load_59" [./components.h:81]   --->   Operation 3095 'zext' 'zext_ln81_187' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3096 [1/1] (1.94ns)   --->   "%mul_ln81_59 = mul i31 %sext_ln81_177, i31 %zext_ln81_187" [./components.h:81]   --->   Operation 3096 'mul' 'mul_ln81_59' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3097 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_118)   --->   "%select_ln81_234 = select i1 %and_ln81_410, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3097 'select' 'select_ln81_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_118)   --->   "%select_ln81_235 = select i1 %or_ln81_176, i16 %select_ln81_234, i16 %z_o_121" [./components.h:81]   --->   Operation 3098 'select' 'select_ln81_235' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_118)   --->   "%shl_ln81_58 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_235, i10 0" [./components.h:81]   --->   Operation 3099 'bitconcatenate' 'shl_ln81_58' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3100 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_118)   --->   "%sext_ln81_178 = sext i26 %shl_ln81_58" [./components.h:81]   --->   Operation 3100 'sext' 'sext_ln81_178' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3101 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_118)   --->   "%sext_ln81_179 = sext i31 %mul_ln81_59" [./components.h:81]   --->   Operation 3101 'sext' 'sext_ln81_179' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3102 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_118 = add i32 %sext_ln81_178, i32 %sext_ln81_179" [./components.h:81]   --->   Operation 3102 'add' 'add_ln81_118' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3103 [1/1] (0.00ns)   --->   "%tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 31" [./components.h:81]   --->   Operation 3103 'bitselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node z_o_123)   --->   "%z_o_122 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_118, i32 10, i32 25" [./components.h:81]   --->   Operation 3104 'partselect' 'z_o_122' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3105 [1/1] (0.00ns) (grouped into LUT with out node z_o_123)   --->   "%tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_59, i32 9" [./components.h:81]   --->   Operation 3105 'bitselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3106 [1/1] (0.00ns)   --->   "%trunc_ln81_59 = trunc i31 %mul_ln81_59" [./components.h:81]   --->   Operation 3106 'trunc' 'trunc_ln81_59' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3107 [1/1] (0.71ns)   --->   "%icmp_ln81_236 = icmp_ne  i9 %trunc_ln81_59, i9 0" [./components.h:81]   --->   Operation 3107 'icmp' 'icmp_ln81_236' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node z_o_123)   --->   "%tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 10" [./components.h:81]   --->   Operation 3108 'bitselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node z_o_123)   --->   "%or_ln81_177 = or i1 %tmp_474, i1 %icmp_ln81_236" [./components.h:81]   --->   Operation 3109 'or' 'or_ln81_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3110 [1/1] (0.00ns) (grouped into LUT with out node z_o_123)   --->   "%and_ln81_413 = and i1 %or_ln81_177, i1 %tmp_472" [./components.h:81]   --->   Operation 3110 'and' 'and_ln81_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3111 [1/1] (0.00ns) (grouped into LUT with out node z_o_123)   --->   "%zext_ln81_59 = zext i1 %and_ln81_413" [./components.h:81]   --->   Operation 3111 'zext' 'zext_ln81_59' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3112 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_123 = add i16 %z_o_122, i16 %zext_ln81_59" [./components.h:81]   --->   Operation 3112 'add' 'z_o_123' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3113 [1/1] (0.00ns)   --->   "%tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_123, i32 15" [./components.h:81]   --->   Operation 3113 'bitselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3114 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_118, i32 27, i32 31" [./components.h:81]   --->   Operation 3114 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3115 [1/1] (0.70ns)   --->   "%icmp_ln81_237 = icmp_eq  i5 %tmp_477, i5 31" [./components.h:81]   --->   Operation 3115 'icmp' 'icmp_ln81_237' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3116 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_118, i32 26, i32 31" [./components.h:81]   --->   Operation 3116 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 3117 [1/1] (0.70ns)   --->   "%icmp_ln81_238 = icmp_eq  i6 %tmp_478, i6 63" [./components.h:81]   --->   Operation 3117 'icmp' 'icmp_ln81_238' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3118 [1/1] (0.70ns)   --->   "%icmp_ln81_239 = icmp_eq  i6 %tmp_478, i6 0" [./components.h:81]   --->   Operation 3118 'icmp' 'icmp_ln81_239' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 3119 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_60 = load i16 60" [./components.h:81]   --->   Operation 3119 'load' 'P_L1_W_0_load_60' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_62 : Operation 3120 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_61 = load i16 61" [./components.h:81]   --->   Operation 3120 'load' 'P_L1_W_0_load_61' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 63 <SV = 62> <Delay = 3.59>
ST_63 : Operation 3121 [1/2] (0.58ns)   --->   "%x_load_61 = load i7 %x_addr_61" [./components.h:81]   --->   Operation 3121 'load' 'x_load_61' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_63 : Operation 3122 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_61, i15 61" [./components.h:67]   --->   Operation 3122 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_63 : Operation 3123 [1/1] (0.00ns)   --->   "%x_addr_62 = getelementptr i15 %x, i64 0, i64 62" [./components.h:67]   --->   Operation 3123 'getelementptr' 'x_addr_62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3124 [2/2] (0.58ns)   --->   "%x_load_62 = load i7 %x_addr_62" [./components.h:81]   --->   Operation 3124 'load' 'x_load_62' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_63 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_414)   --->   "%tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 25" [./components.h:81]   --->   Operation 3125 'bitselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_414)   --->   "%xor_ln81_354 = xor i1 %tmp_475, i1 1" [./components.h:81]   --->   Operation 3126 'xor' 'xor_ln81_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_414 = and i1 %tmp_473, i1 %xor_ln81_354" [./components.h:81]   --->   Operation 3127 'and' 'and_ln81_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_359)   --->   "%tmp_476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_118, i32 26" [./components.h:81]   --->   Operation 3128 'bitselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_417)   --->   "%select_ln81_236 = select i1 %and_ln81_414, i1 %icmp_ln81_238, i1 %icmp_ln81_239" [./components.h:81]   --->   Operation 3129 'select' 'select_ln81_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 3130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_359)   --->   "%xor_ln81_355 = xor i1 %tmp_476, i1 1" [./components.h:81]   --->   Operation 3130 'xor' 'xor_ln81_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_359)   --->   "%and_ln81_415 = and i1 %icmp_ln81_237, i1 %xor_ln81_355" [./components.h:81]   --->   Operation 3131 'and' 'and_ln81_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_359)   --->   "%select_ln81_237 = select i1 %and_ln81_414, i1 %and_ln81_415, i1 %icmp_ln81_238" [./components.h:81]   --->   Operation 3132 'select' 'select_ln81_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_179)   --->   "%and_ln81_416 = and i1 %and_ln81_414, i1 %icmp_ln81_238" [./components.h:81]   --->   Operation 3133 'and' 'and_ln81_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_179)   --->   "%xor_ln81_356 = xor i1 %and_ln81_416, i1 1" [./components.h:81]   --->   Operation 3134 'xor' 'xor_ln81_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_179)   --->   "%empty_71 = and i1 %tmp_471, i1 %xor_ln81_356" [./components.h:81]   --->   Operation 3135 'and' 'empty_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3136 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_417)   --->   "%xor_ln81_357 = xor i1 %select_ln81_236, i1 1" [./components.h:81]   --->   Operation 3136 'xor' 'xor_ln81_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_417)   --->   "%or_ln81_178 = or i1 %tmp_475, i1 %xor_ln81_357" [./components.h:81]   --->   Operation 3137 'or' 'or_ln81_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_417)   --->   "%xor_ln81_358 = xor i1 %tmp_471, i1 1" [./components.h:81]   --->   Operation 3138 'xor' 'xor_ln81_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_417 = and i1 %or_ln81_178, i1 %xor_ln81_358" [./components.h:81]   --->   Operation 3139 'and' 'and_ln81_417' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_359)   --->   "%and_ln81_418 = and i1 %tmp_475, i1 %select_ln81_237" [./components.h:81]   --->   Operation 3140 'and' 'and_ln81_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3141 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_359 = xor i1 %and_ln81_418, i1 1" [./components.h:81]   --->   Operation 3141 'xor' 'xor_ln81_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_179)   --->   "%and_ln81_419 = and i1 %empty_71, i1 %xor_ln81_359" [./components.h:81]   --->   Operation 3142 'and' 'and_ln81_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3143 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_179 = or i1 %and_ln81_417, i1 %and_ln81_419" [./components.h:81]   --->   Operation 3143 'or' 'or_ln81_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln81_180 = sext i16 %P_L1_W_0_load_60" [./components.h:81]   --->   Operation 3144 'sext' 'sext_ln81_180' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln81_188 = zext i15 %x_load_60" [./components.h:81]   --->   Operation 3145 'zext' 'zext_ln81_188' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3146 [1/1] (1.94ns)   --->   "%mul_ln81_60 = mul i31 %sext_ln81_180, i31 %zext_ln81_188" [./components.h:81]   --->   Operation 3146 'mul' 'mul_ln81_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3147 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_120)   --->   "%select_ln81_238 = select i1 %and_ln81_417, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3147 'select' 'select_ln81_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_120)   --->   "%select_ln81_239 = select i1 %or_ln81_179, i16 %select_ln81_238, i16 %z_o_123" [./components.h:81]   --->   Operation 3148 'select' 'select_ln81_239' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_120)   --->   "%shl_ln81_59 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_239, i10 0" [./components.h:81]   --->   Operation 3149 'bitconcatenate' 'shl_ln81_59' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3150 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_120)   --->   "%sext_ln81_181 = sext i26 %shl_ln81_59" [./components.h:81]   --->   Operation 3150 'sext' 'sext_ln81_181' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3151 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_120)   --->   "%sext_ln81_182 = sext i31 %mul_ln81_60" [./components.h:81]   --->   Operation 3151 'sext' 'sext_ln81_182' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3152 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_120 = add i32 %sext_ln81_181, i32 %sext_ln81_182" [./components.h:81]   --->   Operation 3152 'add' 'add_ln81_120' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3153 [1/1] (0.00ns)   --->   "%tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 31" [./components.h:81]   --->   Operation 3153 'bitselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node z_o_125)   --->   "%z_o_124 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_120, i32 10, i32 25" [./components.h:81]   --->   Operation 3154 'partselect' 'z_o_124' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node z_o_125)   --->   "%tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_60, i32 9" [./components.h:81]   --->   Operation 3155 'bitselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3156 [1/1] (0.00ns)   --->   "%trunc_ln81_60 = trunc i31 %mul_ln81_60" [./components.h:81]   --->   Operation 3156 'trunc' 'trunc_ln81_60' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3157 [1/1] (0.71ns)   --->   "%icmp_ln81_240 = icmp_ne  i9 %trunc_ln81_60, i9 0" [./components.h:81]   --->   Operation 3157 'icmp' 'icmp_ln81_240' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3158 [1/1] (0.00ns) (grouped into LUT with out node z_o_125)   --->   "%tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 10" [./components.h:81]   --->   Operation 3158 'bitselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node z_o_125)   --->   "%or_ln81_180 = or i1 %tmp_482, i1 %icmp_ln81_240" [./components.h:81]   --->   Operation 3159 'or' 'or_ln81_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3160 [1/1] (0.00ns) (grouped into LUT with out node z_o_125)   --->   "%and_ln81_420 = and i1 %or_ln81_180, i1 %tmp_480" [./components.h:81]   --->   Operation 3160 'and' 'and_ln81_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node z_o_125)   --->   "%zext_ln81_60 = zext i1 %and_ln81_420" [./components.h:81]   --->   Operation 3161 'zext' 'zext_ln81_60' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3162 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_125 = add i16 %z_o_124, i16 %zext_ln81_60" [./components.h:81]   --->   Operation 3162 'add' 'z_o_125' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3163 [1/1] (0.00ns)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_125, i32 15" [./components.h:81]   --->   Operation 3163 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3164 [1/1] (0.00ns)   --->   "%tmp_485 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_120, i32 27, i32 31" [./components.h:81]   --->   Operation 3164 'partselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3165 [1/1] (0.70ns)   --->   "%icmp_ln81_241 = icmp_eq  i5 %tmp_485, i5 31" [./components.h:81]   --->   Operation 3165 'icmp' 'icmp_ln81_241' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3166 [1/1] (0.00ns)   --->   "%tmp_486 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_120, i32 26, i32 31" [./components.h:81]   --->   Operation 3166 'partselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 3167 [1/1] (0.70ns)   --->   "%icmp_ln81_242 = icmp_eq  i6 %tmp_486, i6 63" [./components.h:81]   --->   Operation 3167 'icmp' 'icmp_ln81_242' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3168 [1/1] (0.70ns)   --->   "%icmp_ln81_243 = icmp_eq  i6 %tmp_486, i6 0" [./components.h:81]   --->   Operation 3168 'icmp' 'icmp_ln81_243' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 3169 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_61 = load i16 61" [./components.h:81]   --->   Operation 3169 'load' 'P_L1_W_0_load_61' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_63 : Operation 3170 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_62 = load i16 62" [./components.h:81]   --->   Operation 3170 'load' 'P_L1_W_0_load_62' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 64 <SV = 63> <Delay = 3.59>
ST_64 : Operation 3171 [1/2] (0.58ns)   --->   "%x_load_62 = load i7 %x_addr_62" [./components.h:81]   --->   Operation 3171 'load' 'x_load_62' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_64 : Operation 3172 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_62, i15 62" [./components.h:67]   --->   Operation 3172 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_64 : Operation 3173 [1/1] (0.00ns)   --->   "%x_addr_63 = getelementptr i15 %x, i64 0, i64 63" [./components.h:67]   --->   Operation 3173 'getelementptr' 'x_addr_63' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3174 [2/2] (0.58ns)   --->   "%x_load_63 = load i7 %x_addr_63" [./components.h:81]   --->   Operation 3174 'load' 'x_load_63' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_64 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_421)   --->   "%tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 25" [./components.h:81]   --->   Operation 3175 'bitselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3176 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_421)   --->   "%xor_ln81_360 = xor i1 %tmp_483, i1 1" [./components.h:81]   --->   Operation 3176 'xor' 'xor_ln81_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_421 = and i1 %tmp_481, i1 %xor_ln81_360" [./components.h:81]   --->   Operation 3177 'and' 'and_ln81_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_365)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_120, i32 26" [./components.h:81]   --->   Operation 3178 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_424)   --->   "%select_ln81_240 = select i1 %and_ln81_421, i1 %icmp_ln81_242, i1 %icmp_ln81_243" [./components.h:81]   --->   Operation 3179 'select' 'select_ln81_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 3180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_365)   --->   "%xor_ln81_361 = xor i1 %tmp_484, i1 1" [./components.h:81]   --->   Operation 3180 'xor' 'xor_ln81_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_365)   --->   "%and_ln81_422 = and i1 %icmp_ln81_241, i1 %xor_ln81_361" [./components.h:81]   --->   Operation 3181 'and' 'and_ln81_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_365)   --->   "%select_ln81_241 = select i1 %and_ln81_421, i1 %and_ln81_422, i1 %icmp_ln81_242" [./components.h:81]   --->   Operation 3182 'select' 'select_ln81_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_182)   --->   "%and_ln81_423 = and i1 %and_ln81_421, i1 %icmp_ln81_242" [./components.h:81]   --->   Operation 3183 'and' 'and_ln81_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3184 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_182)   --->   "%xor_ln81_362 = xor i1 %and_ln81_423, i1 1" [./components.h:81]   --->   Operation 3184 'xor' 'xor_ln81_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_182)   --->   "%empty_72 = and i1 %tmp_479, i1 %xor_ln81_362" [./components.h:81]   --->   Operation 3185 'and' 'empty_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3186 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_424)   --->   "%xor_ln81_363 = xor i1 %select_ln81_240, i1 1" [./components.h:81]   --->   Operation 3186 'xor' 'xor_ln81_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3187 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_424)   --->   "%or_ln81_181 = or i1 %tmp_483, i1 %xor_ln81_363" [./components.h:81]   --->   Operation 3187 'or' 'or_ln81_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3188 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_424)   --->   "%xor_ln81_364 = xor i1 %tmp_479, i1 1" [./components.h:81]   --->   Operation 3188 'xor' 'xor_ln81_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_424 = and i1 %or_ln81_181, i1 %xor_ln81_364" [./components.h:81]   --->   Operation 3189 'and' 'and_ln81_424' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_365)   --->   "%and_ln81_425 = and i1 %tmp_483, i1 %select_ln81_241" [./components.h:81]   --->   Operation 3190 'and' 'and_ln81_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3191 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_365 = xor i1 %and_ln81_425, i1 1" [./components.h:81]   --->   Operation 3191 'xor' 'xor_ln81_365' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_182)   --->   "%and_ln81_426 = and i1 %empty_72, i1 %xor_ln81_365" [./components.h:81]   --->   Operation 3192 'and' 'and_ln81_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_182 = or i1 %and_ln81_424, i1 %and_ln81_426" [./components.h:81]   --->   Operation 3193 'or' 'or_ln81_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln81_183 = sext i16 %P_L1_W_0_load_61" [./components.h:81]   --->   Operation 3194 'sext' 'sext_ln81_183' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3195 [1/1] (0.00ns)   --->   "%zext_ln81_189 = zext i15 %x_load_61" [./components.h:81]   --->   Operation 3195 'zext' 'zext_ln81_189' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3196 [1/1] (1.94ns)   --->   "%mul_ln81_61 = mul i31 %sext_ln81_183, i31 %zext_ln81_189" [./components.h:81]   --->   Operation 3196 'mul' 'mul_ln81_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_122)   --->   "%select_ln81_242 = select i1 %and_ln81_424, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3197 'select' 'select_ln81_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_122)   --->   "%select_ln81_243 = select i1 %or_ln81_182, i16 %select_ln81_242, i16 %z_o_125" [./components.h:81]   --->   Operation 3198 'select' 'select_ln81_243' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_122)   --->   "%shl_ln81_60 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_243, i10 0" [./components.h:81]   --->   Operation 3199 'bitconcatenate' 'shl_ln81_60' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_122)   --->   "%sext_ln81_184 = sext i26 %shl_ln81_60" [./components.h:81]   --->   Operation 3200 'sext' 'sext_ln81_184' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_122)   --->   "%sext_ln81_185 = sext i31 %mul_ln81_61" [./components.h:81]   --->   Operation 3201 'sext' 'sext_ln81_185' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3202 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_122 = add i32 %sext_ln81_184, i32 %sext_ln81_185" [./components.h:81]   --->   Operation 3202 'add' 'add_ln81_122' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3203 [1/1] (0.00ns)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 31" [./components.h:81]   --->   Operation 3203 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node z_o_127)   --->   "%z_o_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_122, i32 10, i32 25" [./components.h:81]   --->   Operation 3204 'partselect' 'z_o_126' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3205 [1/1] (0.00ns) (grouped into LUT with out node z_o_127)   --->   "%tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_61, i32 9" [./components.h:81]   --->   Operation 3205 'bitselect' 'tmp_488' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3206 [1/1] (0.00ns)   --->   "%trunc_ln81_61 = trunc i31 %mul_ln81_61" [./components.h:81]   --->   Operation 3206 'trunc' 'trunc_ln81_61' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3207 [1/1] (0.71ns)   --->   "%icmp_ln81_244 = icmp_ne  i9 %trunc_ln81_61, i9 0" [./components.h:81]   --->   Operation 3207 'icmp' 'icmp_ln81_244' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node z_o_127)   --->   "%tmp_490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 10" [./components.h:81]   --->   Operation 3208 'bitselect' 'tmp_490' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3209 [1/1] (0.00ns) (grouped into LUT with out node z_o_127)   --->   "%or_ln81_183 = or i1 %tmp_490, i1 %icmp_ln81_244" [./components.h:81]   --->   Operation 3209 'or' 'or_ln81_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node z_o_127)   --->   "%and_ln81_427 = and i1 %or_ln81_183, i1 %tmp_488" [./components.h:81]   --->   Operation 3210 'and' 'and_ln81_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3211 [1/1] (0.00ns) (grouped into LUT with out node z_o_127)   --->   "%zext_ln81_61 = zext i1 %and_ln81_427" [./components.h:81]   --->   Operation 3211 'zext' 'zext_ln81_61' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3212 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_127 = add i16 %z_o_126, i16 %zext_ln81_61" [./components.h:81]   --->   Operation 3212 'add' 'z_o_127' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3213 [1/1] (0.00ns)   --->   "%tmp_491 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_127, i32 15" [./components.h:81]   --->   Operation 3213 'bitselect' 'tmp_491' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3214 [1/1] (0.00ns)   --->   "%tmp_493 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_122, i32 27, i32 31" [./components.h:81]   --->   Operation 3214 'partselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3215 [1/1] (0.70ns)   --->   "%icmp_ln81_245 = icmp_eq  i5 %tmp_493, i5 31" [./components.h:81]   --->   Operation 3215 'icmp' 'icmp_ln81_245' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3216 [1/1] (0.00ns)   --->   "%tmp_494 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_122, i32 26, i32 31" [./components.h:81]   --->   Operation 3216 'partselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3217 [1/1] (0.70ns)   --->   "%icmp_ln81_246 = icmp_eq  i6 %tmp_494, i6 63" [./components.h:81]   --->   Operation 3217 'icmp' 'icmp_ln81_246' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3218 [1/1] (0.70ns)   --->   "%icmp_ln81_247 = icmp_eq  i6 %tmp_494, i6 0" [./components.h:81]   --->   Operation 3218 'icmp' 'icmp_ln81_247' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3219 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_62 = load i16 62" [./components.h:81]   --->   Operation 3219 'load' 'P_L1_W_0_load_62' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_64 : Operation 3220 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_63 = load i16 63" [./components.h:81]   --->   Operation 3220 'load' 'P_L1_W_0_load_63' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 65 <SV = 64> <Delay = 3.59>
ST_65 : Operation 3221 [1/2] (0.58ns)   --->   "%x_load_63 = load i7 %x_addr_63" [./components.h:81]   --->   Operation 3221 'load' 'x_load_63' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_65 : Operation 3222 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_63, i15 63" [./components.h:67]   --->   Operation 3222 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_65 : Operation 3223 [1/1] (0.00ns)   --->   "%x_addr_64 = getelementptr i15 %x, i64 0, i64 64" [./components.h:67]   --->   Operation 3223 'getelementptr' 'x_addr_64' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3224 [2/2] (0.58ns)   --->   "%x_load_64 = load i7 %x_addr_64" [./components.h:81]   --->   Operation 3224 'load' 'x_load_64' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_65 : Operation 3225 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_428)   --->   "%tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 25" [./components.h:81]   --->   Operation 3225 'bitselect' 'tmp_489' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_428)   --->   "%xor_ln81_366 = xor i1 %tmp_491, i1 1" [./components.h:81]   --->   Operation 3226 'xor' 'xor_ln81_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_428 = and i1 %tmp_489, i1 %xor_ln81_366" [./components.h:81]   --->   Operation 3227 'and' 'and_ln81_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_371)   --->   "%tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_122, i32 26" [./components.h:81]   --->   Operation 3228 'bitselect' 'tmp_492' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3229 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_431)   --->   "%select_ln81_244 = select i1 %and_ln81_428, i1 %icmp_ln81_246, i1 %icmp_ln81_247" [./components.h:81]   --->   Operation 3229 'select' 'select_ln81_244' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_371)   --->   "%xor_ln81_367 = xor i1 %tmp_492, i1 1" [./components.h:81]   --->   Operation 3230 'xor' 'xor_ln81_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_371)   --->   "%and_ln81_429 = and i1 %icmp_ln81_245, i1 %xor_ln81_367" [./components.h:81]   --->   Operation 3231 'and' 'and_ln81_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_371)   --->   "%select_ln81_245 = select i1 %and_ln81_428, i1 %and_ln81_429, i1 %icmp_ln81_246" [./components.h:81]   --->   Operation 3232 'select' 'select_ln81_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 3233 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_185)   --->   "%and_ln81_430 = and i1 %and_ln81_428, i1 %icmp_ln81_246" [./components.h:81]   --->   Operation 3233 'and' 'and_ln81_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_185)   --->   "%xor_ln81_368 = xor i1 %and_ln81_430, i1 1" [./components.h:81]   --->   Operation 3234 'xor' 'xor_ln81_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3235 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_185)   --->   "%empty_73 = and i1 %tmp_487, i1 %xor_ln81_368" [./components.h:81]   --->   Operation 3235 'and' 'empty_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3236 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_431)   --->   "%xor_ln81_369 = xor i1 %select_ln81_244, i1 1" [./components.h:81]   --->   Operation 3236 'xor' 'xor_ln81_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3237 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_431)   --->   "%or_ln81_184 = or i1 %tmp_491, i1 %xor_ln81_369" [./components.h:81]   --->   Operation 3237 'or' 'or_ln81_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3238 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_431)   --->   "%xor_ln81_370 = xor i1 %tmp_487, i1 1" [./components.h:81]   --->   Operation 3238 'xor' 'xor_ln81_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_431 = and i1 %or_ln81_184, i1 %xor_ln81_370" [./components.h:81]   --->   Operation 3239 'and' 'and_ln81_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_371)   --->   "%and_ln81_432 = and i1 %tmp_491, i1 %select_ln81_245" [./components.h:81]   --->   Operation 3240 'and' 'and_ln81_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3241 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_371 = xor i1 %and_ln81_432, i1 1" [./components.h:81]   --->   Operation 3241 'xor' 'xor_ln81_371' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3242 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_185)   --->   "%and_ln81_433 = and i1 %empty_73, i1 %xor_ln81_371" [./components.h:81]   --->   Operation 3242 'and' 'and_ln81_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_185 = or i1 %and_ln81_431, i1 %and_ln81_433" [./components.h:81]   --->   Operation 3243 'or' 'or_ln81_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3244 [1/1] (0.00ns)   --->   "%sext_ln81_186 = sext i16 %P_L1_W_0_load_62" [./components.h:81]   --->   Operation 3244 'sext' 'sext_ln81_186' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3245 [1/1] (0.00ns)   --->   "%zext_ln81_190 = zext i15 %x_load_62" [./components.h:81]   --->   Operation 3245 'zext' 'zext_ln81_190' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3246 [1/1] (1.94ns)   --->   "%mul_ln81_62 = mul i31 %sext_ln81_186, i31 %zext_ln81_190" [./components.h:81]   --->   Operation 3246 'mul' 'mul_ln81_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3247 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_124)   --->   "%select_ln81_246 = select i1 %and_ln81_431, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3247 'select' 'select_ln81_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 3248 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_124)   --->   "%select_ln81_247 = select i1 %or_ln81_185, i16 %select_ln81_246, i16 %z_o_127" [./components.h:81]   --->   Operation 3248 'select' 'select_ln81_247' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 3249 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_124)   --->   "%shl_ln81_61 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_247, i10 0" [./components.h:81]   --->   Operation 3249 'bitconcatenate' 'shl_ln81_61' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3250 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_124)   --->   "%sext_ln81_187 = sext i26 %shl_ln81_61" [./components.h:81]   --->   Operation 3250 'sext' 'sext_ln81_187' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3251 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_124)   --->   "%sext_ln81_188 = sext i31 %mul_ln81_62" [./components.h:81]   --->   Operation 3251 'sext' 'sext_ln81_188' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3252 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_124 = add i32 %sext_ln81_187, i32 %sext_ln81_188" [./components.h:81]   --->   Operation 3252 'add' 'add_ln81_124' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3253 [1/1] (0.00ns)   --->   "%tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 31" [./components.h:81]   --->   Operation 3253 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3254 [1/1] (0.00ns) (grouped into LUT with out node z_o_129)   --->   "%z_o_128 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_124, i32 10, i32 25" [./components.h:81]   --->   Operation 3254 'partselect' 'z_o_128' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3255 [1/1] (0.00ns) (grouped into LUT with out node z_o_129)   --->   "%tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_62, i32 9" [./components.h:81]   --->   Operation 3255 'bitselect' 'tmp_496' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3256 [1/1] (0.00ns)   --->   "%trunc_ln81_62 = trunc i31 %mul_ln81_62" [./components.h:81]   --->   Operation 3256 'trunc' 'trunc_ln81_62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3257 [1/1] (0.71ns)   --->   "%icmp_ln81_248 = icmp_ne  i9 %trunc_ln81_62, i9 0" [./components.h:81]   --->   Operation 3257 'icmp' 'icmp_ln81_248' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node z_o_129)   --->   "%tmp_498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 10" [./components.h:81]   --->   Operation 3258 'bitselect' 'tmp_498' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3259 [1/1] (0.00ns) (grouped into LUT with out node z_o_129)   --->   "%or_ln81_186 = or i1 %tmp_498, i1 %icmp_ln81_248" [./components.h:81]   --->   Operation 3259 'or' 'or_ln81_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3260 [1/1] (0.00ns) (grouped into LUT with out node z_o_129)   --->   "%and_ln81_434 = and i1 %or_ln81_186, i1 %tmp_496" [./components.h:81]   --->   Operation 3260 'and' 'and_ln81_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3261 [1/1] (0.00ns) (grouped into LUT with out node z_o_129)   --->   "%zext_ln81_62 = zext i1 %and_ln81_434" [./components.h:81]   --->   Operation 3261 'zext' 'zext_ln81_62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3262 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_129 = add i16 %z_o_128, i16 %zext_ln81_62" [./components.h:81]   --->   Operation 3262 'add' 'z_o_129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3263 [1/1] (0.00ns)   --->   "%tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_129, i32 15" [./components.h:81]   --->   Operation 3263 'bitselect' 'tmp_499' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3264 [1/1] (0.00ns)   --->   "%tmp_501 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_124, i32 27, i32 31" [./components.h:81]   --->   Operation 3264 'partselect' 'tmp_501' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3265 [1/1] (0.70ns)   --->   "%icmp_ln81_249 = icmp_eq  i5 %tmp_501, i5 31" [./components.h:81]   --->   Operation 3265 'icmp' 'icmp_ln81_249' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3266 [1/1] (0.00ns)   --->   "%tmp_502 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_124, i32 26, i32 31" [./components.h:81]   --->   Operation 3266 'partselect' 'tmp_502' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3267 [1/1] (0.70ns)   --->   "%icmp_ln81_250 = icmp_eq  i6 %tmp_502, i6 63" [./components.h:81]   --->   Operation 3267 'icmp' 'icmp_ln81_250' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3268 [1/1] (0.70ns)   --->   "%icmp_ln81_251 = icmp_eq  i6 %tmp_502, i6 0" [./components.h:81]   --->   Operation 3268 'icmp' 'icmp_ln81_251' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3269 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_63 = load i16 63" [./components.h:81]   --->   Operation 3269 'load' 'P_L1_W_0_load_63' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_65 : Operation 3270 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_64 = load i16 64" [./components.h:81]   --->   Operation 3270 'load' 'P_L1_W_0_load_64' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 66 <SV = 65> <Delay = 3.59>
ST_66 : Operation 3271 [1/2] (0.58ns)   --->   "%x_load_64 = load i7 %x_addr_64" [./components.h:81]   --->   Operation 3271 'load' 'x_load_64' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_66 : Operation 3272 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_64, i15 64" [./components.h:67]   --->   Operation 3272 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_66 : Operation 3273 [1/1] (0.00ns)   --->   "%x_addr_65 = getelementptr i15 %x, i64 0, i64 65" [./components.h:67]   --->   Operation 3273 'getelementptr' 'x_addr_65' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3274 [2/2] (0.58ns)   --->   "%x_load_65 = load i7 %x_addr_65" [./components.h:81]   --->   Operation 3274 'load' 'x_load_65' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_66 : Operation 3275 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_435)   --->   "%tmp_497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 25" [./components.h:81]   --->   Operation 3275 'bitselect' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3276 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_435)   --->   "%xor_ln81_372 = xor i1 %tmp_499, i1 1" [./components.h:81]   --->   Operation 3276 'xor' 'xor_ln81_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_435 = and i1 %tmp_497, i1 %xor_ln81_372" [./components.h:81]   --->   Operation 3277 'and' 'and_ln81_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_377)   --->   "%tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_124, i32 26" [./components.h:81]   --->   Operation 3278 'bitselect' 'tmp_500' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_438)   --->   "%select_ln81_248 = select i1 %and_ln81_435, i1 %icmp_ln81_250, i1 %icmp_ln81_251" [./components.h:81]   --->   Operation 3279 'select' 'select_ln81_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 3280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_377)   --->   "%xor_ln81_373 = xor i1 %tmp_500, i1 1" [./components.h:81]   --->   Operation 3280 'xor' 'xor_ln81_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_377)   --->   "%and_ln81_436 = and i1 %icmp_ln81_249, i1 %xor_ln81_373" [./components.h:81]   --->   Operation 3281 'and' 'and_ln81_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_377)   --->   "%select_ln81_249 = select i1 %and_ln81_435, i1 %and_ln81_436, i1 %icmp_ln81_250" [./components.h:81]   --->   Operation 3282 'select' 'select_ln81_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_188)   --->   "%and_ln81_437 = and i1 %and_ln81_435, i1 %icmp_ln81_250" [./components.h:81]   --->   Operation 3283 'and' 'and_ln81_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3284 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_188)   --->   "%xor_ln81_374 = xor i1 %and_ln81_437, i1 1" [./components.h:81]   --->   Operation 3284 'xor' 'xor_ln81_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3285 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_188)   --->   "%empty_74 = and i1 %tmp_495, i1 %xor_ln81_374" [./components.h:81]   --->   Operation 3285 'and' 'empty_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3286 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_438)   --->   "%xor_ln81_375 = xor i1 %select_ln81_248, i1 1" [./components.h:81]   --->   Operation 3286 'xor' 'xor_ln81_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3287 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_438)   --->   "%or_ln81_187 = or i1 %tmp_499, i1 %xor_ln81_375" [./components.h:81]   --->   Operation 3287 'or' 'or_ln81_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_438)   --->   "%xor_ln81_376 = xor i1 %tmp_495, i1 1" [./components.h:81]   --->   Operation 3288 'xor' 'xor_ln81_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_438 = and i1 %or_ln81_187, i1 %xor_ln81_376" [./components.h:81]   --->   Operation 3289 'and' 'and_ln81_438' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_377)   --->   "%and_ln81_439 = and i1 %tmp_499, i1 %select_ln81_249" [./components.h:81]   --->   Operation 3290 'and' 'and_ln81_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3291 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_377 = xor i1 %and_ln81_439, i1 1" [./components.h:81]   --->   Operation 3291 'xor' 'xor_ln81_377' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3292 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_188)   --->   "%and_ln81_440 = and i1 %empty_74, i1 %xor_ln81_377" [./components.h:81]   --->   Operation 3292 'and' 'and_ln81_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_188 = or i1 %and_ln81_438, i1 %and_ln81_440" [./components.h:81]   --->   Operation 3293 'or' 'or_ln81_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3294 [1/1] (0.00ns)   --->   "%sext_ln81_189 = sext i16 %P_L1_W_0_load_63" [./components.h:81]   --->   Operation 3294 'sext' 'sext_ln81_189' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3295 [1/1] (0.00ns)   --->   "%zext_ln81_191 = zext i15 %x_load_63" [./components.h:81]   --->   Operation 3295 'zext' 'zext_ln81_191' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3296 [1/1] (1.94ns)   --->   "%mul_ln81_63 = mul i31 %sext_ln81_189, i31 %zext_ln81_191" [./components.h:81]   --->   Operation 3296 'mul' 'mul_ln81_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3297 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_126)   --->   "%select_ln81_250 = select i1 %and_ln81_438, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3297 'select' 'select_ln81_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_126)   --->   "%select_ln81_251 = select i1 %or_ln81_188, i16 %select_ln81_250, i16 %z_o_129" [./components.h:81]   --->   Operation 3298 'select' 'select_ln81_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 3299 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_126)   --->   "%shl_ln81_62 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_251, i10 0" [./components.h:81]   --->   Operation 3299 'bitconcatenate' 'shl_ln81_62' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3300 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_126)   --->   "%sext_ln81_190 = sext i26 %shl_ln81_62" [./components.h:81]   --->   Operation 3300 'sext' 'sext_ln81_190' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3301 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_126)   --->   "%sext_ln81_191 = sext i31 %mul_ln81_63" [./components.h:81]   --->   Operation 3301 'sext' 'sext_ln81_191' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3302 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_126 = add i32 %sext_ln81_190, i32 %sext_ln81_191" [./components.h:81]   --->   Operation 3302 'add' 'add_ln81_126' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3303 [1/1] (0.00ns)   --->   "%tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 31" [./components.h:81]   --->   Operation 3303 'bitselect' 'tmp_503' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3304 [1/1] (0.00ns) (grouped into LUT with out node z_o_131)   --->   "%z_o_130 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_126, i32 10, i32 25" [./components.h:81]   --->   Operation 3304 'partselect' 'z_o_130' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3305 [1/1] (0.00ns) (grouped into LUT with out node z_o_131)   --->   "%tmp_504 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_63, i32 9" [./components.h:81]   --->   Operation 3305 'bitselect' 'tmp_504' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3306 [1/1] (0.00ns)   --->   "%trunc_ln81_63 = trunc i31 %mul_ln81_63" [./components.h:81]   --->   Operation 3306 'trunc' 'trunc_ln81_63' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3307 [1/1] (0.71ns)   --->   "%icmp_ln81_252 = icmp_ne  i9 %trunc_ln81_63, i9 0" [./components.h:81]   --->   Operation 3307 'icmp' 'icmp_ln81_252' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node z_o_131)   --->   "%tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 10" [./components.h:81]   --->   Operation 3308 'bitselect' 'tmp_506' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3309 [1/1] (0.00ns) (grouped into LUT with out node z_o_131)   --->   "%or_ln81_189 = or i1 %tmp_506, i1 %icmp_ln81_252" [./components.h:81]   --->   Operation 3309 'or' 'or_ln81_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3310 [1/1] (0.00ns) (grouped into LUT with out node z_o_131)   --->   "%and_ln81_441 = and i1 %or_ln81_189, i1 %tmp_504" [./components.h:81]   --->   Operation 3310 'and' 'and_ln81_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3311 [1/1] (0.00ns) (grouped into LUT with out node z_o_131)   --->   "%zext_ln81_63 = zext i1 %and_ln81_441" [./components.h:81]   --->   Operation 3311 'zext' 'zext_ln81_63' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3312 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_131 = add i16 %z_o_130, i16 %zext_ln81_63" [./components.h:81]   --->   Operation 3312 'add' 'z_o_131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3313 [1/1] (0.00ns)   --->   "%tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_131, i32 15" [./components.h:81]   --->   Operation 3313 'bitselect' 'tmp_507' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3314 [1/1] (0.00ns)   --->   "%tmp_509 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_126, i32 27, i32 31" [./components.h:81]   --->   Operation 3314 'partselect' 'tmp_509' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3315 [1/1] (0.70ns)   --->   "%icmp_ln81_253 = icmp_eq  i5 %tmp_509, i5 31" [./components.h:81]   --->   Operation 3315 'icmp' 'icmp_ln81_253' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_510 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_126, i32 26, i32 31" [./components.h:81]   --->   Operation 3316 'partselect' 'tmp_510' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3317 [1/1] (0.70ns)   --->   "%icmp_ln81_254 = icmp_eq  i6 %tmp_510, i6 63" [./components.h:81]   --->   Operation 3317 'icmp' 'icmp_ln81_254' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3318 [1/1] (0.70ns)   --->   "%icmp_ln81_255 = icmp_eq  i6 %tmp_510, i6 0" [./components.h:81]   --->   Operation 3318 'icmp' 'icmp_ln81_255' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3319 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_64 = load i16 64" [./components.h:81]   --->   Operation 3319 'load' 'P_L1_W_0_load_64' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_66 : Operation 3320 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_65 = load i16 65" [./components.h:81]   --->   Operation 3320 'load' 'P_L1_W_0_load_65' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 67 <SV = 66> <Delay = 3.59>
ST_67 : Operation 3321 [1/2] (0.58ns)   --->   "%x_load_65 = load i7 %x_addr_65" [./components.h:81]   --->   Operation 3321 'load' 'x_load_65' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_67 : Operation 3322 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_65, i15 65" [./components.h:67]   --->   Operation 3322 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_67 : Operation 3323 [1/1] (0.00ns)   --->   "%x_addr_66 = getelementptr i15 %x, i64 0, i64 66" [./components.h:67]   --->   Operation 3323 'getelementptr' 'x_addr_66' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3324 [2/2] (0.58ns)   --->   "%x_load_66 = load i7 %x_addr_66" [./components.h:81]   --->   Operation 3324 'load' 'x_load_66' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_67 : Operation 3325 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_442)   --->   "%tmp_505 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 25" [./components.h:81]   --->   Operation 3325 'bitselect' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3326 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_442)   --->   "%xor_ln81_378 = xor i1 %tmp_507, i1 1" [./components.h:81]   --->   Operation 3326 'xor' 'xor_ln81_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_442 = and i1 %tmp_505, i1 %xor_ln81_378" [./components.h:81]   --->   Operation 3327 'and' 'and_ln81_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_383)   --->   "%tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_126, i32 26" [./components.h:81]   --->   Operation 3328 'bitselect' 'tmp_508' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3329 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_445)   --->   "%select_ln81_252 = select i1 %and_ln81_442, i1 %icmp_ln81_254, i1 %icmp_ln81_255" [./components.h:81]   --->   Operation 3329 'select' 'select_ln81_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 3330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_383)   --->   "%xor_ln81_379 = xor i1 %tmp_508, i1 1" [./components.h:81]   --->   Operation 3330 'xor' 'xor_ln81_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_383)   --->   "%and_ln81_443 = and i1 %icmp_ln81_253, i1 %xor_ln81_379" [./components.h:81]   --->   Operation 3331 'and' 'and_ln81_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_383)   --->   "%select_ln81_253 = select i1 %and_ln81_442, i1 %and_ln81_443, i1 %icmp_ln81_254" [./components.h:81]   --->   Operation 3332 'select' 'select_ln81_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_191)   --->   "%and_ln81_444 = and i1 %and_ln81_442, i1 %icmp_ln81_254" [./components.h:81]   --->   Operation 3333 'and' 'and_ln81_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3334 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_191)   --->   "%xor_ln81_380 = xor i1 %and_ln81_444, i1 1" [./components.h:81]   --->   Operation 3334 'xor' 'xor_ln81_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3335 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_191)   --->   "%empty_75 = and i1 %tmp_503, i1 %xor_ln81_380" [./components.h:81]   --->   Operation 3335 'and' 'empty_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3336 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_445)   --->   "%xor_ln81_381 = xor i1 %select_ln81_252, i1 1" [./components.h:81]   --->   Operation 3336 'xor' 'xor_ln81_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3337 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_445)   --->   "%or_ln81_190 = or i1 %tmp_507, i1 %xor_ln81_381" [./components.h:81]   --->   Operation 3337 'or' 'or_ln81_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_445)   --->   "%xor_ln81_382 = xor i1 %tmp_503, i1 1" [./components.h:81]   --->   Operation 3338 'xor' 'xor_ln81_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_445 = and i1 %or_ln81_190, i1 %xor_ln81_382" [./components.h:81]   --->   Operation 3339 'and' 'and_ln81_445' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_383)   --->   "%and_ln81_446 = and i1 %tmp_507, i1 %select_ln81_253" [./components.h:81]   --->   Operation 3340 'and' 'and_ln81_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3341 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_383 = xor i1 %and_ln81_446, i1 1" [./components.h:81]   --->   Operation 3341 'xor' 'xor_ln81_383' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3342 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_191)   --->   "%and_ln81_447 = and i1 %empty_75, i1 %xor_ln81_383" [./components.h:81]   --->   Operation 3342 'and' 'and_ln81_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_191 = or i1 %and_ln81_445, i1 %and_ln81_447" [./components.h:81]   --->   Operation 3343 'or' 'or_ln81_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3344 [1/1] (0.00ns)   --->   "%sext_ln81_192 = sext i16 %P_L1_W_0_load_64" [./components.h:81]   --->   Operation 3344 'sext' 'sext_ln81_192' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3345 [1/1] (0.00ns)   --->   "%zext_ln81_192 = zext i15 %x_load_64" [./components.h:81]   --->   Operation 3345 'zext' 'zext_ln81_192' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3346 [1/1] (1.94ns)   --->   "%mul_ln81_64 = mul i31 %sext_ln81_192, i31 %zext_ln81_192" [./components.h:81]   --->   Operation 3346 'mul' 'mul_ln81_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3347 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_128)   --->   "%select_ln81_254 = select i1 %and_ln81_445, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3347 'select' 'select_ln81_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_128)   --->   "%select_ln81_255 = select i1 %or_ln81_191, i16 %select_ln81_254, i16 %z_o_131" [./components.h:81]   --->   Operation 3348 'select' 'select_ln81_255' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 3349 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_128)   --->   "%shl_ln81_63 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_255, i10 0" [./components.h:81]   --->   Operation 3349 'bitconcatenate' 'shl_ln81_63' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_128)   --->   "%sext_ln81_193 = sext i26 %shl_ln81_63" [./components.h:81]   --->   Operation 3350 'sext' 'sext_ln81_193' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3351 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_128)   --->   "%sext_ln81_194 = sext i31 %mul_ln81_64" [./components.h:81]   --->   Operation 3351 'sext' 'sext_ln81_194' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3352 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_128 = add i32 %sext_ln81_193, i32 %sext_ln81_194" [./components.h:81]   --->   Operation 3352 'add' 'add_ln81_128' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3353 [1/1] (0.00ns)   --->   "%tmp_511 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 31" [./components.h:81]   --->   Operation 3353 'bitselect' 'tmp_511' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node z_o_133)   --->   "%z_o_132 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_128, i32 10, i32 25" [./components.h:81]   --->   Operation 3354 'partselect' 'z_o_132' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3355 [1/1] (0.00ns) (grouped into LUT with out node z_o_133)   --->   "%tmp_512 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_64, i32 9" [./components.h:81]   --->   Operation 3355 'bitselect' 'tmp_512' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3356 [1/1] (0.00ns)   --->   "%trunc_ln81_64 = trunc i31 %mul_ln81_64" [./components.h:81]   --->   Operation 3356 'trunc' 'trunc_ln81_64' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3357 [1/1] (0.71ns)   --->   "%icmp_ln81_256 = icmp_ne  i9 %trunc_ln81_64, i9 0" [./components.h:81]   --->   Operation 3357 'icmp' 'icmp_ln81_256' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node z_o_133)   --->   "%tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 10" [./components.h:81]   --->   Operation 3358 'bitselect' 'tmp_514' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3359 [1/1] (0.00ns) (grouped into LUT with out node z_o_133)   --->   "%or_ln81_192 = or i1 %tmp_514, i1 %icmp_ln81_256" [./components.h:81]   --->   Operation 3359 'or' 'or_ln81_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3360 [1/1] (0.00ns) (grouped into LUT with out node z_o_133)   --->   "%and_ln81_448 = and i1 %or_ln81_192, i1 %tmp_512" [./components.h:81]   --->   Operation 3360 'and' 'and_ln81_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3361 [1/1] (0.00ns) (grouped into LUT with out node z_o_133)   --->   "%zext_ln81_64 = zext i1 %and_ln81_448" [./components.h:81]   --->   Operation 3361 'zext' 'zext_ln81_64' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3362 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_133 = add i16 %z_o_132, i16 %zext_ln81_64" [./components.h:81]   --->   Operation 3362 'add' 'z_o_133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3363 [1/1] (0.00ns)   --->   "%tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_133, i32 15" [./components.h:81]   --->   Operation 3363 'bitselect' 'tmp_515' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3364 [1/1] (0.00ns)   --->   "%tmp_517 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_128, i32 27, i32 31" [./components.h:81]   --->   Operation 3364 'partselect' 'tmp_517' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3365 [1/1] (0.70ns)   --->   "%icmp_ln81_257 = icmp_eq  i5 %tmp_517, i5 31" [./components.h:81]   --->   Operation 3365 'icmp' 'icmp_ln81_257' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3366 [1/1] (0.00ns)   --->   "%tmp_518 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_128, i32 26, i32 31" [./components.h:81]   --->   Operation 3366 'partselect' 'tmp_518' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3367 [1/1] (0.70ns)   --->   "%icmp_ln81_258 = icmp_eq  i6 %tmp_518, i6 63" [./components.h:81]   --->   Operation 3367 'icmp' 'icmp_ln81_258' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3368 [1/1] (0.70ns)   --->   "%icmp_ln81_259 = icmp_eq  i6 %tmp_518, i6 0" [./components.h:81]   --->   Operation 3368 'icmp' 'icmp_ln81_259' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3369 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_65 = load i16 65" [./components.h:81]   --->   Operation 3369 'load' 'P_L1_W_0_load_65' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_67 : Operation 3370 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_66 = load i16 66" [./components.h:81]   --->   Operation 3370 'load' 'P_L1_W_0_load_66' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 68 <SV = 67> <Delay = 3.59>
ST_68 : Operation 3371 [1/2] (0.58ns)   --->   "%x_load_66 = load i7 %x_addr_66" [./components.h:81]   --->   Operation 3371 'load' 'x_load_66' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_68 : Operation 3372 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_66, i15 66" [./components.h:67]   --->   Operation 3372 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_68 : Operation 3373 [1/1] (0.00ns)   --->   "%x_addr_67 = getelementptr i15 %x, i64 0, i64 67" [./components.h:67]   --->   Operation 3373 'getelementptr' 'x_addr_67' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3374 [2/2] (0.58ns)   --->   "%x_load_67 = load i7 %x_addr_67" [./components.h:81]   --->   Operation 3374 'load' 'x_load_67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_68 : Operation 3375 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_449)   --->   "%tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 25" [./components.h:81]   --->   Operation 3375 'bitselect' 'tmp_513' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3376 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_449)   --->   "%xor_ln81_384 = xor i1 %tmp_515, i1 1" [./components.h:81]   --->   Operation 3376 'xor' 'xor_ln81_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_449 = and i1 %tmp_513, i1 %xor_ln81_384" [./components.h:81]   --->   Operation 3377 'and' 'and_ln81_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_389)   --->   "%tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_128, i32 26" [./components.h:81]   --->   Operation 3378 'bitselect' 'tmp_516' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3379 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_452)   --->   "%select_ln81_256 = select i1 %and_ln81_449, i1 %icmp_ln81_258, i1 %icmp_ln81_259" [./components.h:81]   --->   Operation 3379 'select' 'select_ln81_256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 3380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_389)   --->   "%xor_ln81_385 = xor i1 %tmp_516, i1 1" [./components.h:81]   --->   Operation 3380 'xor' 'xor_ln81_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_389)   --->   "%and_ln81_450 = and i1 %icmp_ln81_257, i1 %xor_ln81_385" [./components.h:81]   --->   Operation 3381 'and' 'and_ln81_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_389)   --->   "%select_ln81_257 = select i1 %and_ln81_449, i1 %and_ln81_450, i1 %icmp_ln81_258" [./components.h:81]   --->   Operation 3382 'select' 'select_ln81_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_194)   --->   "%and_ln81_451 = and i1 %and_ln81_449, i1 %icmp_ln81_258" [./components.h:81]   --->   Operation 3383 'and' 'and_ln81_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3384 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_194)   --->   "%xor_ln81_386 = xor i1 %and_ln81_451, i1 1" [./components.h:81]   --->   Operation 3384 'xor' 'xor_ln81_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3385 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_194)   --->   "%empty_76 = and i1 %tmp_511, i1 %xor_ln81_386" [./components.h:81]   --->   Operation 3385 'and' 'empty_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3386 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_452)   --->   "%xor_ln81_387 = xor i1 %select_ln81_256, i1 1" [./components.h:81]   --->   Operation 3386 'xor' 'xor_ln81_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3387 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_452)   --->   "%or_ln81_193 = or i1 %tmp_515, i1 %xor_ln81_387" [./components.h:81]   --->   Operation 3387 'or' 'or_ln81_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_452)   --->   "%xor_ln81_388 = xor i1 %tmp_511, i1 1" [./components.h:81]   --->   Operation 3388 'xor' 'xor_ln81_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_452 = and i1 %or_ln81_193, i1 %xor_ln81_388" [./components.h:81]   --->   Operation 3389 'and' 'and_ln81_452' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_389)   --->   "%and_ln81_453 = and i1 %tmp_515, i1 %select_ln81_257" [./components.h:81]   --->   Operation 3390 'and' 'and_ln81_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3391 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_389 = xor i1 %and_ln81_453, i1 1" [./components.h:81]   --->   Operation 3391 'xor' 'xor_ln81_389' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3392 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_194)   --->   "%and_ln81_454 = and i1 %empty_76, i1 %xor_ln81_389" [./components.h:81]   --->   Operation 3392 'and' 'and_ln81_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_194 = or i1 %and_ln81_452, i1 %and_ln81_454" [./components.h:81]   --->   Operation 3393 'or' 'or_ln81_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln81_195 = sext i16 %P_L1_W_0_load_65" [./components.h:81]   --->   Operation 3394 'sext' 'sext_ln81_195' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3395 [1/1] (0.00ns)   --->   "%zext_ln81_193 = zext i15 %x_load_65" [./components.h:81]   --->   Operation 3395 'zext' 'zext_ln81_193' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3396 [1/1] (1.94ns)   --->   "%mul_ln81_65 = mul i31 %sext_ln81_195, i31 %zext_ln81_193" [./components.h:81]   --->   Operation 3396 'mul' 'mul_ln81_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3397 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_130)   --->   "%select_ln81_258 = select i1 %and_ln81_452, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3397 'select' 'select_ln81_258' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_130)   --->   "%select_ln81_259 = select i1 %or_ln81_194, i16 %select_ln81_258, i16 %z_o_133" [./components.h:81]   --->   Operation 3398 'select' 'select_ln81_259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 3399 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_130)   --->   "%shl_ln81_64 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_259, i10 0" [./components.h:81]   --->   Operation 3399 'bitconcatenate' 'shl_ln81_64' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3400 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_130)   --->   "%sext_ln81_196 = sext i26 %shl_ln81_64" [./components.h:81]   --->   Operation 3400 'sext' 'sext_ln81_196' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3401 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_130)   --->   "%sext_ln81_197 = sext i31 %mul_ln81_65" [./components.h:81]   --->   Operation 3401 'sext' 'sext_ln81_197' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3402 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_130 = add i32 %sext_ln81_196, i32 %sext_ln81_197" [./components.h:81]   --->   Operation 3402 'add' 'add_ln81_130' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3403 [1/1] (0.00ns)   --->   "%tmp_519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 31" [./components.h:81]   --->   Operation 3403 'bitselect' 'tmp_519' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3404 [1/1] (0.00ns) (grouped into LUT with out node z_o_135)   --->   "%z_o_134 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_130, i32 10, i32 25" [./components.h:81]   --->   Operation 3404 'partselect' 'z_o_134' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3405 [1/1] (0.00ns) (grouped into LUT with out node z_o_135)   --->   "%tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_65, i32 9" [./components.h:81]   --->   Operation 3405 'bitselect' 'tmp_520' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3406 [1/1] (0.00ns)   --->   "%trunc_ln81_65 = trunc i31 %mul_ln81_65" [./components.h:81]   --->   Operation 3406 'trunc' 'trunc_ln81_65' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3407 [1/1] (0.71ns)   --->   "%icmp_ln81_260 = icmp_ne  i9 %trunc_ln81_65, i9 0" [./components.h:81]   --->   Operation 3407 'icmp' 'icmp_ln81_260' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node z_o_135)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 10" [./components.h:81]   --->   Operation 3408 'bitselect' 'tmp_522' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3409 [1/1] (0.00ns) (grouped into LUT with out node z_o_135)   --->   "%or_ln81_195 = or i1 %tmp_522, i1 %icmp_ln81_260" [./components.h:81]   --->   Operation 3409 'or' 'or_ln81_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3410 [1/1] (0.00ns) (grouped into LUT with out node z_o_135)   --->   "%and_ln81_455 = and i1 %or_ln81_195, i1 %tmp_520" [./components.h:81]   --->   Operation 3410 'and' 'and_ln81_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3411 [1/1] (0.00ns) (grouped into LUT with out node z_o_135)   --->   "%zext_ln81_65 = zext i1 %and_ln81_455" [./components.h:81]   --->   Operation 3411 'zext' 'zext_ln81_65' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3412 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_135 = add i16 %z_o_134, i16 %zext_ln81_65" [./components.h:81]   --->   Operation 3412 'add' 'z_o_135' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3413 [1/1] (0.00ns)   --->   "%tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_135, i32 15" [./components.h:81]   --->   Operation 3413 'bitselect' 'tmp_523' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3414 [1/1] (0.00ns)   --->   "%tmp_525 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_130, i32 27, i32 31" [./components.h:81]   --->   Operation 3414 'partselect' 'tmp_525' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3415 [1/1] (0.70ns)   --->   "%icmp_ln81_261 = icmp_eq  i5 %tmp_525, i5 31" [./components.h:81]   --->   Operation 3415 'icmp' 'icmp_ln81_261' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3416 [1/1] (0.00ns)   --->   "%tmp_526 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_130, i32 26, i32 31" [./components.h:81]   --->   Operation 3416 'partselect' 'tmp_526' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3417 [1/1] (0.70ns)   --->   "%icmp_ln81_262 = icmp_eq  i6 %tmp_526, i6 63" [./components.h:81]   --->   Operation 3417 'icmp' 'icmp_ln81_262' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3418 [1/1] (0.70ns)   --->   "%icmp_ln81_263 = icmp_eq  i6 %tmp_526, i6 0" [./components.h:81]   --->   Operation 3418 'icmp' 'icmp_ln81_263' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3419 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_66 = load i16 66" [./components.h:81]   --->   Operation 3419 'load' 'P_L1_W_0_load_66' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_68 : Operation 3420 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_67 = load i16 67" [./components.h:81]   --->   Operation 3420 'load' 'P_L1_W_0_load_67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 69 <SV = 68> <Delay = 3.59>
ST_69 : Operation 3421 [1/2] (0.58ns)   --->   "%x_load_67 = load i7 %x_addr_67" [./components.h:81]   --->   Operation 3421 'load' 'x_load_67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_69 : Operation 3422 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_67, i15 67" [./components.h:67]   --->   Operation 3422 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_69 : Operation 3423 [1/1] (0.00ns)   --->   "%x_addr_68 = getelementptr i15 %x, i64 0, i64 68" [./components.h:67]   --->   Operation 3423 'getelementptr' 'x_addr_68' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3424 [2/2] (0.58ns)   --->   "%x_load_68 = load i7 %x_addr_68" [./components.h:81]   --->   Operation 3424 'load' 'x_load_68' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_69 : Operation 3425 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_456)   --->   "%tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 25" [./components.h:81]   --->   Operation 3425 'bitselect' 'tmp_521' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3426 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_456)   --->   "%xor_ln81_390 = xor i1 %tmp_523, i1 1" [./components.h:81]   --->   Operation 3426 'xor' 'xor_ln81_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3427 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_456 = and i1 %tmp_521, i1 %xor_ln81_390" [./components.h:81]   --->   Operation 3427 'and' 'and_ln81_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_395)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_130, i32 26" [./components.h:81]   --->   Operation 3428 'bitselect' 'tmp_524' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3429 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_459)   --->   "%select_ln81_260 = select i1 %and_ln81_456, i1 %icmp_ln81_262, i1 %icmp_ln81_263" [./components.h:81]   --->   Operation 3429 'select' 'select_ln81_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 3430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_395)   --->   "%xor_ln81_391 = xor i1 %tmp_524, i1 1" [./components.h:81]   --->   Operation 3430 'xor' 'xor_ln81_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_395)   --->   "%and_ln81_457 = and i1 %icmp_ln81_261, i1 %xor_ln81_391" [./components.h:81]   --->   Operation 3431 'and' 'and_ln81_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_395)   --->   "%select_ln81_261 = select i1 %and_ln81_456, i1 %and_ln81_457, i1 %icmp_ln81_262" [./components.h:81]   --->   Operation 3432 'select' 'select_ln81_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_197)   --->   "%and_ln81_458 = and i1 %and_ln81_456, i1 %icmp_ln81_262" [./components.h:81]   --->   Operation 3433 'and' 'and_ln81_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3434 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_197)   --->   "%xor_ln81_392 = xor i1 %and_ln81_458, i1 1" [./components.h:81]   --->   Operation 3434 'xor' 'xor_ln81_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3435 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_197)   --->   "%empty_77 = and i1 %tmp_519, i1 %xor_ln81_392" [./components.h:81]   --->   Operation 3435 'and' 'empty_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3436 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_459)   --->   "%xor_ln81_393 = xor i1 %select_ln81_260, i1 1" [./components.h:81]   --->   Operation 3436 'xor' 'xor_ln81_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3437 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_459)   --->   "%or_ln81_196 = or i1 %tmp_523, i1 %xor_ln81_393" [./components.h:81]   --->   Operation 3437 'or' 'or_ln81_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_459)   --->   "%xor_ln81_394 = xor i1 %tmp_519, i1 1" [./components.h:81]   --->   Operation 3438 'xor' 'xor_ln81_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_459 = and i1 %or_ln81_196, i1 %xor_ln81_394" [./components.h:81]   --->   Operation 3439 'and' 'and_ln81_459' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_395)   --->   "%and_ln81_460 = and i1 %tmp_523, i1 %select_ln81_261" [./components.h:81]   --->   Operation 3440 'and' 'and_ln81_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3441 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_395 = xor i1 %and_ln81_460, i1 1" [./components.h:81]   --->   Operation 3441 'xor' 'xor_ln81_395' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3442 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_197)   --->   "%and_ln81_461 = and i1 %empty_77, i1 %xor_ln81_395" [./components.h:81]   --->   Operation 3442 'and' 'and_ln81_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_197 = or i1 %and_ln81_459, i1 %and_ln81_461" [./components.h:81]   --->   Operation 3443 'or' 'or_ln81_197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln81_198 = sext i16 %P_L1_W_0_load_66" [./components.h:81]   --->   Operation 3444 'sext' 'sext_ln81_198' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3445 [1/1] (0.00ns)   --->   "%zext_ln81_194 = zext i15 %x_load_66" [./components.h:81]   --->   Operation 3445 'zext' 'zext_ln81_194' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3446 [1/1] (1.94ns)   --->   "%mul_ln81_66 = mul i31 %sext_ln81_198, i31 %zext_ln81_194" [./components.h:81]   --->   Operation 3446 'mul' 'mul_ln81_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3447 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_132)   --->   "%select_ln81_262 = select i1 %and_ln81_459, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3447 'select' 'select_ln81_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_132)   --->   "%select_ln81_263 = select i1 %or_ln81_197, i16 %select_ln81_262, i16 %z_o_135" [./components.h:81]   --->   Operation 3448 'select' 'select_ln81_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 3449 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_132)   --->   "%shl_ln81_65 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_263, i10 0" [./components.h:81]   --->   Operation 3449 'bitconcatenate' 'shl_ln81_65' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3450 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_132)   --->   "%sext_ln81_199 = sext i26 %shl_ln81_65" [./components.h:81]   --->   Operation 3450 'sext' 'sext_ln81_199' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3451 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_132)   --->   "%sext_ln81_200 = sext i31 %mul_ln81_66" [./components.h:81]   --->   Operation 3451 'sext' 'sext_ln81_200' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3452 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_132 = add i32 %sext_ln81_199, i32 %sext_ln81_200" [./components.h:81]   --->   Operation 3452 'add' 'add_ln81_132' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3453 [1/1] (0.00ns)   --->   "%tmp_527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 31" [./components.h:81]   --->   Operation 3453 'bitselect' 'tmp_527' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3454 [1/1] (0.00ns) (grouped into LUT with out node z_o_137)   --->   "%z_o_136 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_132, i32 10, i32 25" [./components.h:81]   --->   Operation 3454 'partselect' 'z_o_136' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3455 [1/1] (0.00ns) (grouped into LUT with out node z_o_137)   --->   "%tmp_528 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_66, i32 9" [./components.h:81]   --->   Operation 3455 'bitselect' 'tmp_528' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3456 [1/1] (0.00ns)   --->   "%trunc_ln81_66 = trunc i31 %mul_ln81_66" [./components.h:81]   --->   Operation 3456 'trunc' 'trunc_ln81_66' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3457 [1/1] (0.71ns)   --->   "%icmp_ln81_264 = icmp_ne  i9 %trunc_ln81_66, i9 0" [./components.h:81]   --->   Operation 3457 'icmp' 'icmp_ln81_264' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node z_o_137)   --->   "%tmp_530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 10" [./components.h:81]   --->   Operation 3458 'bitselect' 'tmp_530' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3459 [1/1] (0.00ns) (grouped into LUT with out node z_o_137)   --->   "%or_ln81_198 = or i1 %tmp_530, i1 %icmp_ln81_264" [./components.h:81]   --->   Operation 3459 'or' 'or_ln81_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node z_o_137)   --->   "%and_ln81_462 = and i1 %or_ln81_198, i1 %tmp_528" [./components.h:81]   --->   Operation 3460 'and' 'and_ln81_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node z_o_137)   --->   "%zext_ln81_66 = zext i1 %and_ln81_462" [./components.h:81]   --->   Operation 3461 'zext' 'zext_ln81_66' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3462 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_137 = add i16 %z_o_136, i16 %zext_ln81_66" [./components.h:81]   --->   Operation 3462 'add' 'z_o_137' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3463 [1/1] (0.00ns)   --->   "%tmp_531 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_137, i32 15" [./components.h:81]   --->   Operation 3463 'bitselect' 'tmp_531' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3464 [1/1] (0.00ns)   --->   "%tmp_533 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_132, i32 27, i32 31" [./components.h:81]   --->   Operation 3464 'partselect' 'tmp_533' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3465 [1/1] (0.70ns)   --->   "%icmp_ln81_265 = icmp_eq  i5 %tmp_533, i5 31" [./components.h:81]   --->   Operation 3465 'icmp' 'icmp_ln81_265' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3466 [1/1] (0.00ns)   --->   "%tmp_534 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_132, i32 26, i32 31" [./components.h:81]   --->   Operation 3466 'partselect' 'tmp_534' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3467 [1/1] (0.70ns)   --->   "%icmp_ln81_266 = icmp_eq  i6 %tmp_534, i6 63" [./components.h:81]   --->   Operation 3467 'icmp' 'icmp_ln81_266' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3468 [1/1] (0.70ns)   --->   "%icmp_ln81_267 = icmp_eq  i6 %tmp_534, i6 0" [./components.h:81]   --->   Operation 3468 'icmp' 'icmp_ln81_267' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3469 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_67 = load i16 67" [./components.h:81]   --->   Operation 3469 'load' 'P_L1_W_0_load_67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_69 : Operation 3470 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_68 = load i16 68" [./components.h:81]   --->   Operation 3470 'load' 'P_L1_W_0_load_68' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 70 <SV = 69> <Delay = 3.59>
ST_70 : Operation 3471 [1/2] (0.58ns)   --->   "%x_load_68 = load i7 %x_addr_68" [./components.h:81]   --->   Operation 3471 'load' 'x_load_68' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_70 : Operation 3472 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_68, i15 68" [./components.h:67]   --->   Operation 3472 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_70 : Operation 3473 [1/1] (0.00ns)   --->   "%x_addr_69 = getelementptr i15 %x, i64 0, i64 69" [./components.h:67]   --->   Operation 3473 'getelementptr' 'x_addr_69' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3474 [2/2] (0.58ns)   --->   "%x_load_69 = load i7 %x_addr_69" [./components.h:81]   --->   Operation 3474 'load' 'x_load_69' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_70 : Operation 3475 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_463)   --->   "%tmp_529 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 25" [./components.h:81]   --->   Operation 3475 'bitselect' 'tmp_529' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3476 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_463)   --->   "%xor_ln81_396 = xor i1 %tmp_531, i1 1" [./components.h:81]   --->   Operation 3476 'xor' 'xor_ln81_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_463 = and i1 %tmp_529, i1 %xor_ln81_396" [./components.h:81]   --->   Operation 3477 'and' 'and_ln81_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_401)   --->   "%tmp_532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_132, i32 26" [./components.h:81]   --->   Operation 3478 'bitselect' 'tmp_532' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3479 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_466)   --->   "%select_ln81_264 = select i1 %and_ln81_463, i1 %icmp_ln81_266, i1 %icmp_ln81_267" [./components.h:81]   --->   Operation 3479 'select' 'select_ln81_264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 3480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_401)   --->   "%xor_ln81_397 = xor i1 %tmp_532, i1 1" [./components.h:81]   --->   Operation 3480 'xor' 'xor_ln81_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_401)   --->   "%and_ln81_464 = and i1 %icmp_ln81_265, i1 %xor_ln81_397" [./components.h:81]   --->   Operation 3481 'and' 'and_ln81_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_401)   --->   "%select_ln81_265 = select i1 %and_ln81_463, i1 %and_ln81_464, i1 %icmp_ln81_266" [./components.h:81]   --->   Operation 3482 'select' 'select_ln81_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_200)   --->   "%and_ln81_465 = and i1 %and_ln81_463, i1 %icmp_ln81_266" [./components.h:81]   --->   Operation 3483 'and' 'and_ln81_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3484 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_200)   --->   "%xor_ln81_398 = xor i1 %and_ln81_465, i1 1" [./components.h:81]   --->   Operation 3484 'xor' 'xor_ln81_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3485 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_200)   --->   "%empty_78 = and i1 %tmp_527, i1 %xor_ln81_398" [./components.h:81]   --->   Operation 3485 'and' 'empty_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3486 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_466)   --->   "%xor_ln81_399 = xor i1 %select_ln81_264, i1 1" [./components.h:81]   --->   Operation 3486 'xor' 'xor_ln81_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3487 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_466)   --->   "%or_ln81_199 = or i1 %tmp_531, i1 %xor_ln81_399" [./components.h:81]   --->   Operation 3487 'or' 'or_ln81_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_466)   --->   "%xor_ln81_400 = xor i1 %tmp_527, i1 1" [./components.h:81]   --->   Operation 3488 'xor' 'xor_ln81_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_466 = and i1 %or_ln81_199, i1 %xor_ln81_400" [./components.h:81]   --->   Operation 3489 'and' 'and_ln81_466' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_401)   --->   "%and_ln81_467 = and i1 %tmp_531, i1 %select_ln81_265" [./components.h:81]   --->   Operation 3490 'and' 'and_ln81_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3491 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_401 = xor i1 %and_ln81_467, i1 1" [./components.h:81]   --->   Operation 3491 'xor' 'xor_ln81_401' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3492 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_200)   --->   "%and_ln81_468 = and i1 %empty_78, i1 %xor_ln81_401" [./components.h:81]   --->   Operation 3492 'and' 'and_ln81_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_200 = or i1 %and_ln81_466, i1 %and_ln81_468" [./components.h:81]   --->   Operation 3493 'or' 'or_ln81_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln81_201 = sext i16 %P_L1_W_0_load_67" [./components.h:81]   --->   Operation 3494 'sext' 'sext_ln81_201' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3495 [1/1] (0.00ns)   --->   "%zext_ln81_195 = zext i15 %x_load_67" [./components.h:81]   --->   Operation 3495 'zext' 'zext_ln81_195' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3496 [1/1] (1.94ns)   --->   "%mul_ln81_67 = mul i31 %sext_ln81_201, i31 %zext_ln81_195" [./components.h:81]   --->   Operation 3496 'mul' 'mul_ln81_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3497 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_134)   --->   "%select_ln81_266 = select i1 %and_ln81_466, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3497 'select' 'select_ln81_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 3498 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_134)   --->   "%select_ln81_267 = select i1 %or_ln81_200, i16 %select_ln81_266, i16 %z_o_137" [./components.h:81]   --->   Operation 3498 'select' 'select_ln81_267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 3499 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_134)   --->   "%shl_ln81_66 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_267, i10 0" [./components.h:81]   --->   Operation 3499 'bitconcatenate' 'shl_ln81_66' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_134)   --->   "%sext_ln81_202 = sext i26 %shl_ln81_66" [./components.h:81]   --->   Operation 3500 'sext' 'sext_ln81_202' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_134)   --->   "%sext_ln81_203 = sext i31 %mul_ln81_67" [./components.h:81]   --->   Operation 3501 'sext' 'sext_ln81_203' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3502 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_134 = add i32 %sext_ln81_202, i32 %sext_ln81_203" [./components.h:81]   --->   Operation 3502 'add' 'add_ln81_134' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3503 [1/1] (0.00ns)   --->   "%tmp_535 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 31" [./components.h:81]   --->   Operation 3503 'bitselect' 'tmp_535' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3504 [1/1] (0.00ns) (grouped into LUT with out node z_o_139)   --->   "%z_o_138 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_134, i32 10, i32 25" [./components.h:81]   --->   Operation 3504 'partselect' 'z_o_138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node z_o_139)   --->   "%tmp_536 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_67, i32 9" [./components.h:81]   --->   Operation 3505 'bitselect' 'tmp_536' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3506 [1/1] (0.00ns)   --->   "%trunc_ln81_67 = trunc i31 %mul_ln81_67" [./components.h:81]   --->   Operation 3506 'trunc' 'trunc_ln81_67' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3507 [1/1] (0.71ns)   --->   "%icmp_ln81_268 = icmp_ne  i9 %trunc_ln81_67, i9 0" [./components.h:81]   --->   Operation 3507 'icmp' 'icmp_ln81_268' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3508 [1/1] (0.00ns) (grouped into LUT with out node z_o_139)   --->   "%tmp_538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 10" [./components.h:81]   --->   Operation 3508 'bitselect' 'tmp_538' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3509 [1/1] (0.00ns) (grouped into LUT with out node z_o_139)   --->   "%or_ln81_201 = or i1 %tmp_538, i1 %icmp_ln81_268" [./components.h:81]   --->   Operation 3509 'or' 'or_ln81_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node z_o_139)   --->   "%and_ln81_469 = and i1 %or_ln81_201, i1 %tmp_536" [./components.h:81]   --->   Operation 3510 'and' 'and_ln81_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node z_o_139)   --->   "%zext_ln81_67 = zext i1 %and_ln81_469" [./components.h:81]   --->   Operation 3511 'zext' 'zext_ln81_67' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3512 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_139 = add i16 %z_o_138, i16 %zext_ln81_67" [./components.h:81]   --->   Operation 3512 'add' 'z_o_139' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3513 [1/1] (0.00ns)   --->   "%tmp_539 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_139, i32 15" [./components.h:81]   --->   Operation 3513 'bitselect' 'tmp_539' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3514 [1/1] (0.00ns)   --->   "%tmp_541 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_134, i32 27, i32 31" [./components.h:81]   --->   Operation 3514 'partselect' 'tmp_541' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3515 [1/1] (0.70ns)   --->   "%icmp_ln81_269 = icmp_eq  i5 %tmp_541, i5 31" [./components.h:81]   --->   Operation 3515 'icmp' 'icmp_ln81_269' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3516 [1/1] (0.00ns)   --->   "%tmp_542 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_134, i32 26, i32 31" [./components.h:81]   --->   Operation 3516 'partselect' 'tmp_542' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3517 [1/1] (0.70ns)   --->   "%icmp_ln81_270 = icmp_eq  i6 %tmp_542, i6 63" [./components.h:81]   --->   Operation 3517 'icmp' 'icmp_ln81_270' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3518 [1/1] (0.70ns)   --->   "%icmp_ln81_271 = icmp_eq  i6 %tmp_542, i6 0" [./components.h:81]   --->   Operation 3518 'icmp' 'icmp_ln81_271' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3519 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_68 = load i16 68" [./components.h:81]   --->   Operation 3519 'load' 'P_L1_W_0_load_68' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_70 : Operation 3520 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_69 = load i16 69" [./components.h:81]   --->   Operation 3520 'load' 'P_L1_W_0_load_69' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 71 <SV = 70> <Delay = 3.59>
ST_71 : Operation 3521 [1/2] (0.58ns)   --->   "%x_load_69 = load i7 %x_addr_69" [./components.h:81]   --->   Operation 3521 'load' 'x_load_69' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_71 : Operation 3522 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_69, i15 69" [./components.h:67]   --->   Operation 3522 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_71 : Operation 3523 [1/1] (0.00ns)   --->   "%x_addr_70 = getelementptr i15 %x, i64 0, i64 70" [./components.h:67]   --->   Operation 3523 'getelementptr' 'x_addr_70' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3524 [2/2] (0.58ns)   --->   "%x_load_70 = load i7 %x_addr_70" [./components.h:81]   --->   Operation 3524 'load' 'x_load_70' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_71 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_470)   --->   "%tmp_537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 25" [./components.h:81]   --->   Operation 3525 'bitselect' 'tmp_537' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3526 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_470)   --->   "%xor_ln81_402 = xor i1 %tmp_539, i1 1" [./components.h:81]   --->   Operation 3526 'xor' 'xor_ln81_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_470 = and i1 %tmp_537, i1 %xor_ln81_402" [./components.h:81]   --->   Operation 3527 'and' 'and_ln81_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_407)   --->   "%tmp_540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_134, i32 26" [./components.h:81]   --->   Operation 3528 'bitselect' 'tmp_540' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3529 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_473)   --->   "%select_ln81_268 = select i1 %and_ln81_470, i1 %icmp_ln81_270, i1 %icmp_ln81_271" [./components.h:81]   --->   Operation 3529 'select' 'select_ln81_268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 3530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_407)   --->   "%xor_ln81_403 = xor i1 %tmp_540, i1 1" [./components.h:81]   --->   Operation 3530 'xor' 'xor_ln81_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_407)   --->   "%and_ln81_471 = and i1 %icmp_ln81_269, i1 %xor_ln81_403" [./components.h:81]   --->   Operation 3531 'and' 'and_ln81_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_407)   --->   "%select_ln81_269 = select i1 %and_ln81_470, i1 %and_ln81_471, i1 %icmp_ln81_270" [./components.h:81]   --->   Operation 3532 'select' 'select_ln81_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 3533 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_203)   --->   "%and_ln81_472 = and i1 %and_ln81_470, i1 %icmp_ln81_270" [./components.h:81]   --->   Operation 3533 'and' 'and_ln81_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_203)   --->   "%xor_ln81_404 = xor i1 %and_ln81_472, i1 1" [./components.h:81]   --->   Operation 3534 'xor' 'xor_ln81_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3535 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_203)   --->   "%empty_79 = and i1 %tmp_535, i1 %xor_ln81_404" [./components.h:81]   --->   Operation 3535 'and' 'empty_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3536 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_473)   --->   "%xor_ln81_405 = xor i1 %select_ln81_268, i1 1" [./components.h:81]   --->   Operation 3536 'xor' 'xor_ln81_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_473)   --->   "%or_ln81_202 = or i1 %tmp_539, i1 %xor_ln81_405" [./components.h:81]   --->   Operation 3537 'or' 'or_ln81_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3538 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_473)   --->   "%xor_ln81_406 = xor i1 %tmp_535, i1 1" [./components.h:81]   --->   Operation 3538 'xor' 'xor_ln81_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_473 = and i1 %or_ln81_202, i1 %xor_ln81_406" [./components.h:81]   --->   Operation 3539 'and' 'and_ln81_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_407)   --->   "%and_ln81_474 = and i1 %tmp_539, i1 %select_ln81_269" [./components.h:81]   --->   Operation 3540 'and' 'and_ln81_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3541 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_407 = xor i1 %and_ln81_474, i1 1" [./components.h:81]   --->   Operation 3541 'xor' 'xor_ln81_407' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3542 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_203)   --->   "%and_ln81_475 = and i1 %empty_79, i1 %xor_ln81_407" [./components.h:81]   --->   Operation 3542 'and' 'and_ln81_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3543 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_203 = or i1 %and_ln81_473, i1 %and_ln81_475" [./components.h:81]   --->   Operation 3543 'or' 'or_ln81_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln81_204 = sext i16 %P_L1_W_0_load_68" [./components.h:81]   --->   Operation 3544 'sext' 'sext_ln81_204' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3545 [1/1] (0.00ns)   --->   "%zext_ln81_196 = zext i15 %x_load_68" [./components.h:81]   --->   Operation 3545 'zext' 'zext_ln81_196' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3546 [1/1] (1.94ns)   --->   "%mul_ln81_68 = mul i31 %sext_ln81_204, i31 %zext_ln81_196" [./components.h:81]   --->   Operation 3546 'mul' 'mul_ln81_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3547 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_136)   --->   "%select_ln81_270 = select i1 %and_ln81_473, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3547 'select' 'select_ln81_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 3548 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_136)   --->   "%select_ln81_271 = select i1 %or_ln81_203, i16 %select_ln81_270, i16 %z_o_139" [./components.h:81]   --->   Operation 3548 'select' 'select_ln81_271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 3549 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_136)   --->   "%shl_ln81_67 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_271, i10 0" [./components.h:81]   --->   Operation 3549 'bitconcatenate' 'shl_ln81_67' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3550 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_136)   --->   "%sext_ln81_205 = sext i26 %shl_ln81_67" [./components.h:81]   --->   Operation 3550 'sext' 'sext_ln81_205' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_136)   --->   "%sext_ln81_206 = sext i31 %mul_ln81_68" [./components.h:81]   --->   Operation 3551 'sext' 'sext_ln81_206' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3552 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_136 = add i32 %sext_ln81_205, i32 %sext_ln81_206" [./components.h:81]   --->   Operation 3552 'add' 'add_ln81_136' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3553 [1/1] (0.00ns)   --->   "%tmp_543 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 31" [./components.h:81]   --->   Operation 3553 'bitselect' 'tmp_543' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3554 [1/1] (0.00ns) (grouped into LUT with out node z_o_141)   --->   "%z_o_140 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_136, i32 10, i32 25" [./components.h:81]   --->   Operation 3554 'partselect' 'z_o_140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node z_o_141)   --->   "%tmp_544 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_68, i32 9" [./components.h:81]   --->   Operation 3555 'bitselect' 'tmp_544' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3556 [1/1] (0.00ns)   --->   "%trunc_ln81_68 = trunc i31 %mul_ln81_68" [./components.h:81]   --->   Operation 3556 'trunc' 'trunc_ln81_68' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3557 [1/1] (0.71ns)   --->   "%icmp_ln81_272 = icmp_ne  i9 %trunc_ln81_68, i9 0" [./components.h:81]   --->   Operation 3557 'icmp' 'icmp_ln81_272' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node z_o_141)   --->   "%tmp_546 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 10" [./components.h:81]   --->   Operation 3558 'bitselect' 'tmp_546' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node z_o_141)   --->   "%or_ln81_204 = or i1 %tmp_546, i1 %icmp_ln81_272" [./components.h:81]   --->   Operation 3559 'or' 'or_ln81_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3560 [1/1] (0.00ns) (grouped into LUT with out node z_o_141)   --->   "%and_ln81_476 = and i1 %or_ln81_204, i1 %tmp_544" [./components.h:81]   --->   Operation 3560 'and' 'and_ln81_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node z_o_141)   --->   "%zext_ln81_68 = zext i1 %and_ln81_476" [./components.h:81]   --->   Operation 3561 'zext' 'zext_ln81_68' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3562 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_141 = add i16 %z_o_140, i16 %zext_ln81_68" [./components.h:81]   --->   Operation 3562 'add' 'z_o_141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3563 [1/1] (0.00ns)   --->   "%tmp_547 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_141, i32 15" [./components.h:81]   --->   Operation 3563 'bitselect' 'tmp_547' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3564 [1/1] (0.00ns)   --->   "%tmp_549 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_136, i32 27, i32 31" [./components.h:81]   --->   Operation 3564 'partselect' 'tmp_549' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3565 [1/1] (0.70ns)   --->   "%icmp_ln81_273 = icmp_eq  i5 %tmp_549, i5 31" [./components.h:81]   --->   Operation 3565 'icmp' 'icmp_ln81_273' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3566 [1/1] (0.00ns)   --->   "%tmp_550 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_136, i32 26, i32 31" [./components.h:81]   --->   Operation 3566 'partselect' 'tmp_550' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3567 [1/1] (0.70ns)   --->   "%icmp_ln81_274 = icmp_eq  i6 %tmp_550, i6 63" [./components.h:81]   --->   Operation 3567 'icmp' 'icmp_ln81_274' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3568 [1/1] (0.70ns)   --->   "%icmp_ln81_275 = icmp_eq  i6 %tmp_550, i6 0" [./components.h:81]   --->   Operation 3568 'icmp' 'icmp_ln81_275' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3569 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_69 = load i16 69" [./components.h:81]   --->   Operation 3569 'load' 'P_L1_W_0_load_69' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_71 : Operation 3570 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_70 = load i16 70" [./components.h:81]   --->   Operation 3570 'load' 'P_L1_W_0_load_70' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 72 <SV = 71> <Delay = 3.59>
ST_72 : Operation 3571 [1/2] (0.58ns)   --->   "%x_load_70 = load i7 %x_addr_70" [./components.h:81]   --->   Operation 3571 'load' 'x_load_70' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_72 : Operation 3572 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_70, i15 70" [./components.h:67]   --->   Operation 3572 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_72 : Operation 3573 [1/1] (0.00ns)   --->   "%x_addr_71 = getelementptr i15 %x, i64 0, i64 71" [./components.h:67]   --->   Operation 3573 'getelementptr' 'x_addr_71' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3574 [2/2] (0.58ns)   --->   "%x_load_71 = load i7 %x_addr_71" [./components.h:81]   --->   Operation 3574 'load' 'x_load_71' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_72 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_477)   --->   "%tmp_545 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 25" [./components.h:81]   --->   Operation 3575 'bitselect' 'tmp_545' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3576 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_477)   --->   "%xor_ln81_408 = xor i1 %tmp_547, i1 1" [./components.h:81]   --->   Operation 3576 'xor' 'xor_ln81_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3577 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_477 = and i1 %tmp_545, i1 %xor_ln81_408" [./components.h:81]   --->   Operation 3577 'and' 'and_ln81_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_413)   --->   "%tmp_548 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_136, i32 26" [./components.h:81]   --->   Operation 3578 'bitselect' 'tmp_548' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_480)   --->   "%select_ln81_272 = select i1 %and_ln81_477, i1 %icmp_ln81_274, i1 %icmp_ln81_275" [./components.h:81]   --->   Operation 3579 'select' 'select_ln81_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 3580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_413)   --->   "%xor_ln81_409 = xor i1 %tmp_548, i1 1" [./components.h:81]   --->   Operation 3580 'xor' 'xor_ln81_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_413)   --->   "%and_ln81_478 = and i1 %icmp_ln81_273, i1 %xor_ln81_409" [./components.h:81]   --->   Operation 3581 'and' 'and_ln81_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_413)   --->   "%select_ln81_273 = select i1 %and_ln81_477, i1 %and_ln81_478, i1 %icmp_ln81_274" [./components.h:81]   --->   Operation 3582 'select' 'select_ln81_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 3583 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_206)   --->   "%and_ln81_479 = and i1 %and_ln81_477, i1 %icmp_ln81_274" [./components.h:81]   --->   Operation 3583 'and' 'and_ln81_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_206)   --->   "%xor_ln81_410 = xor i1 %and_ln81_479, i1 1" [./components.h:81]   --->   Operation 3584 'xor' 'xor_ln81_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3585 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_206)   --->   "%empty_80 = and i1 %tmp_543, i1 %xor_ln81_410" [./components.h:81]   --->   Operation 3585 'and' 'empty_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3586 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_480)   --->   "%xor_ln81_411 = xor i1 %select_ln81_272, i1 1" [./components.h:81]   --->   Operation 3586 'xor' 'xor_ln81_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_480)   --->   "%or_ln81_205 = or i1 %tmp_547, i1 %xor_ln81_411" [./components.h:81]   --->   Operation 3587 'or' 'or_ln81_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3588 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_480)   --->   "%xor_ln81_412 = xor i1 %tmp_543, i1 1" [./components.h:81]   --->   Operation 3588 'xor' 'xor_ln81_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3589 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_480 = and i1 %or_ln81_205, i1 %xor_ln81_412" [./components.h:81]   --->   Operation 3589 'and' 'and_ln81_480' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_413)   --->   "%and_ln81_481 = and i1 %tmp_547, i1 %select_ln81_273" [./components.h:81]   --->   Operation 3590 'and' 'and_ln81_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3591 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_413 = xor i1 %and_ln81_481, i1 1" [./components.h:81]   --->   Operation 3591 'xor' 'xor_ln81_413' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_206)   --->   "%and_ln81_482 = and i1 %empty_80, i1 %xor_ln81_413" [./components.h:81]   --->   Operation 3592 'and' 'and_ln81_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3593 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_206 = or i1 %and_ln81_480, i1 %and_ln81_482" [./components.h:81]   --->   Operation 3593 'or' 'or_ln81_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln81_207 = sext i16 %P_L1_W_0_load_69" [./components.h:81]   --->   Operation 3594 'sext' 'sext_ln81_207' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3595 [1/1] (0.00ns)   --->   "%zext_ln81_197 = zext i15 %x_load_69" [./components.h:81]   --->   Operation 3595 'zext' 'zext_ln81_197' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3596 [1/1] (1.94ns)   --->   "%mul_ln81_69 = mul i31 %sext_ln81_207, i31 %zext_ln81_197" [./components.h:81]   --->   Operation 3596 'mul' 'mul_ln81_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_138)   --->   "%select_ln81_274 = select i1 %and_ln81_480, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3597 'select' 'select_ln81_274' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 3598 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_138)   --->   "%select_ln81_275 = select i1 %or_ln81_206, i16 %select_ln81_274, i16 %z_o_141" [./components.h:81]   --->   Operation 3598 'select' 'select_ln81_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 3599 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_138)   --->   "%shl_ln81_68 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_275, i10 0" [./components.h:81]   --->   Operation 3599 'bitconcatenate' 'shl_ln81_68' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3600 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_138)   --->   "%sext_ln81_208 = sext i26 %shl_ln81_68" [./components.h:81]   --->   Operation 3600 'sext' 'sext_ln81_208' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3601 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_138)   --->   "%sext_ln81_209 = sext i31 %mul_ln81_69" [./components.h:81]   --->   Operation 3601 'sext' 'sext_ln81_209' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3602 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_138 = add i32 %sext_ln81_208, i32 %sext_ln81_209" [./components.h:81]   --->   Operation 3602 'add' 'add_ln81_138' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3603 [1/1] (0.00ns)   --->   "%tmp_551 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 31" [./components.h:81]   --->   Operation 3603 'bitselect' 'tmp_551' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3604 [1/1] (0.00ns) (grouped into LUT with out node z_o_143)   --->   "%z_o_142 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_138, i32 10, i32 25" [./components.h:81]   --->   Operation 3604 'partselect' 'z_o_142' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3605 [1/1] (0.00ns) (grouped into LUT with out node z_o_143)   --->   "%tmp_552 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_69, i32 9" [./components.h:81]   --->   Operation 3605 'bitselect' 'tmp_552' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3606 [1/1] (0.00ns)   --->   "%trunc_ln81_69 = trunc i31 %mul_ln81_69" [./components.h:81]   --->   Operation 3606 'trunc' 'trunc_ln81_69' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3607 [1/1] (0.71ns)   --->   "%icmp_ln81_276 = icmp_ne  i9 %trunc_ln81_69, i9 0" [./components.h:81]   --->   Operation 3607 'icmp' 'icmp_ln81_276' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3608 [1/1] (0.00ns) (grouped into LUT with out node z_o_143)   --->   "%tmp_554 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 10" [./components.h:81]   --->   Operation 3608 'bitselect' 'tmp_554' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3609 [1/1] (0.00ns) (grouped into LUT with out node z_o_143)   --->   "%or_ln81_207 = or i1 %tmp_554, i1 %icmp_ln81_276" [./components.h:81]   --->   Operation 3609 'or' 'or_ln81_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3610 [1/1] (0.00ns) (grouped into LUT with out node z_o_143)   --->   "%and_ln81_483 = and i1 %or_ln81_207, i1 %tmp_552" [./components.h:81]   --->   Operation 3610 'and' 'and_ln81_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3611 [1/1] (0.00ns) (grouped into LUT with out node z_o_143)   --->   "%zext_ln81_69 = zext i1 %and_ln81_483" [./components.h:81]   --->   Operation 3611 'zext' 'zext_ln81_69' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3612 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_143 = add i16 %z_o_142, i16 %zext_ln81_69" [./components.h:81]   --->   Operation 3612 'add' 'z_o_143' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3613 [1/1] (0.00ns)   --->   "%tmp_555 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_143, i32 15" [./components.h:81]   --->   Operation 3613 'bitselect' 'tmp_555' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3614 [1/1] (0.00ns)   --->   "%tmp_557 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_138, i32 27, i32 31" [./components.h:81]   --->   Operation 3614 'partselect' 'tmp_557' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3615 [1/1] (0.70ns)   --->   "%icmp_ln81_277 = icmp_eq  i5 %tmp_557, i5 31" [./components.h:81]   --->   Operation 3615 'icmp' 'icmp_ln81_277' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3616 [1/1] (0.00ns)   --->   "%tmp_558 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_138, i32 26, i32 31" [./components.h:81]   --->   Operation 3616 'partselect' 'tmp_558' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3617 [1/1] (0.70ns)   --->   "%icmp_ln81_278 = icmp_eq  i6 %tmp_558, i6 63" [./components.h:81]   --->   Operation 3617 'icmp' 'icmp_ln81_278' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3618 [1/1] (0.70ns)   --->   "%icmp_ln81_279 = icmp_eq  i6 %tmp_558, i6 0" [./components.h:81]   --->   Operation 3618 'icmp' 'icmp_ln81_279' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3619 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_70 = load i16 70" [./components.h:81]   --->   Operation 3619 'load' 'P_L1_W_0_load_70' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_72 : Operation 3620 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_71 = load i16 71" [./components.h:81]   --->   Operation 3620 'load' 'P_L1_W_0_load_71' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 73 <SV = 72> <Delay = 3.59>
ST_73 : Operation 3621 [1/2] (0.58ns)   --->   "%x_load_71 = load i7 %x_addr_71" [./components.h:81]   --->   Operation 3621 'load' 'x_load_71' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_73 : Operation 3622 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_71, i15 71" [./components.h:67]   --->   Operation 3622 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_73 : Operation 3623 [1/1] (0.00ns)   --->   "%x_addr_72 = getelementptr i15 %x, i64 0, i64 72" [./components.h:67]   --->   Operation 3623 'getelementptr' 'x_addr_72' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3624 [2/2] (0.58ns)   --->   "%x_load_72 = load i7 %x_addr_72" [./components.h:81]   --->   Operation 3624 'load' 'x_load_72' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_73 : Operation 3625 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_484)   --->   "%tmp_553 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 25" [./components.h:81]   --->   Operation 3625 'bitselect' 'tmp_553' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3626 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_484)   --->   "%xor_ln81_414 = xor i1 %tmp_555, i1 1" [./components.h:81]   --->   Operation 3626 'xor' 'xor_ln81_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3627 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_484 = and i1 %tmp_553, i1 %xor_ln81_414" [./components.h:81]   --->   Operation 3627 'and' 'and_ln81_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_419)   --->   "%tmp_556 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_138, i32 26" [./components.h:81]   --->   Operation 3628 'bitselect' 'tmp_556' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3629 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_487)   --->   "%select_ln81_276 = select i1 %and_ln81_484, i1 %icmp_ln81_278, i1 %icmp_ln81_279" [./components.h:81]   --->   Operation 3629 'select' 'select_ln81_276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 3630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_419)   --->   "%xor_ln81_415 = xor i1 %tmp_556, i1 1" [./components.h:81]   --->   Operation 3630 'xor' 'xor_ln81_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_419)   --->   "%and_ln81_485 = and i1 %icmp_ln81_277, i1 %xor_ln81_415" [./components.h:81]   --->   Operation 3631 'and' 'and_ln81_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_419)   --->   "%select_ln81_277 = select i1 %and_ln81_484, i1 %and_ln81_485, i1 %icmp_ln81_278" [./components.h:81]   --->   Operation 3632 'select' 'select_ln81_277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 3633 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_209)   --->   "%and_ln81_486 = and i1 %and_ln81_484, i1 %icmp_ln81_278" [./components.h:81]   --->   Operation 3633 'and' 'and_ln81_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3634 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_209)   --->   "%xor_ln81_416 = xor i1 %and_ln81_486, i1 1" [./components.h:81]   --->   Operation 3634 'xor' 'xor_ln81_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_209)   --->   "%empty_81 = and i1 %tmp_551, i1 %xor_ln81_416" [./components.h:81]   --->   Operation 3635 'and' 'empty_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3636 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_487)   --->   "%xor_ln81_417 = xor i1 %select_ln81_276, i1 1" [./components.h:81]   --->   Operation 3636 'xor' 'xor_ln81_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_487)   --->   "%or_ln81_208 = or i1 %tmp_555, i1 %xor_ln81_417" [./components.h:81]   --->   Operation 3637 'or' 'or_ln81_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3638 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_487)   --->   "%xor_ln81_418 = xor i1 %tmp_551, i1 1" [./components.h:81]   --->   Operation 3638 'xor' 'xor_ln81_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_487 = and i1 %or_ln81_208, i1 %xor_ln81_418" [./components.h:81]   --->   Operation 3639 'and' 'and_ln81_487' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_419)   --->   "%and_ln81_488 = and i1 %tmp_555, i1 %select_ln81_277" [./components.h:81]   --->   Operation 3640 'and' 'and_ln81_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3641 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_419 = xor i1 %and_ln81_488, i1 1" [./components.h:81]   --->   Operation 3641 'xor' 'xor_ln81_419' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_209)   --->   "%and_ln81_489 = and i1 %empty_81, i1 %xor_ln81_419" [./components.h:81]   --->   Operation 3642 'and' 'and_ln81_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3643 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_209 = or i1 %and_ln81_487, i1 %and_ln81_489" [./components.h:81]   --->   Operation 3643 'or' 'or_ln81_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln81_210 = sext i16 %P_L1_W_0_load_70" [./components.h:81]   --->   Operation 3644 'sext' 'sext_ln81_210' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3645 [1/1] (0.00ns)   --->   "%zext_ln81_198 = zext i15 %x_load_70" [./components.h:81]   --->   Operation 3645 'zext' 'zext_ln81_198' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3646 [1/1] (1.94ns)   --->   "%mul_ln81_70 = mul i31 %sext_ln81_210, i31 %zext_ln81_198" [./components.h:81]   --->   Operation 3646 'mul' 'mul_ln81_70' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_140)   --->   "%select_ln81_278 = select i1 %and_ln81_487, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3647 'select' 'select_ln81_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 3648 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_140)   --->   "%select_ln81_279 = select i1 %or_ln81_209, i16 %select_ln81_278, i16 %z_o_143" [./components.h:81]   --->   Operation 3648 'select' 'select_ln81_279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 3649 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_140)   --->   "%shl_ln81_69 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_279, i10 0" [./components.h:81]   --->   Operation 3649 'bitconcatenate' 'shl_ln81_69' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_140)   --->   "%sext_ln81_211 = sext i26 %shl_ln81_69" [./components.h:81]   --->   Operation 3650 'sext' 'sext_ln81_211' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_140)   --->   "%sext_ln81_212 = sext i31 %mul_ln81_70" [./components.h:81]   --->   Operation 3651 'sext' 'sext_ln81_212' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3652 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_140 = add i32 %sext_ln81_211, i32 %sext_ln81_212" [./components.h:81]   --->   Operation 3652 'add' 'add_ln81_140' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3653 [1/1] (0.00ns)   --->   "%tmp_559 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 31" [./components.h:81]   --->   Operation 3653 'bitselect' 'tmp_559' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node z_o_145)   --->   "%z_o_144 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_140, i32 10, i32 25" [./components.h:81]   --->   Operation 3654 'partselect' 'z_o_144' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node z_o_145)   --->   "%tmp_560 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_70, i32 9" [./components.h:81]   --->   Operation 3655 'bitselect' 'tmp_560' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3656 [1/1] (0.00ns)   --->   "%trunc_ln81_70 = trunc i31 %mul_ln81_70" [./components.h:81]   --->   Operation 3656 'trunc' 'trunc_ln81_70' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3657 [1/1] (0.71ns)   --->   "%icmp_ln81_280 = icmp_ne  i9 %trunc_ln81_70, i9 0" [./components.h:81]   --->   Operation 3657 'icmp' 'icmp_ln81_280' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node z_o_145)   --->   "%tmp_562 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 10" [./components.h:81]   --->   Operation 3658 'bitselect' 'tmp_562' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node z_o_145)   --->   "%or_ln81_210 = or i1 %tmp_562, i1 %icmp_ln81_280" [./components.h:81]   --->   Operation 3659 'or' 'or_ln81_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3660 [1/1] (0.00ns) (grouped into LUT with out node z_o_145)   --->   "%and_ln81_490 = and i1 %or_ln81_210, i1 %tmp_560" [./components.h:81]   --->   Operation 3660 'and' 'and_ln81_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node z_o_145)   --->   "%zext_ln81_70 = zext i1 %and_ln81_490" [./components.h:81]   --->   Operation 3661 'zext' 'zext_ln81_70' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3662 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_145 = add i16 %z_o_144, i16 %zext_ln81_70" [./components.h:81]   --->   Operation 3662 'add' 'z_o_145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3663 [1/1] (0.00ns)   --->   "%tmp_563 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_145, i32 15" [./components.h:81]   --->   Operation 3663 'bitselect' 'tmp_563' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3664 [1/1] (0.00ns)   --->   "%tmp_565 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_140, i32 27, i32 31" [./components.h:81]   --->   Operation 3664 'partselect' 'tmp_565' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3665 [1/1] (0.70ns)   --->   "%icmp_ln81_281 = icmp_eq  i5 %tmp_565, i5 31" [./components.h:81]   --->   Operation 3665 'icmp' 'icmp_ln81_281' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3666 [1/1] (0.00ns)   --->   "%tmp_566 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_140, i32 26, i32 31" [./components.h:81]   --->   Operation 3666 'partselect' 'tmp_566' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3667 [1/1] (0.70ns)   --->   "%icmp_ln81_282 = icmp_eq  i6 %tmp_566, i6 63" [./components.h:81]   --->   Operation 3667 'icmp' 'icmp_ln81_282' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3668 [1/1] (0.70ns)   --->   "%icmp_ln81_283 = icmp_eq  i6 %tmp_566, i6 0" [./components.h:81]   --->   Operation 3668 'icmp' 'icmp_ln81_283' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3669 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_71 = load i16 71" [./components.h:81]   --->   Operation 3669 'load' 'P_L1_W_0_load_71' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_73 : Operation 3670 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_72 = load i16 72" [./components.h:81]   --->   Operation 3670 'load' 'P_L1_W_0_load_72' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 74 <SV = 73> <Delay = 3.59>
ST_74 : Operation 3671 [1/2] (0.58ns)   --->   "%x_load_72 = load i7 %x_addr_72" [./components.h:81]   --->   Operation 3671 'load' 'x_load_72' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_74 : Operation 3672 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_72, i15 72" [./components.h:67]   --->   Operation 3672 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_74 : Operation 3673 [1/1] (0.00ns)   --->   "%x_addr_73 = getelementptr i15 %x, i64 0, i64 73" [./components.h:67]   --->   Operation 3673 'getelementptr' 'x_addr_73' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3674 [2/2] (0.58ns)   --->   "%x_load_73 = load i7 %x_addr_73" [./components.h:81]   --->   Operation 3674 'load' 'x_load_73' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_74 : Operation 3675 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_491)   --->   "%tmp_561 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 25" [./components.h:81]   --->   Operation 3675 'bitselect' 'tmp_561' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_491)   --->   "%xor_ln81_420 = xor i1 %tmp_563, i1 1" [./components.h:81]   --->   Operation 3676 'xor' 'xor_ln81_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_491 = and i1 %tmp_561, i1 %xor_ln81_420" [./components.h:81]   --->   Operation 3677 'and' 'and_ln81_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_425)   --->   "%tmp_564 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_140, i32 26" [./components.h:81]   --->   Operation 3678 'bitselect' 'tmp_564' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3679 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_494)   --->   "%select_ln81_280 = select i1 %and_ln81_491, i1 %icmp_ln81_282, i1 %icmp_ln81_283" [./components.h:81]   --->   Operation 3679 'select' 'select_ln81_280' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 3680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_425)   --->   "%xor_ln81_421 = xor i1 %tmp_564, i1 1" [./components.h:81]   --->   Operation 3680 'xor' 'xor_ln81_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_425)   --->   "%and_ln81_492 = and i1 %icmp_ln81_281, i1 %xor_ln81_421" [./components.h:81]   --->   Operation 3681 'and' 'and_ln81_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_425)   --->   "%select_ln81_281 = select i1 %and_ln81_491, i1 %and_ln81_492, i1 %icmp_ln81_282" [./components.h:81]   --->   Operation 3682 'select' 'select_ln81_281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 3683 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_212)   --->   "%and_ln81_493 = and i1 %and_ln81_491, i1 %icmp_ln81_282" [./components.h:81]   --->   Operation 3683 'and' 'and_ln81_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3684 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_212)   --->   "%xor_ln81_422 = xor i1 %and_ln81_493, i1 1" [./components.h:81]   --->   Operation 3684 'xor' 'xor_ln81_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3685 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_212)   --->   "%empty_82 = and i1 %tmp_559, i1 %xor_ln81_422" [./components.h:81]   --->   Operation 3685 'and' 'empty_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_494)   --->   "%xor_ln81_423 = xor i1 %select_ln81_280, i1 1" [./components.h:81]   --->   Operation 3686 'xor' 'xor_ln81_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3687 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_494)   --->   "%or_ln81_211 = or i1 %tmp_563, i1 %xor_ln81_423" [./components.h:81]   --->   Operation 3687 'or' 'or_ln81_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3688 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_494)   --->   "%xor_ln81_424 = xor i1 %tmp_559, i1 1" [./components.h:81]   --->   Operation 3688 'xor' 'xor_ln81_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_494 = and i1 %or_ln81_211, i1 %xor_ln81_424" [./components.h:81]   --->   Operation 3689 'and' 'and_ln81_494' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_425)   --->   "%and_ln81_495 = and i1 %tmp_563, i1 %select_ln81_281" [./components.h:81]   --->   Operation 3690 'and' 'and_ln81_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3691 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_425 = xor i1 %and_ln81_495, i1 1" [./components.h:81]   --->   Operation 3691 'xor' 'xor_ln81_425' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3692 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_212)   --->   "%and_ln81_496 = and i1 %empty_82, i1 %xor_ln81_425" [./components.h:81]   --->   Operation 3692 'and' 'and_ln81_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3693 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_212 = or i1 %and_ln81_494, i1 %and_ln81_496" [./components.h:81]   --->   Operation 3693 'or' 'or_ln81_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln81_213 = sext i16 %P_L1_W_0_load_71" [./components.h:81]   --->   Operation 3694 'sext' 'sext_ln81_213' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3695 [1/1] (0.00ns)   --->   "%zext_ln81_199 = zext i15 %x_load_71" [./components.h:81]   --->   Operation 3695 'zext' 'zext_ln81_199' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3696 [1/1] (1.94ns)   --->   "%mul_ln81_71 = mul i31 %sext_ln81_213, i31 %zext_ln81_199" [./components.h:81]   --->   Operation 3696 'mul' 'mul_ln81_71' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_142)   --->   "%select_ln81_282 = select i1 %and_ln81_494, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3697 'select' 'select_ln81_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 3698 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_142)   --->   "%select_ln81_283 = select i1 %or_ln81_212, i16 %select_ln81_282, i16 %z_o_145" [./components.h:81]   --->   Operation 3698 'select' 'select_ln81_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 3699 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_142)   --->   "%shl_ln81_70 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_283, i10 0" [./components.h:81]   --->   Operation 3699 'bitconcatenate' 'shl_ln81_70' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_142)   --->   "%sext_ln81_214 = sext i26 %shl_ln81_70" [./components.h:81]   --->   Operation 3700 'sext' 'sext_ln81_214' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3701 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_142)   --->   "%sext_ln81_215 = sext i31 %mul_ln81_71" [./components.h:81]   --->   Operation 3701 'sext' 'sext_ln81_215' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3702 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_142 = add i32 %sext_ln81_214, i32 %sext_ln81_215" [./components.h:81]   --->   Operation 3702 'add' 'add_ln81_142' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3703 [1/1] (0.00ns)   --->   "%tmp_567 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 31" [./components.h:81]   --->   Operation 3703 'bitselect' 'tmp_567' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node z_o_147)   --->   "%z_o_146 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_142, i32 10, i32 25" [./components.h:81]   --->   Operation 3704 'partselect' 'z_o_146' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3705 [1/1] (0.00ns) (grouped into LUT with out node z_o_147)   --->   "%tmp_568 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_71, i32 9" [./components.h:81]   --->   Operation 3705 'bitselect' 'tmp_568' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3706 [1/1] (0.00ns)   --->   "%trunc_ln81_71 = trunc i31 %mul_ln81_71" [./components.h:81]   --->   Operation 3706 'trunc' 'trunc_ln81_71' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3707 [1/1] (0.71ns)   --->   "%icmp_ln81_284 = icmp_ne  i9 %trunc_ln81_71, i9 0" [./components.h:81]   --->   Operation 3707 'icmp' 'icmp_ln81_284' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3708 [1/1] (0.00ns) (grouped into LUT with out node z_o_147)   --->   "%tmp_570 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 10" [./components.h:81]   --->   Operation 3708 'bitselect' 'tmp_570' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3709 [1/1] (0.00ns) (grouped into LUT with out node z_o_147)   --->   "%or_ln81_213 = or i1 %tmp_570, i1 %icmp_ln81_284" [./components.h:81]   --->   Operation 3709 'or' 'or_ln81_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3710 [1/1] (0.00ns) (grouped into LUT with out node z_o_147)   --->   "%and_ln81_497 = and i1 %or_ln81_213, i1 %tmp_568" [./components.h:81]   --->   Operation 3710 'and' 'and_ln81_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node z_o_147)   --->   "%zext_ln81_71 = zext i1 %and_ln81_497" [./components.h:81]   --->   Operation 3711 'zext' 'zext_ln81_71' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3712 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_147 = add i16 %z_o_146, i16 %zext_ln81_71" [./components.h:81]   --->   Operation 3712 'add' 'z_o_147' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3713 [1/1] (0.00ns)   --->   "%tmp_571 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_147, i32 15" [./components.h:81]   --->   Operation 3713 'bitselect' 'tmp_571' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3714 [1/1] (0.00ns)   --->   "%tmp_573 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_142, i32 27, i32 31" [./components.h:81]   --->   Operation 3714 'partselect' 'tmp_573' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3715 [1/1] (0.70ns)   --->   "%icmp_ln81_285 = icmp_eq  i5 %tmp_573, i5 31" [./components.h:81]   --->   Operation 3715 'icmp' 'icmp_ln81_285' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3716 [1/1] (0.00ns)   --->   "%tmp_574 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_142, i32 26, i32 31" [./components.h:81]   --->   Operation 3716 'partselect' 'tmp_574' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3717 [1/1] (0.70ns)   --->   "%icmp_ln81_286 = icmp_eq  i6 %tmp_574, i6 63" [./components.h:81]   --->   Operation 3717 'icmp' 'icmp_ln81_286' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3718 [1/1] (0.70ns)   --->   "%icmp_ln81_287 = icmp_eq  i6 %tmp_574, i6 0" [./components.h:81]   --->   Operation 3718 'icmp' 'icmp_ln81_287' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3719 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_72 = load i16 72" [./components.h:81]   --->   Operation 3719 'load' 'P_L1_W_0_load_72' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_74 : Operation 3720 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_73 = load i16 73" [./components.h:81]   --->   Operation 3720 'load' 'P_L1_W_0_load_73' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 75 <SV = 74> <Delay = 3.59>
ST_75 : Operation 3721 [1/2] (0.58ns)   --->   "%x_load_73 = load i7 %x_addr_73" [./components.h:81]   --->   Operation 3721 'load' 'x_load_73' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_75 : Operation 3722 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_73, i15 73" [./components.h:67]   --->   Operation 3722 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_75 : Operation 3723 [1/1] (0.00ns)   --->   "%x_addr_74 = getelementptr i15 %x, i64 0, i64 74" [./components.h:67]   --->   Operation 3723 'getelementptr' 'x_addr_74' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3724 [2/2] (0.58ns)   --->   "%x_load_74 = load i7 %x_addr_74" [./components.h:81]   --->   Operation 3724 'load' 'x_load_74' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_75 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_498)   --->   "%tmp_569 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 25" [./components.h:81]   --->   Operation 3725 'bitselect' 'tmp_569' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3726 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_498)   --->   "%xor_ln81_426 = xor i1 %tmp_571, i1 1" [./components.h:81]   --->   Operation 3726 'xor' 'xor_ln81_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_498 = and i1 %tmp_569, i1 %xor_ln81_426" [./components.h:81]   --->   Operation 3727 'and' 'and_ln81_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_431)   --->   "%tmp_572 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_142, i32 26" [./components.h:81]   --->   Operation 3728 'bitselect' 'tmp_572' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_501)   --->   "%select_ln81_284 = select i1 %and_ln81_498, i1 %icmp_ln81_286, i1 %icmp_ln81_287" [./components.h:81]   --->   Operation 3729 'select' 'select_ln81_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 3730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_431)   --->   "%xor_ln81_427 = xor i1 %tmp_572, i1 1" [./components.h:81]   --->   Operation 3730 'xor' 'xor_ln81_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_431)   --->   "%and_ln81_499 = and i1 %icmp_ln81_285, i1 %xor_ln81_427" [./components.h:81]   --->   Operation 3731 'and' 'and_ln81_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_431)   --->   "%select_ln81_285 = select i1 %and_ln81_498, i1 %and_ln81_499, i1 %icmp_ln81_286" [./components.h:81]   --->   Operation 3732 'select' 'select_ln81_285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_215)   --->   "%and_ln81_500 = and i1 %and_ln81_498, i1 %icmp_ln81_286" [./components.h:81]   --->   Operation 3733 'and' 'and_ln81_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3734 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_215)   --->   "%xor_ln81_428 = xor i1 %and_ln81_500, i1 1" [./components.h:81]   --->   Operation 3734 'xor' 'xor_ln81_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_215)   --->   "%empty_83 = and i1 %tmp_567, i1 %xor_ln81_428" [./components.h:81]   --->   Operation 3735 'and' 'empty_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_501)   --->   "%xor_ln81_429 = xor i1 %select_ln81_284, i1 1" [./components.h:81]   --->   Operation 3736 'xor' 'xor_ln81_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_501)   --->   "%or_ln81_214 = or i1 %tmp_571, i1 %xor_ln81_429" [./components.h:81]   --->   Operation 3737 'or' 'or_ln81_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3738 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_501)   --->   "%xor_ln81_430 = xor i1 %tmp_567, i1 1" [./components.h:81]   --->   Operation 3738 'xor' 'xor_ln81_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_501 = and i1 %or_ln81_214, i1 %xor_ln81_430" [./components.h:81]   --->   Operation 3739 'and' 'and_ln81_501' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_431)   --->   "%and_ln81_502 = and i1 %tmp_571, i1 %select_ln81_285" [./components.h:81]   --->   Operation 3740 'and' 'and_ln81_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3741 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_431 = xor i1 %and_ln81_502, i1 1" [./components.h:81]   --->   Operation 3741 'xor' 'xor_ln81_431' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3742 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_215)   --->   "%and_ln81_503 = and i1 %empty_83, i1 %xor_ln81_431" [./components.h:81]   --->   Operation 3742 'and' 'and_ln81_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_215 = or i1 %and_ln81_501, i1 %and_ln81_503" [./components.h:81]   --->   Operation 3743 'or' 'or_ln81_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln81_216 = sext i16 %P_L1_W_0_load_72" [./components.h:81]   --->   Operation 3744 'sext' 'sext_ln81_216' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3745 [1/1] (0.00ns)   --->   "%zext_ln81_200 = zext i15 %x_load_72" [./components.h:81]   --->   Operation 3745 'zext' 'zext_ln81_200' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3746 [1/1] (1.94ns)   --->   "%mul_ln81_72 = mul i31 %sext_ln81_216, i31 %zext_ln81_200" [./components.h:81]   --->   Operation 3746 'mul' 'mul_ln81_72' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3747 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_144)   --->   "%select_ln81_286 = select i1 %and_ln81_501, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3747 'select' 'select_ln81_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 3748 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_144)   --->   "%select_ln81_287 = select i1 %or_ln81_215, i16 %select_ln81_286, i16 %z_o_147" [./components.h:81]   --->   Operation 3748 'select' 'select_ln81_287' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 3749 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_144)   --->   "%shl_ln81_71 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_287, i10 0" [./components.h:81]   --->   Operation 3749 'bitconcatenate' 'shl_ln81_71' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_144)   --->   "%sext_ln81_217 = sext i26 %shl_ln81_71" [./components.h:81]   --->   Operation 3750 'sext' 'sext_ln81_217' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3751 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_144)   --->   "%sext_ln81_218 = sext i31 %mul_ln81_72" [./components.h:81]   --->   Operation 3751 'sext' 'sext_ln81_218' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3752 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_144 = add i32 %sext_ln81_217, i32 %sext_ln81_218" [./components.h:81]   --->   Operation 3752 'add' 'add_ln81_144' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3753 [1/1] (0.00ns)   --->   "%tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 31" [./components.h:81]   --->   Operation 3753 'bitselect' 'tmp_575' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3754 [1/1] (0.00ns) (grouped into LUT with out node z_o_149)   --->   "%z_o_148 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_144, i32 10, i32 25" [./components.h:81]   --->   Operation 3754 'partselect' 'z_o_148' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3755 [1/1] (0.00ns) (grouped into LUT with out node z_o_149)   --->   "%tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_72, i32 9" [./components.h:81]   --->   Operation 3755 'bitselect' 'tmp_576' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3756 [1/1] (0.00ns)   --->   "%trunc_ln81_72 = trunc i31 %mul_ln81_72" [./components.h:81]   --->   Operation 3756 'trunc' 'trunc_ln81_72' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3757 [1/1] (0.71ns)   --->   "%icmp_ln81_288 = icmp_ne  i9 %trunc_ln81_72, i9 0" [./components.h:81]   --->   Operation 3757 'icmp' 'icmp_ln81_288' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node z_o_149)   --->   "%tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 10" [./components.h:81]   --->   Operation 3758 'bitselect' 'tmp_578' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node z_o_149)   --->   "%or_ln81_216 = or i1 %tmp_578, i1 %icmp_ln81_288" [./components.h:81]   --->   Operation 3759 'or' 'or_ln81_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3760 [1/1] (0.00ns) (grouped into LUT with out node z_o_149)   --->   "%and_ln81_504 = and i1 %or_ln81_216, i1 %tmp_576" [./components.h:81]   --->   Operation 3760 'and' 'and_ln81_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3761 [1/1] (0.00ns) (grouped into LUT with out node z_o_149)   --->   "%zext_ln81_72 = zext i1 %and_ln81_504" [./components.h:81]   --->   Operation 3761 'zext' 'zext_ln81_72' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3762 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_149 = add i16 %z_o_148, i16 %zext_ln81_72" [./components.h:81]   --->   Operation 3762 'add' 'z_o_149' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3763 [1/1] (0.00ns)   --->   "%tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_149, i32 15" [./components.h:81]   --->   Operation 3763 'bitselect' 'tmp_579' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3764 [1/1] (0.00ns)   --->   "%tmp_581 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_144, i32 27, i32 31" [./components.h:81]   --->   Operation 3764 'partselect' 'tmp_581' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3765 [1/1] (0.70ns)   --->   "%icmp_ln81_289 = icmp_eq  i5 %tmp_581, i5 31" [./components.h:81]   --->   Operation 3765 'icmp' 'icmp_ln81_289' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3766 [1/1] (0.00ns)   --->   "%tmp_582 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_144, i32 26, i32 31" [./components.h:81]   --->   Operation 3766 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3767 [1/1] (0.70ns)   --->   "%icmp_ln81_290 = icmp_eq  i6 %tmp_582, i6 63" [./components.h:81]   --->   Operation 3767 'icmp' 'icmp_ln81_290' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3768 [1/1] (0.70ns)   --->   "%icmp_ln81_291 = icmp_eq  i6 %tmp_582, i6 0" [./components.h:81]   --->   Operation 3768 'icmp' 'icmp_ln81_291' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3769 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_73 = load i16 73" [./components.h:81]   --->   Operation 3769 'load' 'P_L1_W_0_load_73' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_75 : Operation 3770 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_74 = load i16 74" [./components.h:81]   --->   Operation 3770 'load' 'P_L1_W_0_load_74' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 76 <SV = 75> <Delay = 3.59>
ST_76 : Operation 3771 [1/2] (0.58ns)   --->   "%x_load_74 = load i7 %x_addr_74" [./components.h:81]   --->   Operation 3771 'load' 'x_load_74' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_76 : Operation 3772 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_74, i15 74" [./components.h:67]   --->   Operation 3772 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_76 : Operation 3773 [1/1] (0.00ns)   --->   "%x_addr_75 = getelementptr i15 %x, i64 0, i64 75" [./components.h:67]   --->   Operation 3773 'getelementptr' 'x_addr_75' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3774 [2/2] (0.58ns)   --->   "%x_load_75 = load i7 %x_addr_75" [./components.h:81]   --->   Operation 3774 'load' 'x_load_75' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_76 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_505)   --->   "%tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 25" [./components.h:81]   --->   Operation 3775 'bitselect' 'tmp_577' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3776 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_505)   --->   "%xor_ln81_432 = xor i1 %tmp_579, i1 1" [./components.h:81]   --->   Operation 3776 'xor' 'xor_ln81_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3777 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_505 = and i1 %tmp_577, i1 %xor_ln81_432" [./components.h:81]   --->   Operation 3777 'and' 'and_ln81_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_437)   --->   "%tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_144, i32 26" [./components.h:81]   --->   Operation 3778 'bitselect' 'tmp_580' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3779 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_508)   --->   "%select_ln81_288 = select i1 %and_ln81_505, i1 %icmp_ln81_290, i1 %icmp_ln81_291" [./components.h:81]   --->   Operation 3779 'select' 'select_ln81_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 3780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_437)   --->   "%xor_ln81_433 = xor i1 %tmp_580, i1 1" [./components.h:81]   --->   Operation 3780 'xor' 'xor_ln81_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_437)   --->   "%and_ln81_506 = and i1 %icmp_ln81_289, i1 %xor_ln81_433" [./components.h:81]   --->   Operation 3781 'and' 'and_ln81_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_437)   --->   "%select_ln81_289 = select i1 %and_ln81_505, i1 %and_ln81_506, i1 %icmp_ln81_290" [./components.h:81]   --->   Operation 3782 'select' 'select_ln81_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 3783 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_218)   --->   "%and_ln81_507 = and i1 %and_ln81_505, i1 %icmp_ln81_290" [./components.h:81]   --->   Operation 3783 'and' 'and_ln81_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_218)   --->   "%xor_ln81_434 = xor i1 %and_ln81_507, i1 1" [./components.h:81]   --->   Operation 3784 'xor' 'xor_ln81_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3785 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_218)   --->   "%empty_84 = and i1 %tmp_575, i1 %xor_ln81_434" [./components.h:81]   --->   Operation 3785 'and' 'empty_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_508)   --->   "%xor_ln81_435 = xor i1 %select_ln81_288, i1 1" [./components.h:81]   --->   Operation 3786 'xor' 'xor_ln81_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3787 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_508)   --->   "%or_ln81_217 = or i1 %tmp_579, i1 %xor_ln81_435" [./components.h:81]   --->   Operation 3787 'or' 'or_ln81_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_508)   --->   "%xor_ln81_436 = xor i1 %tmp_575, i1 1" [./components.h:81]   --->   Operation 3788 'xor' 'xor_ln81_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_508 = and i1 %or_ln81_217, i1 %xor_ln81_436" [./components.h:81]   --->   Operation 3789 'and' 'and_ln81_508' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_437)   --->   "%and_ln81_509 = and i1 %tmp_579, i1 %select_ln81_289" [./components.h:81]   --->   Operation 3790 'and' 'and_ln81_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3791 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_437 = xor i1 %and_ln81_509, i1 1" [./components.h:81]   --->   Operation 3791 'xor' 'xor_ln81_437' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3792 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_218)   --->   "%and_ln81_510 = and i1 %empty_84, i1 %xor_ln81_437" [./components.h:81]   --->   Operation 3792 'and' 'and_ln81_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_218 = or i1 %and_ln81_508, i1 %and_ln81_510" [./components.h:81]   --->   Operation 3793 'or' 'or_ln81_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln81_219 = sext i16 %P_L1_W_0_load_73" [./components.h:81]   --->   Operation 3794 'sext' 'sext_ln81_219' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3795 [1/1] (0.00ns)   --->   "%zext_ln81_201 = zext i15 %x_load_73" [./components.h:81]   --->   Operation 3795 'zext' 'zext_ln81_201' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3796 [1/1] (1.94ns)   --->   "%mul_ln81_73 = mul i31 %sext_ln81_219, i31 %zext_ln81_201" [./components.h:81]   --->   Operation 3796 'mul' 'mul_ln81_73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3797 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_146)   --->   "%select_ln81_290 = select i1 %and_ln81_508, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3797 'select' 'select_ln81_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 3798 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_146)   --->   "%select_ln81_291 = select i1 %or_ln81_218, i16 %select_ln81_290, i16 %z_o_149" [./components.h:81]   --->   Operation 3798 'select' 'select_ln81_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_146)   --->   "%shl_ln81_72 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_291, i10 0" [./components.h:81]   --->   Operation 3799 'bitconcatenate' 'shl_ln81_72' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3800 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_146)   --->   "%sext_ln81_220 = sext i26 %shl_ln81_72" [./components.h:81]   --->   Operation 3800 'sext' 'sext_ln81_220' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3801 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_146)   --->   "%sext_ln81_221 = sext i31 %mul_ln81_73" [./components.h:81]   --->   Operation 3801 'sext' 'sext_ln81_221' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3802 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_146 = add i32 %sext_ln81_220, i32 %sext_ln81_221" [./components.h:81]   --->   Operation 3802 'add' 'add_ln81_146' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3803 [1/1] (0.00ns)   --->   "%tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 31" [./components.h:81]   --->   Operation 3803 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node z_o_151)   --->   "%z_o_150 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_146, i32 10, i32 25" [./components.h:81]   --->   Operation 3804 'partselect' 'z_o_150' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node z_o_151)   --->   "%tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_73, i32 9" [./components.h:81]   --->   Operation 3805 'bitselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3806 [1/1] (0.00ns)   --->   "%trunc_ln81_73 = trunc i31 %mul_ln81_73" [./components.h:81]   --->   Operation 3806 'trunc' 'trunc_ln81_73' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3807 [1/1] (0.71ns)   --->   "%icmp_ln81_292 = icmp_ne  i9 %trunc_ln81_73, i9 0" [./components.h:81]   --->   Operation 3807 'icmp' 'icmp_ln81_292' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3808 [1/1] (0.00ns) (grouped into LUT with out node z_o_151)   --->   "%tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 10" [./components.h:81]   --->   Operation 3808 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node z_o_151)   --->   "%or_ln81_219 = or i1 %tmp_586, i1 %icmp_ln81_292" [./components.h:81]   --->   Operation 3809 'or' 'or_ln81_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3810 [1/1] (0.00ns) (grouped into LUT with out node z_o_151)   --->   "%and_ln81_511 = and i1 %or_ln81_219, i1 %tmp_584" [./components.h:81]   --->   Operation 3810 'and' 'and_ln81_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node z_o_151)   --->   "%zext_ln81_73 = zext i1 %and_ln81_511" [./components.h:81]   --->   Operation 3811 'zext' 'zext_ln81_73' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3812 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_151 = add i16 %z_o_150, i16 %zext_ln81_73" [./components.h:81]   --->   Operation 3812 'add' 'z_o_151' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3813 [1/1] (0.00ns)   --->   "%tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_151, i32 15" [./components.h:81]   --->   Operation 3813 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3814 [1/1] (0.00ns)   --->   "%tmp_589 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_146, i32 27, i32 31" [./components.h:81]   --->   Operation 3814 'partselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3815 [1/1] (0.70ns)   --->   "%icmp_ln81_293 = icmp_eq  i5 %tmp_589, i5 31" [./components.h:81]   --->   Operation 3815 'icmp' 'icmp_ln81_293' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3816 [1/1] (0.00ns)   --->   "%tmp_590 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_146, i32 26, i32 31" [./components.h:81]   --->   Operation 3816 'partselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3817 [1/1] (0.70ns)   --->   "%icmp_ln81_294 = icmp_eq  i6 %tmp_590, i6 63" [./components.h:81]   --->   Operation 3817 'icmp' 'icmp_ln81_294' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3818 [1/1] (0.70ns)   --->   "%icmp_ln81_295 = icmp_eq  i6 %tmp_590, i6 0" [./components.h:81]   --->   Operation 3818 'icmp' 'icmp_ln81_295' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3819 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_74 = load i16 74" [./components.h:81]   --->   Operation 3819 'load' 'P_L1_W_0_load_74' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_76 : Operation 3820 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_75 = load i16 75" [./components.h:81]   --->   Operation 3820 'load' 'P_L1_W_0_load_75' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 77 <SV = 76> <Delay = 3.59>
ST_77 : Operation 3821 [1/2] (0.58ns)   --->   "%x_load_75 = load i7 %x_addr_75" [./components.h:81]   --->   Operation 3821 'load' 'x_load_75' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_77 : Operation 3822 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_75, i15 75" [./components.h:67]   --->   Operation 3822 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_77 : Operation 3823 [1/1] (0.00ns)   --->   "%x_addr_76 = getelementptr i15 %x, i64 0, i64 76" [./components.h:67]   --->   Operation 3823 'getelementptr' 'x_addr_76' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3824 [2/2] (0.58ns)   --->   "%x_load_76 = load i7 %x_addr_76" [./components.h:81]   --->   Operation 3824 'load' 'x_load_76' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_77 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_512)   --->   "%tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 25" [./components.h:81]   --->   Operation 3825 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3826 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_512)   --->   "%xor_ln81_438 = xor i1 %tmp_587, i1 1" [./components.h:81]   --->   Operation 3826 'xor' 'xor_ln81_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_512 = and i1 %tmp_585, i1 %xor_ln81_438" [./components.h:81]   --->   Operation 3827 'and' 'and_ln81_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_443)   --->   "%tmp_588 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_146, i32 26" [./components.h:81]   --->   Operation 3828 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3829 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_515)   --->   "%select_ln81_292 = select i1 %and_ln81_512, i1 %icmp_ln81_294, i1 %icmp_ln81_295" [./components.h:81]   --->   Operation 3829 'select' 'select_ln81_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_443)   --->   "%xor_ln81_439 = xor i1 %tmp_588, i1 1" [./components.h:81]   --->   Operation 3830 'xor' 'xor_ln81_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_443)   --->   "%and_ln81_513 = and i1 %icmp_ln81_293, i1 %xor_ln81_439" [./components.h:81]   --->   Operation 3831 'and' 'and_ln81_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_443)   --->   "%select_ln81_293 = select i1 %and_ln81_512, i1 %and_ln81_513, i1 %icmp_ln81_294" [./components.h:81]   --->   Operation 3832 'select' 'select_ln81_293' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_221)   --->   "%and_ln81_514 = and i1 %and_ln81_512, i1 %icmp_ln81_294" [./components.h:81]   --->   Operation 3833 'and' 'and_ln81_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_221)   --->   "%xor_ln81_440 = xor i1 %and_ln81_514, i1 1" [./components.h:81]   --->   Operation 3834 'xor' 'xor_ln81_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3835 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_221)   --->   "%empty_85 = and i1 %tmp_583, i1 %xor_ln81_440" [./components.h:81]   --->   Operation 3835 'and' 'empty_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3836 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_515)   --->   "%xor_ln81_441 = xor i1 %select_ln81_292, i1 1" [./components.h:81]   --->   Operation 3836 'xor' 'xor_ln81_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3837 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_515)   --->   "%or_ln81_220 = or i1 %tmp_587, i1 %xor_ln81_441" [./components.h:81]   --->   Operation 3837 'or' 'or_ln81_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3838 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_515)   --->   "%xor_ln81_442 = xor i1 %tmp_583, i1 1" [./components.h:81]   --->   Operation 3838 'xor' 'xor_ln81_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_515 = and i1 %or_ln81_220, i1 %xor_ln81_442" [./components.h:81]   --->   Operation 3839 'and' 'and_ln81_515' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_443)   --->   "%and_ln81_516 = and i1 %tmp_587, i1 %select_ln81_293" [./components.h:81]   --->   Operation 3840 'and' 'and_ln81_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3841 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_443 = xor i1 %and_ln81_516, i1 1" [./components.h:81]   --->   Operation 3841 'xor' 'xor_ln81_443' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_221)   --->   "%and_ln81_517 = and i1 %empty_85, i1 %xor_ln81_443" [./components.h:81]   --->   Operation 3842 'and' 'and_ln81_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_221 = or i1 %and_ln81_515, i1 %and_ln81_517" [./components.h:81]   --->   Operation 3843 'or' 'or_ln81_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln81_222 = sext i16 %P_L1_W_0_load_74" [./components.h:81]   --->   Operation 3844 'sext' 'sext_ln81_222' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3845 [1/1] (0.00ns)   --->   "%zext_ln81_202 = zext i15 %x_load_74" [./components.h:81]   --->   Operation 3845 'zext' 'zext_ln81_202' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3846 [1/1] (1.94ns)   --->   "%mul_ln81_74 = mul i31 %sext_ln81_222, i31 %zext_ln81_202" [./components.h:81]   --->   Operation 3846 'mul' 'mul_ln81_74' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_148)   --->   "%select_ln81_294 = select i1 %and_ln81_515, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3847 'select' 'select_ln81_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_148)   --->   "%select_ln81_295 = select i1 %or_ln81_221, i16 %select_ln81_294, i16 %z_o_151" [./components.h:81]   --->   Operation 3848 'select' 'select_ln81_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_77 : Operation 3849 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_148)   --->   "%shl_ln81_73 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_295, i10 0" [./components.h:81]   --->   Operation 3849 'bitconcatenate' 'shl_ln81_73' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3850 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_148)   --->   "%sext_ln81_223 = sext i26 %shl_ln81_73" [./components.h:81]   --->   Operation 3850 'sext' 'sext_ln81_223' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3851 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_148)   --->   "%sext_ln81_224 = sext i31 %mul_ln81_74" [./components.h:81]   --->   Operation 3851 'sext' 'sext_ln81_224' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3852 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_148 = add i32 %sext_ln81_223, i32 %sext_ln81_224" [./components.h:81]   --->   Operation 3852 'add' 'add_ln81_148' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3853 [1/1] (0.00ns)   --->   "%tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 31" [./components.h:81]   --->   Operation 3853 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node z_o_153)   --->   "%z_o_152 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_148, i32 10, i32 25" [./components.h:81]   --->   Operation 3854 'partselect' 'z_o_152' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3855 [1/1] (0.00ns) (grouped into LUT with out node z_o_153)   --->   "%tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_74, i32 9" [./components.h:81]   --->   Operation 3855 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3856 [1/1] (0.00ns)   --->   "%trunc_ln81_74 = trunc i31 %mul_ln81_74" [./components.h:81]   --->   Operation 3856 'trunc' 'trunc_ln81_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3857 [1/1] (0.71ns)   --->   "%icmp_ln81_296 = icmp_ne  i9 %trunc_ln81_74, i9 0" [./components.h:81]   --->   Operation 3857 'icmp' 'icmp_ln81_296' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3858 [1/1] (0.00ns) (grouped into LUT with out node z_o_153)   --->   "%tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 10" [./components.h:81]   --->   Operation 3858 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node z_o_153)   --->   "%or_ln81_222 = or i1 %tmp_594, i1 %icmp_ln81_296" [./components.h:81]   --->   Operation 3859 'or' 'or_ln81_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3860 [1/1] (0.00ns) (grouped into LUT with out node z_o_153)   --->   "%and_ln81_518 = and i1 %or_ln81_222, i1 %tmp_592" [./components.h:81]   --->   Operation 3860 'and' 'and_ln81_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3861 [1/1] (0.00ns) (grouped into LUT with out node z_o_153)   --->   "%zext_ln81_74 = zext i1 %and_ln81_518" [./components.h:81]   --->   Operation 3861 'zext' 'zext_ln81_74' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3862 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_153 = add i16 %z_o_152, i16 %zext_ln81_74" [./components.h:81]   --->   Operation 3862 'add' 'z_o_153' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3863 [1/1] (0.00ns)   --->   "%tmp_595 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_153, i32 15" [./components.h:81]   --->   Operation 3863 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3864 [1/1] (0.00ns)   --->   "%tmp_597 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_148, i32 27, i32 31" [./components.h:81]   --->   Operation 3864 'partselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3865 [1/1] (0.70ns)   --->   "%icmp_ln81_297 = icmp_eq  i5 %tmp_597, i5 31" [./components.h:81]   --->   Operation 3865 'icmp' 'icmp_ln81_297' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3866 [1/1] (0.00ns)   --->   "%tmp_598 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_148, i32 26, i32 31" [./components.h:81]   --->   Operation 3866 'partselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3867 [1/1] (0.70ns)   --->   "%icmp_ln81_298 = icmp_eq  i6 %tmp_598, i6 63" [./components.h:81]   --->   Operation 3867 'icmp' 'icmp_ln81_298' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3868 [1/1] (0.70ns)   --->   "%icmp_ln81_299 = icmp_eq  i6 %tmp_598, i6 0" [./components.h:81]   --->   Operation 3868 'icmp' 'icmp_ln81_299' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3869 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_75 = load i16 75" [./components.h:81]   --->   Operation 3869 'load' 'P_L1_W_0_load_75' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_77 : Operation 3870 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_76 = load i16 76" [./components.h:81]   --->   Operation 3870 'load' 'P_L1_W_0_load_76' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 78 <SV = 77> <Delay = 3.59>
ST_78 : Operation 3871 [1/2] (0.58ns)   --->   "%x_load_76 = load i7 %x_addr_76" [./components.h:81]   --->   Operation 3871 'load' 'x_load_76' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_78 : Operation 3872 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_76, i15 76" [./components.h:67]   --->   Operation 3872 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_78 : Operation 3873 [1/1] (0.00ns)   --->   "%x_addr_77 = getelementptr i15 %x, i64 0, i64 77" [./components.h:67]   --->   Operation 3873 'getelementptr' 'x_addr_77' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3874 [2/2] (0.58ns)   --->   "%x_load_77 = load i7 %x_addr_77" [./components.h:81]   --->   Operation 3874 'load' 'x_load_77' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_78 : Operation 3875 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_519)   --->   "%tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 25" [./components.h:81]   --->   Operation 3875 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3876 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_519)   --->   "%xor_ln81_444 = xor i1 %tmp_595, i1 1" [./components.h:81]   --->   Operation 3876 'xor' 'xor_ln81_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_519 = and i1 %tmp_593, i1 %xor_ln81_444" [./components.h:81]   --->   Operation 3877 'and' 'and_ln81_519' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_449)   --->   "%tmp_596 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_148, i32 26" [./components.h:81]   --->   Operation 3878 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_522)   --->   "%select_ln81_296 = select i1 %and_ln81_519, i1 %icmp_ln81_298, i1 %icmp_ln81_299" [./components.h:81]   --->   Operation 3879 'select' 'select_ln81_296' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 3880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_449)   --->   "%xor_ln81_445 = xor i1 %tmp_596, i1 1" [./components.h:81]   --->   Operation 3880 'xor' 'xor_ln81_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_449)   --->   "%and_ln81_520 = and i1 %icmp_ln81_297, i1 %xor_ln81_445" [./components.h:81]   --->   Operation 3881 'and' 'and_ln81_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_449)   --->   "%select_ln81_297 = select i1 %and_ln81_519, i1 %and_ln81_520, i1 %icmp_ln81_298" [./components.h:81]   --->   Operation 3882 'select' 'select_ln81_297' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_224)   --->   "%and_ln81_521 = and i1 %and_ln81_519, i1 %icmp_ln81_298" [./components.h:81]   --->   Operation 3883 'and' 'and_ln81_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3884 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_224)   --->   "%xor_ln81_446 = xor i1 %and_ln81_521, i1 1" [./components.h:81]   --->   Operation 3884 'xor' 'xor_ln81_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3885 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_224)   --->   "%empty_86 = and i1 %tmp_591, i1 %xor_ln81_446" [./components.h:81]   --->   Operation 3885 'and' 'empty_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3886 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_522)   --->   "%xor_ln81_447 = xor i1 %select_ln81_296, i1 1" [./components.h:81]   --->   Operation 3886 'xor' 'xor_ln81_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_522)   --->   "%or_ln81_223 = or i1 %tmp_595, i1 %xor_ln81_447" [./components.h:81]   --->   Operation 3887 'or' 'or_ln81_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3888 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_522)   --->   "%xor_ln81_448 = xor i1 %tmp_591, i1 1" [./components.h:81]   --->   Operation 3888 'xor' 'xor_ln81_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_522 = and i1 %or_ln81_223, i1 %xor_ln81_448" [./components.h:81]   --->   Operation 3889 'and' 'and_ln81_522' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_449)   --->   "%and_ln81_523 = and i1 %tmp_595, i1 %select_ln81_297" [./components.h:81]   --->   Operation 3890 'and' 'and_ln81_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3891 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_449 = xor i1 %and_ln81_523, i1 1" [./components.h:81]   --->   Operation 3891 'xor' 'xor_ln81_449' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3892 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_224)   --->   "%and_ln81_524 = and i1 %empty_86, i1 %xor_ln81_449" [./components.h:81]   --->   Operation 3892 'and' 'and_ln81_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_224 = or i1 %and_ln81_522, i1 %and_ln81_524" [./components.h:81]   --->   Operation 3893 'or' 'or_ln81_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3894 [1/1] (0.00ns)   --->   "%sext_ln81_225 = sext i16 %P_L1_W_0_load_75" [./components.h:81]   --->   Operation 3894 'sext' 'sext_ln81_225' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln81_203 = zext i15 %x_load_75" [./components.h:81]   --->   Operation 3895 'zext' 'zext_ln81_203' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3896 [1/1] (1.94ns)   --->   "%mul_ln81_75 = mul i31 %sext_ln81_225, i31 %zext_ln81_203" [./components.h:81]   --->   Operation 3896 'mul' 'mul_ln81_75' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_150)   --->   "%select_ln81_298 = select i1 %and_ln81_522, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3897 'select' 'select_ln81_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_150)   --->   "%select_ln81_299 = select i1 %or_ln81_224, i16 %select_ln81_298, i16 %z_o_153" [./components.h:81]   --->   Operation 3898 'select' 'select_ln81_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_150)   --->   "%shl_ln81_74 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_299, i10 0" [./components.h:81]   --->   Operation 3899 'bitconcatenate' 'shl_ln81_74' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3900 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_150)   --->   "%sext_ln81_226 = sext i26 %shl_ln81_74" [./components.h:81]   --->   Operation 3900 'sext' 'sext_ln81_226' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3901 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_150)   --->   "%sext_ln81_227 = sext i31 %mul_ln81_75" [./components.h:81]   --->   Operation 3901 'sext' 'sext_ln81_227' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3902 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_150 = add i32 %sext_ln81_226, i32 %sext_ln81_227" [./components.h:81]   --->   Operation 3902 'add' 'add_ln81_150' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3903 [1/1] (0.00ns)   --->   "%tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 31" [./components.h:81]   --->   Operation 3903 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3904 [1/1] (0.00ns) (grouped into LUT with out node z_o_155)   --->   "%z_o_154 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_150, i32 10, i32 25" [./components.h:81]   --->   Operation 3904 'partselect' 'z_o_154' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node z_o_155)   --->   "%tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_75, i32 9" [./components.h:81]   --->   Operation 3905 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3906 [1/1] (0.00ns)   --->   "%trunc_ln81_75 = trunc i31 %mul_ln81_75" [./components.h:81]   --->   Operation 3906 'trunc' 'trunc_ln81_75' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3907 [1/1] (0.71ns)   --->   "%icmp_ln81_300 = icmp_ne  i9 %trunc_ln81_75, i9 0" [./components.h:81]   --->   Operation 3907 'icmp' 'icmp_ln81_300' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3908 [1/1] (0.00ns) (grouped into LUT with out node z_o_155)   --->   "%tmp_602 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 10" [./components.h:81]   --->   Operation 3908 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3909 [1/1] (0.00ns) (grouped into LUT with out node z_o_155)   --->   "%or_ln81_225 = or i1 %tmp_602, i1 %icmp_ln81_300" [./components.h:81]   --->   Operation 3909 'or' 'or_ln81_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3910 [1/1] (0.00ns) (grouped into LUT with out node z_o_155)   --->   "%and_ln81_525 = and i1 %or_ln81_225, i1 %tmp_600" [./components.h:81]   --->   Operation 3910 'and' 'and_ln81_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3911 [1/1] (0.00ns) (grouped into LUT with out node z_o_155)   --->   "%zext_ln81_75 = zext i1 %and_ln81_525" [./components.h:81]   --->   Operation 3911 'zext' 'zext_ln81_75' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3912 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_155 = add i16 %z_o_154, i16 %zext_ln81_75" [./components.h:81]   --->   Operation 3912 'add' 'z_o_155' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3913 [1/1] (0.00ns)   --->   "%tmp_603 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_155, i32 15" [./components.h:81]   --->   Operation 3913 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3914 [1/1] (0.00ns)   --->   "%tmp_605 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_150, i32 27, i32 31" [./components.h:81]   --->   Operation 3914 'partselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3915 [1/1] (0.70ns)   --->   "%icmp_ln81_301 = icmp_eq  i5 %tmp_605, i5 31" [./components.h:81]   --->   Operation 3915 'icmp' 'icmp_ln81_301' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3916 [1/1] (0.00ns)   --->   "%tmp_606 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_150, i32 26, i32 31" [./components.h:81]   --->   Operation 3916 'partselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3917 [1/1] (0.70ns)   --->   "%icmp_ln81_302 = icmp_eq  i6 %tmp_606, i6 63" [./components.h:81]   --->   Operation 3917 'icmp' 'icmp_ln81_302' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3918 [1/1] (0.70ns)   --->   "%icmp_ln81_303 = icmp_eq  i6 %tmp_606, i6 0" [./components.h:81]   --->   Operation 3918 'icmp' 'icmp_ln81_303' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3919 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_76 = load i16 76" [./components.h:81]   --->   Operation 3919 'load' 'P_L1_W_0_load_76' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_78 : Operation 3920 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_77 = load i16 77" [./components.h:81]   --->   Operation 3920 'load' 'P_L1_W_0_load_77' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 79 <SV = 78> <Delay = 3.59>
ST_79 : Operation 3921 [1/2] (0.58ns)   --->   "%x_load_77 = load i7 %x_addr_77" [./components.h:81]   --->   Operation 3921 'load' 'x_load_77' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_79 : Operation 3922 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_77, i15 77" [./components.h:67]   --->   Operation 3922 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_79 : Operation 3923 [1/1] (0.00ns)   --->   "%x_addr_78 = getelementptr i15 %x, i64 0, i64 78" [./components.h:67]   --->   Operation 3923 'getelementptr' 'x_addr_78' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3924 [2/2] (0.58ns)   --->   "%x_load_78 = load i7 %x_addr_78" [./components.h:81]   --->   Operation 3924 'load' 'x_load_78' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_79 : Operation 3925 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_526)   --->   "%tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 25" [./components.h:81]   --->   Operation 3925 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_526)   --->   "%xor_ln81_450 = xor i1 %tmp_603, i1 1" [./components.h:81]   --->   Operation 3926 'xor' 'xor_ln81_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3927 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_526 = and i1 %tmp_601, i1 %xor_ln81_450" [./components.h:81]   --->   Operation 3927 'and' 'and_ln81_526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_455)   --->   "%tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_150, i32 26" [./components.h:81]   --->   Operation 3928 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_529)   --->   "%select_ln81_300 = select i1 %and_ln81_526, i1 %icmp_ln81_302, i1 %icmp_ln81_303" [./components.h:81]   --->   Operation 3929 'select' 'select_ln81_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_455)   --->   "%xor_ln81_451 = xor i1 %tmp_604, i1 1" [./components.h:81]   --->   Operation 3930 'xor' 'xor_ln81_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_455)   --->   "%and_ln81_527 = and i1 %icmp_ln81_301, i1 %xor_ln81_451" [./components.h:81]   --->   Operation 3931 'and' 'and_ln81_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_455)   --->   "%select_ln81_301 = select i1 %and_ln81_526, i1 %and_ln81_527, i1 %icmp_ln81_302" [./components.h:81]   --->   Operation 3932 'select' 'select_ln81_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3933 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_227)   --->   "%and_ln81_528 = and i1 %and_ln81_526, i1 %icmp_ln81_302" [./components.h:81]   --->   Operation 3933 'and' 'and_ln81_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_227)   --->   "%xor_ln81_452 = xor i1 %and_ln81_528, i1 1" [./components.h:81]   --->   Operation 3934 'xor' 'xor_ln81_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_227)   --->   "%empty_87 = and i1 %tmp_599, i1 %xor_ln81_452" [./components.h:81]   --->   Operation 3935 'and' 'empty_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3936 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_529)   --->   "%xor_ln81_453 = xor i1 %select_ln81_300, i1 1" [./components.h:81]   --->   Operation 3936 'xor' 'xor_ln81_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3937 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_529)   --->   "%or_ln81_226 = or i1 %tmp_603, i1 %xor_ln81_453" [./components.h:81]   --->   Operation 3937 'or' 'or_ln81_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3938 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_529)   --->   "%xor_ln81_454 = xor i1 %tmp_599, i1 1" [./components.h:81]   --->   Operation 3938 'xor' 'xor_ln81_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_529 = and i1 %or_ln81_226, i1 %xor_ln81_454" [./components.h:81]   --->   Operation 3939 'and' 'and_ln81_529' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_455)   --->   "%and_ln81_530 = and i1 %tmp_603, i1 %select_ln81_301" [./components.h:81]   --->   Operation 3940 'and' 'and_ln81_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3941 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_455 = xor i1 %and_ln81_530, i1 1" [./components.h:81]   --->   Operation 3941 'xor' 'xor_ln81_455' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3942 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_227)   --->   "%and_ln81_531 = and i1 %empty_87, i1 %xor_ln81_455" [./components.h:81]   --->   Operation 3942 'and' 'and_ln81_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_227 = or i1 %and_ln81_529, i1 %and_ln81_531" [./components.h:81]   --->   Operation 3943 'or' 'or_ln81_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3944 [1/1] (0.00ns)   --->   "%sext_ln81_228 = sext i16 %P_L1_W_0_load_76" [./components.h:81]   --->   Operation 3944 'sext' 'sext_ln81_228' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3945 [1/1] (0.00ns)   --->   "%zext_ln81_204 = zext i15 %x_load_76" [./components.h:81]   --->   Operation 3945 'zext' 'zext_ln81_204' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3946 [1/1] (1.94ns)   --->   "%mul_ln81_76 = mul i31 %sext_ln81_228, i31 %zext_ln81_204" [./components.h:81]   --->   Operation 3946 'mul' 'mul_ln81_76' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3947 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_152)   --->   "%select_ln81_302 = select i1 %and_ln81_529, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3947 'select' 'select_ln81_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3948 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_152)   --->   "%select_ln81_303 = select i1 %or_ln81_227, i16 %select_ln81_302, i16 %z_o_155" [./components.h:81]   --->   Operation 3948 'select' 'select_ln81_303' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_152)   --->   "%shl_ln81_75 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_303, i10 0" [./components.h:81]   --->   Operation 3949 'bitconcatenate' 'shl_ln81_75' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3950 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_152)   --->   "%sext_ln81_229 = sext i26 %shl_ln81_75" [./components.h:81]   --->   Operation 3950 'sext' 'sext_ln81_229' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3951 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_152)   --->   "%sext_ln81_230 = sext i31 %mul_ln81_76" [./components.h:81]   --->   Operation 3951 'sext' 'sext_ln81_230' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3952 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_152 = add i32 %sext_ln81_229, i32 %sext_ln81_230" [./components.h:81]   --->   Operation 3952 'add' 'add_ln81_152' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3953 [1/1] (0.00ns)   --->   "%tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 31" [./components.h:81]   --->   Operation 3953 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node z_o_157)   --->   "%z_o_156 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_152, i32 10, i32 25" [./components.h:81]   --->   Operation 3954 'partselect' 'z_o_156' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3955 [1/1] (0.00ns) (grouped into LUT with out node z_o_157)   --->   "%tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_76, i32 9" [./components.h:81]   --->   Operation 3955 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3956 [1/1] (0.00ns)   --->   "%trunc_ln81_76 = trunc i31 %mul_ln81_76" [./components.h:81]   --->   Operation 3956 'trunc' 'trunc_ln81_76' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3957 [1/1] (0.71ns)   --->   "%icmp_ln81_304 = icmp_ne  i9 %trunc_ln81_76, i9 0" [./components.h:81]   --->   Operation 3957 'icmp' 'icmp_ln81_304' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node z_o_157)   --->   "%tmp_610 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 10" [./components.h:81]   --->   Operation 3958 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3959 [1/1] (0.00ns) (grouped into LUT with out node z_o_157)   --->   "%or_ln81_228 = or i1 %tmp_610, i1 %icmp_ln81_304" [./components.h:81]   --->   Operation 3959 'or' 'or_ln81_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3960 [1/1] (0.00ns) (grouped into LUT with out node z_o_157)   --->   "%and_ln81_532 = and i1 %or_ln81_228, i1 %tmp_608" [./components.h:81]   --->   Operation 3960 'and' 'and_ln81_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3961 [1/1] (0.00ns) (grouped into LUT with out node z_o_157)   --->   "%zext_ln81_76 = zext i1 %and_ln81_532" [./components.h:81]   --->   Operation 3961 'zext' 'zext_ln81_76' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3962 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_157 = add i16 %z_o_156, i16 %zext_ln81_76" [./components.h:81]   --->   Operation 3962 'add' 'z_o_157' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3963 [1/1] (0.00ns)   --->   "%tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_157, i32 15" [./components.h:81]   --->   Operation 3963 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3964 [1/1] (0.00ns)   --->   "%tmp_613 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_152, i32 27, i32 31" [./components.h:81]   --->   Operation 3964 'partselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3965 [1/1] (0.70ns)   --->   "%icmp_ln81_305 = icmp_eq  i5 %tmp_613, i5 31" [./components.h:81]   --->   Operation 3965 'icmp' 'icmp_ln81_305' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3966 [1/1] (0.00ns)   --->   "%tmp_614 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_152, i32 26, i32 31" [./components.h:81]   --->   Operation 3966 'partselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3967 [1/1] (0.70ns)   --->   "%icmp_ln81_306 = icmp_eq  i6 %tmp_614, i6 63" [./components.h:81]   --->   Operation 3967 'icmp' 'icmp_ln81_306' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3968 [1/1] (0.70ns)   --->   "%icmp_ln81_307 = icmp_eq  i6 %tmp_614, i6 0" [./components.h:81]   --->   Operation 3968 'icmp' 'icmp_ln81_307' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3969 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_77 = load i16 77" [./components.h:81]   --->   Operation 3969 'load' 'P_L1_W_0_load_77' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_79 : Operation 3970 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_78 = load i16 78" [./components.h:81]   --->   Operation 3970 'load' 'P_L1_W_0_load_78' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 80 <SV = 79> <Delay = 3.59>
ST_80 : Operation 3971 [1/2] (0.58ns)   --->   "%x_load_78 = load i7 %x_addr_78" [./components.h:81]   --->   Operation 3971 'load' 'x_load_78' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_80 : Operation 3972 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_78, i15 78" [./components.h:67]   --->   Operation 3972 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_80 : Operation 3973 [1/1] (0.00ns)   --->   "%x_addr_79 = getelementptr i15 %x, i64 0, i64 79" [./components.h:67]   --->   Operation 3973 'getelementptr' 'x_addr_79' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3974 [2/2] (0.58ns)   --->   "%x_load_79 = load i7 %x_addr_79" [./components.h:81]   --->   Operation 3974 'load' 'x_load_79' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_80 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_533)   --->   "%tmp_609 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 25" [./components.h:81]   --->   Operation 3975 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3976 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_533)   --->   "%xor_ln81_456 = xor i1 %tmp_611, i1 1" [./components.h:81]   --->   Operation 3976 'xor' 'xor_ln81_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_533 = and i1 %tmp_609, i1 %xor_ln81_456" [./components.h:81]   --->   Operation 3977 'and' 'and_ln81_533' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_461)   --->   "%tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_152, i32 26" [./components.h:81]   --->   Operation 3978 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_536)   --->   "%select_ln81_304 = select i1 %and_ln81_533, i1 %icmp_ln81_306, i1 %icmp_ln81_307" [./components.h:81]   --->   Operation 3979 'select' 'select_ln81_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_461)   --->   "%xor_ln81_457 = xor i1 %tmp_612, i1 1" [./components.h:81]   --->   Operation 3980 'xor' 'xor_ln81_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_461)   --->   "%and_ln81_534 = and i1 %icmp_ln81_305, i1 %xor_ln81_457" [./components.h:81]   --->   Operation 3981 'and' 'and_ln81_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_461)   --->   "%select_ln81_305 = select i1 %and_ln81_533, i1 %and_ln81_534, i1 %icmp_ln81_306" [./components.h:81]   --->   Operation 3982 'select' 'select_ln81_305' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_230)   --->   "%and_ln81_535 = and i1 %and_ln81_533, i1 %icmp_ln81_306" [./components.h:81]   --->   Operation 3983 'and' 'and_ln81_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3984 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_230)   --->   "%xor_ln81_458 = xor i1 %and_ln81_535, i1 1" [./components.h:81]   --->   Operation 3984 'xor' 'xor_ln81_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3985 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_230)   --->   "%empty_88 = and i1 %tmp_607, i1 %xor_ln81_458" [./components.h:81]   --->   Operation 3985 'and' 'empty_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_536)   --->   "%xor_ln81_459 = xor i1 %select_ln81_304, i1 1" [./components.h:81]   --->   Operation 3986 'xor' 'xor_ln81_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_536)   --->   "%or_ln81_229 = or i1 %tmp_611, i1 %xor_ln81_459" [./components.h:81]   --->   Operation 3987 'or' 'or_ln81_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3988 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_536)   --->   "%xor_ln81_460 = xor i1 %tmp_607, i1 1" [./components.h:81]   --->   Operation 3988 'xor' 'xor_ln81_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_536 = and i1 %or_ln81_229, i1 %xor_ln81_460" [./components.h:81]   --->   Operation 3989 'and' 'and_ln81_536' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_461)   --->   "%and_ln81_537 = and i1 %tmp_611, i1 %select_ln81_305" [./components.h:81]   --->   Operation 3990 'and' 'and_ln81_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3991 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_461 = xor i1 %and_ln81_537, i1 1" [./components.h:81]   --->   Operation 3991 'xor' 'xor_ln81_461' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3992 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_230)   --->   "%and_ln81_538 = and i1 %empty_88, i1 %xor_ln81_461" [./components.h:81]   --->   Operation 3992 'and' 'and_ln81_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3993 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_230 = or i1 %and_ln81_536, i1 %and_ln81_538" [./components.h:81]   --->   Operation 3993 'or' 'or_ln81_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln81_231 = sext i16 %P_L1_W_0_load_77" [./components.h:81]   --->   Operation 3994 'sext' 'sext_ln81_231' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3995 [1/1] (0.00ns)   --->   "%zext_ln81_205 = zext i15 %x_load_77" [./components.h:81]   --->   Operation 3995 'zext' 'zext_ln81_205' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3996 [1/1] (1.94ns)   --->   "%mul_ln81_77 = mul i31 %sext_ln81_231, i31 %zext_ln81_205" [./components.h:81]   --->   Operation 3996 'mul' 'mul_ln81_77' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3997 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_154)   --->   "%select_ln81_306 = select i1 %and_ln81_536, i16 32767, i16 32768" [./components.h:81]   --->   Operation 3997 'select' 'select_ln81_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3998 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_154)   --->   "%select_ln81_307 = select i1 %or_ln81_230, i16 %select_ln81_306, i16 %z_o_157" [./components.h:81]   --->   Operation 3998 'select' 'select_ln81_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 3999 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_154)   --->   "%shl_ln81_76 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_307, i10 0" [./components.h:81]   --->   Operation 3999 'bitconcatenate' 'shl_ln81_76' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4000 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_154)   --->   "%sext_ln81_232 = sext i26 %shl_ln81_76" [./components.h:81]   --->   Operation 4000 'sext' 'sext_ln81_232' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_154)   --->   "%sext_ln81_233 = sext i31 %mul_ln81_77" [./components.h:81]   --->   Operation 4001 'sext' 'sext_ln81_233' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4002 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_154 = add i32 %sext_ln81_232, i32 %sext_ln81_233" [./components.h:81]   --->   Operation 4002 'add' 'add_ln81_154' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4003 [1/1] (0.00ns)   --->   "%tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 31" [./components.h:81]   --->   Operation 4003 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node z_o_159)   --->   "%z_o_158 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_154, i32 10, i32 25" [./components.h:81]   --->   Operation 4004 'partselect' 'z_o_158' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4005 [1/1] (0.00ns) (grouped into LUT with out node z_o_159)   --->   "%tmp_616 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_77, i32 9" [./components.h:81]   --->   Operation 4005 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4006 [1/1] (0.00ns)   --->   "%trunc_ln81_77 = trunc i31 %mul_ln81_77" [./components.h:81]   --->   Operation 4006 'trunc' 'trunc_ln81_77' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4007 [1/1] (0.71ns)   --->   "%icmp_ln81_308 = icmp_ne  i9 %trunc_ln81_77, i9 0" [./components.h:81]   --->   Operation 4007 'icmp' 'icmp_ln81_308' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4008 [1/1] (0.00ns) (grouped into LUT with out node z_o_159)   --->   "%tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 10" [./components.h:81]   --->   Operation 4008 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node z_o_159)   --->   "%or_ln81_231 = or i1 %tmp_618, i1 %icmp_ln81_308" [./components.h:81]   --->   Operation 4009 'or' 'or_ln81_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node z_o_159)   --->   "%and_ln81_539 = and i1 %or_ln81_231, i1 %tmp_616" [./components.h:81]   --->   Operation 4010 'and' 'and_ln81_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4011 [1/1] (0.00ns) (grouped into LUT with out node z_o_159)   --->   "%zext_ln81_77 = zext i1 %and_ln81_539" [./components.h:81]   --->   Operation 4011 'zext' 'zext_ln81_77' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4012 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_159 = add i16 %z_o_158, i16 %zext_ln81_77" [./components.h:81]   --->   Operation 4012 'add' 'z_o_159' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4013 [1/1] (0.00ns)   --->   "%tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_159, i32 15" [./components.h:81]   --->   Operation 4013 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4014 [1/1] (0.00ns)   --->   "%tmp_621 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_154, i32 27, i32 31" [./components.h:81]   --->   Operation 4014 'partselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4015 [1/1] (0.70ns)   --->   "%icmp_ln81_309 = icmp_eq  i5 %tmp_621, i5 31" [./components.h:81]   --->   Operation 4015 'icmp' 'icmp_ln81_309' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4016 [1/1] (0.00ns)   --->   "%tmp_622 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_154, i32 26, i32 31" [./components.h:81]   --->   Operation 4016 'partselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 4017 [1/1] (0.70ns)   --->   "%icmp_ln81_310 = icmp_eq  i6 %tmp_622, i6 63" [./components.h:81]   --->   Operation 4017 'icmp' 'icmp_ln81_310' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4018 [1/1] (0.70ns)   --->   "%icmp_ln81_311 = icmp_eq  i6 %tmp_622, i6 0" [./components.h:81]   --->   Operation 4018 'icmp' 'icmp_ln81_311' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4019 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_78 = load i16 78" [./components.h:81]   --->   Operation 4019 'load' 'P_L1_W_0_load_78' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_80 : Operation 4020 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_79 = load i16 79" [./components.h:81]   --->   Operation 4020 'load' 'P_L1_W_0_load_79' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 81 <SV = 80> <Delay = 3.59>
ST_81 : Operation 4021 [1/2] (0.58ns)   --->   "%x_load_79 = load i7 %x_addr_79" [./components.h:81]   --->   Operation 4021 'load' 'x_load_79' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_81 : Operation 4022 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_79, i15 79" [./components.h:67]   --->   Operation 4022 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_81 : Operation 4023 [1/1] (0.00ns)   --->   "%x_addr_80 = getelementptr i15 %x, i64 0, i64 80" [./components.h:67]   --->   Operation 4023 'getelementptr' 'x_addr_80' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4024 [2/2] (0.58ns)   --->   "%x_load_80 = load i7 %x_addr_80" [./components.h:81]   --->   Operation 4024 'load' 'x_load_80' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_81 : Operation 4025 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_540)   --->   "%tmp_617 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 25" [./components.h:81]   --->   Operation 4025 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4026 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_540)   --->   "%xor_ln81_462 = xor i1 %tmp_619, i1 1" [./components.h:81]   --->   Operation 4026 'xor' 'xor_ln81_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_540 = and i1 %tmp_617, i1 %xor_ln81_462" [./components.h:81]   --->   Operation 4027 'and' 'and_ln81_540' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_467)   --->   "%tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_154, i32 26" [./components.h:81]   --->   Operation 4028 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4029 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_543)   --->   "%select_ln81_308 = select i1 %and_ln81_540, i1 %icmp_ln81_310, i1 %icmp_ln81_311" [./components.h:81]   --->   Operation 4029 'select' 'select_ln81_308' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 4030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_467)   --->   "%xor_ln81_463 = xor i1 %tmp_620, i1 1" [./components.h:81]   --->   Operation 4030 'xor' 'xor_ln81_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_467)   --->   "%and_ln81_541 = and i1 %icmp_ln81_309, i1 %xor_ln81_463" [./components.h:81]   --->   Operation 4031 'and' 'and_ln81_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_467)   --->   "%select_ln81_309 = select i1 %and_ln81_540, i1 %and_ln81_541, i1 %icmp_ln81_310" [./components.h:81]   --->   Operation 4032 'select' 'select_ln81_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_233)   --->   "%and_ln81_542 = and i1 %and_ln81_540, i1 %icmp_ln81_310" [./components.h:81]   --->   Operation 4033 'and' 'and_ln81_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4034 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_233)   --->   "%xor_ln81_464 = xor i1 %and_ln81_542, i1 1" [./components.h:81]   --->   Operation 4034 'xor' 'xor_ln81_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_233)   --->   "%empty_89 = and i1 %tmp_615, i1 %xor_ln81_464" [./components.h:81]   --->   Operation 4035 'and' 'empty_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4036 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_543)   --->   "%xor_ln81_465 = xor i1 %select_ln81_308, i1 1" [./components.h:81]   --->   Operation 4036 'xor' 'xor_ln81_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_543)   --->   "%or_ln81_232 = or i1 %tmp_619, i1 %xor_ln81_465" [./components.h:81]   --->   Operation 4037 'or' 'or_ln81_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4038 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_543)   --->   "%xor_ln81_466 = xor i1 %tmp_615, i1 1" [./components.h:81]   --->   Operation 4038 'xor' 'xor_ln81_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4039 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_543 = and i1 %or_ln81_232, i1 %xor_ln81_466" [./components.h:81]   --->   Operation 4039 'and' 'and_ln81_543' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_467)   --->   "%and_ln81_544 = and i1 %tmp_619, i1 %select_ln81_309" [./components.h:81]   --->   Operation 4040 'and' 'and_ln81_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4041 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_467 = xor i1 %and_ln81_544, i1 1" [./components.h:81]   --->   Operation 4041 'xor' 'xor_ln81_467' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_233)   --->   "%and_ln81_545 = and i1 %empty_89, i1 %xor_ln81_467" [./components.h:81]   --->   Operation 4042 'and' 'and_ln81_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4043 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_233 = or i1 %and_ln81_543, i1 %and_ln81_545" [./components.h:81]   --->   Operation 4043 'or' 'or_ln81_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln81_234 = sext i16 %P_L1_W_0_load_78" [./components.h:81]   --->   Operation 4044 'sext' 'sext_ln81_234' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4045 [1/1] (0.00ns)   --->   "%zext_ln81_206 = zext i15 %x_load_78" [./components.h:81]   --->   Operation 4045 'zext' 'zext_ln81_206' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4046 [1/1] (1.94ns)   --->   "%mul_ln81_78 = mul i31 %sext_ln81_234, i31 %zext_ln81_206" [./components.h:81]   --->   Operation 4046 'mul' 'mul_ln81_78' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4047 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_156)   --->   "%select_ln81_310 = select i1 %and_ln81_543, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4047 'select' 'select_ln81_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 4048 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_156)   --->   "%select_ln81_311 = select i1 %or_ln81_233, i16 %select_ln81_310, i16 %z_o_159" [./components.h:81]   --->   Operation 4048 'select' 'select_ln81_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 4049 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_156)   --->   "%shl_ln81_77 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_311, i10 0" [./components.h:81]   --->   Operation 4049 'bitconcatenate' 'shl_ln81_77' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_156)   --->   "%sext_ln81_235 = sext i26 %shl_ln81_77" [./components.h:81]   --->   Operation 4050 'sext' 'sext_ln81_235' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_156)   --->   "%sext_ln81_236 = sext i31 %mul_ln81_78" [./components.h:81]   --->   Operation 4051 'sext' 'sext_ln81_236' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4052 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_156 = add i32 %sext_ln81_235, i32 %sext_ln81_236" [./components.h:81]   --->   Operation 4052 'add' 'add_ln81_156' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4053 [1/1] (0.00ns)   --->   "%tmp_623 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 31" [./components.h:81]   --->   Operation 4053 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4054 [1/1] (0.00ns) (grouped into LUT with out node z_o_161)   --->   "%z_o_160 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_156, i32 10, i32 25" [./components.h:81]   --->   Operation 4054 'partselect' 'z_o_160' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4055 [1/1] (0.00ns) (grouped into LUT with out node z_o_161)   --->   "%tmp_624 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_78, i32 9" [./components.h:81]   --->   Operation 4055 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4056 [1/1] (0.00ns)   --->   "%trunc_ln81_78 = trunc i31 %mul_ln81_78" [./components.h:81]   --->   Operation 4056 'trunc' 'trunc_ln81_78' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4057 [1/1] (0.71ns)   --->   "%icmp_ln81_312 = icmp_ne  i9 %trunc_ln81_78, i9 0" [./components.h:81]   --->   Operation 4057 'icmp' 'icmp_ln81_312' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node z_o_161)   --->   "%tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 10" [./components.h:81]   --->   Operation 4058 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node z_o_161)   --->   "%or_ln81_234 = or i1 %tmp_626, i1 %icmp_ln81_312" [./components.h:81]   --->   Operation 4059 'or' 'or_ln81_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node z_o_161)   --->   "%and_ln81_546 = and i1 %or_ln81_234, i1 %tmp_624" [./components.h:81]   --->   Operation 4060 'and' 'and_ln81_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4061 [1/1] (0.00ns) (grouped into LUT with out node z_o_161)   --->   "%zext_ln81_78 = zext i1 %and_ln81_546" [./components.h:81]   --->   Operation 4061 'zext' 'zext_ln81_78' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4062 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_161 = add i16 %z_o_160, i16 %zext_ln81_78" [./components.h:81]   --->   Operation 4062 'add' 'z_o_161' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4063 [1/1] (0.00ns)   --->   "%tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_161, i32 15" [./components.h:81]   --->   Operation 4063 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4064 [1/1] (0.00ns)   --->   "%tmp_629 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_156, i32 27, i32 31" [./components.h:81]   --->   Operation 4064 'partselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4065 [1/1] (0.70ns)   --->   "%icmp_ln81_313 = icmp_eq  i5 %tmp_629, i5 31" [./components.h:81]   --->   Operation 4065 'icmp' 'icmp_ln81_313' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4066 [1/1] (0.00ns)   --->   "%tmp_630 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_156, i32 26, i32 31" [./components.h:81]   --->   Operation 4066 'partselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 4067 [1/1] (0.70ns)   --->   "%icmp_ln81_314 = icmp_eq  i6 %tmp_630, i6 63" [./components.h:81]   --->   Operation 4067 'icmp' 'icmp_ln81_314' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4068 [1/1] (0.70ns)   --->   "%icmp_ln81_315 = icmp_eq  i6 %tmp_630, i6 0" [./components.h:81]   --->   Operation 4068 'icmp' 'icmp_ln81_315' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4069 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_79 = load i16 79" [./components.h:81]   --->   Operation 4069 'load' 'P_L1_W_0_load_79' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_81 : Operation 4070 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_80 = load i16 80" [./components.h:81]   --->   Operation 4070 'load' 'P_L1_W_0_load_80' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 82 <SV = 81> <Delay = 3.59>
ST_82 : Operation 4071 [1/2] (0.58ns)   --->   "%x_load_80 = load i7 %x_addr_80" [./components.h:81]   --->   Operation 4071 'load' 'x_load_80' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_82 : Operation 4072 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_80, i15 80" [./components.h:67]   --->   Operation 4072 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_82 : Operation 4073 [1/1] (0.00ns)   --->   "%x_addr_81 = getelementptr i15 %x, i64 0, i64 81" [./components.h:67]   --->   Operation 4073 'getelementptr' 'x_addr_81' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4074 [2/2] (0.58ns)   --->   "%x_load_81 = load i7 %x_addr_81" [./components.h:81]   --->   Operation 4074 'load' 'x_load_81' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_82 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_547)   --->   "%tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 25" [./components.h:81]   --->   Operation 4075 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4076 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_547)   --->   "%xor_ln81_468 = xor i1 %tmp_627, i1 1" [./components.h:81]   --->   Operation 4076 'xor' 'xor_ln81_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_547 = and i1 %tmp_625, i1 %xor_ln81_468" [./components.h:81]   --->   Operation 4077 'and' 'and_ln81_547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_473)   --->   "%tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_156, i32 26" [./components.h:81]   --->   Operation 4078 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4079 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_550)   --->   "%select_ln81_312 = select i1 %and_ln81_547, i1 %icmp_ln81_314, i1 %icmp_ln81_315" [./components.h:81]   --->   Operation 4079 'select' 'select_ln81_312' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_473)   --->   "%xor_ln81_469 = xor i1 %tmp_628, i1 1" [./components.h:81]   --->   Operation 4080 'xor' 'xor_ln81_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_473)   --->   "%and_ln81_548 = and i1 %icmp_ln81_313, i1 %xor_ln81_469" [./components.h:81]   --->   Operation 4081 'and' 'and_ln81_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_473)   --->   "%select_ln81_313 = select i1 %and_ln81_547, i1 %and_ln81_548, i1 %icmp_ln81_314" [./components.h:81]   --->   Operation 4082 'select' 'select_ln81_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 4083 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_236)   --->   "%and_ln81_549 = and i1 %and_ln81_547, i1 %icmp_ln81_314" [./components.h:81]   --->   Operation 4083 'and' 'and_ln81_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4084 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_236)   --->   "%xor_ln81_470 = xor i1 %and_ln81_549, i1 1" [./components.h:81]   --->   Operation 4084 'xor' 'xor_ln81_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_236)   --->   "%empty_90 = and i1 %tmp_623, i1 %xor_ln81_470" [./components.h:81]   --->   Operation 4085 'and' 'empty_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4086 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_550)   --->   "%xor_ln81_471 = xor i1 %select_ln81_312, i1 1" [./components.h:81]   --->   Operation 4086 'xor' 'xor_ln81_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_550)   --->   "%or_ln81_235 = or i1 %tmp_627, i1 %xor_ln81_471" [./components.h:81]   --->   Operation 4087 'or' 'or_ln81_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_550)   --->   "%xor_ln81_472 = xor i1 %tmp_623, i1 1" [./components.h:81]   --->   Operation 4088 'xor' 'xor_ln81_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4089 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_550 = and i1 %or_ln81_235, i1 %xor_ln81_472" [./components.h:81]   --->   Operation 4089 'and' 'and_ln81_550' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_473)   --->   "%and_ln81_551 = and i1 %tmp_627, i1 %select_ln81_313" [./components.h:81]   --->   Operation 4090 'and' 'and_ln81_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4091 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_473 = xor i1 %and_ln81_551, i1 1" [./components.h:81]   --->   Operation 4091 'xor' 'xor_ln81_473' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4092 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_236)   --->   "%and_ln81_552 = and i1 %empty_90, i1 %xor_ln81_473" [./components.h:81]   --->   Operation 4092 'and' 'and_ln81_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4093 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_236 = or i1 %and_ln81_550, i1 %and_ln81_552" [./components.h:81]   --->   Operation 4093 'or' 'or_ln81_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln81_237 = sext i16 %P_L1_W_0_load_79" [./components.h:81]   --->   Operation 4094 'sext' 'sext_ln81_237' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4095 [1/1] (0.00ns)   --->   "%zext_ln81_207 = zext i15 %x_load_79" [./components.h:81]   --->   Operation 4095 'zext' 'zext_ln81_207' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4096 [1/1] (1.94ns)   --->   "%mul_ln81_79 = mul i31 %sext_ln81_237, i31 %zext_ln81_207" [./components.h:81]   --->   Operation 4096 'mul' 'mul_ln81_79' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4097 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_158)   --->   "%select_ln81_314 = select i1 %and_ln81_550, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4097 'select' 'select_ln81_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_158)   --->   "%select_ln81_315 = select i1 %or_ln81_236, i16 %select_ln81_314, i16 %z_o_161" [./components.h:81]   --->   Operation 4098 'select' 'select_ln81_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 4099 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_158)   --->   "%shl_ln81_78 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_315, i10 0" [./components.h:81]   --->   Operation 4099 'bitconcatenate' 'shl_ln81_78' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4100 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_158)   --->   "%sext_ln81_238 = sext i26 %shl_ln81_78" [./components.h:81]   --->   Operation 4100 'sext' 'sext_ln81_238' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_158)   --->   "%sext_ln81_239 = sext i31 %mul_ln81_79" [./components.h:81]   --->   Operation 4101 'sext' 'sext_ln81_239' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4102 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_158 = add i32 %sext_ln81_238, i32 %sext_ln81_239" [./components.h:81]   --->   Operation 4102 'add' 'add_ln81_158' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4103 [1/1] (0.00ns)   --->   "%tmp_631 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 31" [./components.h:81]   --->   Operation 4103 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4104 [1/1] (0.00ns) (grouped into LUT with out node z_o_163)   --->   "%z_o_162 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_158, i32 10, i32 25" [./components.h:81]   --->   Operation 4104 'partselect' 'z_o_162' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4105 [1/1] (0.00ns) (grouped into LUT with out node z_o_163)   --->   "%tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_79, i32 9" [./components.h:81]   --->   Operation 4105 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4106 [1/1] (0.00ns)   --->   "%trunc_ln81_79 = trunc i31 %mul_ln81_79" [./components.h:81]   --->   Operation 4106 'trunc' 'trunc_ln81_79' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4107 [1/1] (0.71ns)   --->   "%icmp_ln81_316 = icmp_ne  i9 %trunc_ln81_79, i9 0" [./components.h:81]   --->   Operation 4107 'icmp' 'icmp_ln81_316' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4108 [1/1] (0.00ns) (grouped into LUT with out node z_o_163)   --->   "%tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 10" [./components.h:81]   --->   Operation 4108 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node z_o_163)   --->   "%or_ln81_237 = or i1 %tmp_634, i1 %icmp_ln81_316" [./components.h:81]   --->   Operation 4109 'or' 'or_ln81_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4110 [1/1] (0.00ns) (grouped into LUT with out node z_o_163)   --->   "%and_ln81_553 = and i1 %or_ln81_237, i1 %tmp_632" [./components.h:81]   --->   Operation 4110 'and' 'and_ln81_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node z_o_163)   --->   "%zext_ln81_79 = zext i1 %and_ln81_553" [./components.h:81]   --->   Operation 4111 'zext' 'zext_ln81_79' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4112 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_163 = add i16 %z_o_162, i16 %zext_ln81_79" [./components.h:81]   --->   Operation 4112 'add' 'z_o_163' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4113 [1/1] (0.00ns)   --->   "%tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_163, i32 15" [./components.h:81]   --->   Operation 4113 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4114 [1/1] (0.00ns)   --->   "%tmp_637 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_158, i32 27, i32 31" [./components.h:81]   --->   Operation 4114 'partselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4115 [1/1] (0.70ns)   --->   "%icmp_ln81_317 = icmp_eq  i5 %tmp_637, i5 31" [./components.h:81]   --->   Operation 4115 'icmp' 'icmp_ln81_317' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4116 [1/1] (0.00ns)   --->   "%tmp_638 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_158, i32 26, i32 31" [./components.h:81]   --->   Operation 4116 'partselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 4117 [1/1] (0.70ns)   --->   "%icmp_ln81_318 = icmp_eq  i6 %tmp_638, i6 63" [./components.h:81]   --->   Operation 4117 'icmp' 'icmp_ln81_318' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4118 [1/1] (0.70ns)   --->   "%icmp_ln81_319 = icmp_eq  i6 %tmp_638, i6 0" [./components.h:81]   --->   Operation 4118 'icmp' 'icmp_ln81_319' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4119 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_80 = load i16 80" [./components.h:81]   --->   Operation 4119 'load' 'P_L1_W_0_load_80' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_82 : Operation 4120 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_81 = load i16 81" [./components.h:81]   --->   Operation 4120 'load' 'P_L1_W_0_load_81' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 83 <SV = 82> <Delay = 3.59>
ST_83 : Operation 4121 [1/2] (0.58ns)   --->   "%x_load_81 = load i7 %x_addr_81" [./components.h:81]   --->   Operation 4121 'load' 'x_load_81' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_83 : Operation 4122 [1/1] (0.00ns)   --->   "%x_addr_82 = getelementptr i15 %x, i64 0, i64 82" [./components.h:67]   --->   Operation 4122 'getelementptr' 'x_addr_82' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4123 [2/2] (0.58ns)   --->   "%x_load_82 = load i7 %x_addr_82" [./components.h:81]   --->   Operation 4123 'load' 'x_load_82' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_83 : Operation 4124 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_554)   --->   "%tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 25" [./components.h:81]   --->   Operation 4124 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4125 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_554)   --->   "%xor_ln81_474 = xor i1 %tmp_635, i1 1" [./components.h:81]   --->   Operation 4125 'xor' 'xor_ln81_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4126 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_554 = and i1 %tmp_633, i1 %xor_ln81_474" [./components.h:81]   --->   Operation 4126 'and' 'and_ln81_554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_479)   --->   "%tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_158, i32 26" [./components.h:81]   --->   Operation 4127 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_557)   --->   "%select_ln81_316 = select i1 %and_ln81_554, i1 %icmp_ln81_318, i1 %icmp_ln81_319" [./components.h:81]   --->   Operation 4128 'select' 'select_ln81_316' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_479)   --->   "%xor_ln81_475 = xor i1 %tmp_636, i1 1" [./components.h:81]   --->   Operation 4129 'xor' 'xor_ln81_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_479)   --->   "%and_ln81_555 = and i1 %icmp_ln81_317, i1 %xor_ln81_475" [./components.h:81]   --->   Operation 4130 'and' 'and_ln81_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_479)   --->   "%select_ln81_317 = select i1 %and_ln81_554, i1 %and_ln81_555, i1 %icmp_ln81_318" [./components.h:81]   --->   Operation 4131 'select' 'select_ln81_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 4132 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_239)   --->   "%and_ln81_556 = and i1 %and_ln81_554, i1 %icmp_ln81_318" [./components.h:81]   --->   Operation 4132 'and' 'and_ln81_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_239)   --->   "%xor_ln81_476 = xor i1 %and_ln81_556, i1 1" [./components.h:81]   --->   Operation 4133 'xor' 'xor_ln81_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4134 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_239)   --->   "%empty_91 = and i1 %tmp_631, i1 %xor_ln81_476" [./components.h:81]   --->   Operation 4134 'and' 'empty_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_557)   --->   "%xor_ln81_477 = xor i1 %select_ln81_316, i1 1" [./components.h:81]   --->   Operation 4135 'xor' 'xor_ln81_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_557)   --->   "%or_ln81_238 = or i1 %tmp_635, i1 %xor_ln81_477" [./components.h:81]   --->   Operation 4136 'or' 'or_ln81_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_557)   --->   "%xor_ln81_478 = xor i1 %tmp_631, i1 1" [./components.h:81]   --->   Operation 4137 'xor' 'xor_ln81_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4138 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_557 = and i1 %or_ln81_238, i1 %xor_ln81_478" [./components.h:81]   --->   Operation 4138 'and' 'and_ln81_557' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_479)   --->   "%and_ln81_558 = and i1 %tmp_635, i1 %select_ln81_317" [./components.h:81]   --->   Operation 4139 'and' 'and_ln81_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4140 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_479 = xor i1 %and_ln81_558, i1 1" [./components.h:81]   --->   Operation 4140 'xor' 'xor_ln81_479' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_239)   --->   "%and_ln81_559 = and i1 %empty_91, i1 %xor_ln81_479" [./components.h:81]   --->   Operation 4141 'and' 'and_ln81_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4142 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_239 = or i1 %and_ln81_557, i1 %and_ln81_559" [./components.h:81]   --->   Operation 4142 'or' 'or_ln81_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln81_240 = sext i16 %P_L1_W_0_load_80" [./components.h:81]   --->   Operation 4143 'sext' 'sext_ln81_240' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4144 [1/1] (0.00ns)   --->   "%zext_ln81_208 = zext i15 %x_load_80" [./components.h:81]   --->   Operation 4144 'zext' 'zext_ln81_208' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4145 [1/1] (1.94ns)   --->   "%mul_ln81_80 = mul i31 %sext_ln81_240, i31 %zext_ln81_208" [./components.h:81]   --->   Operation 4145 'mul' 'mul_ln81_80' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_160)   --->   "%select_ln81_318 = select i1 %and_ln81_557, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4146 'select' 'select_ln81_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 4147 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_160)   --->   "%select_ln81_319 = select i1 %or_ln81_239, i16 %select_ln81_318, i16 %z_o_163" [./components.h:81]   --->   Operation 4147 'select' 'select_ln81_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 4148 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_160)   --->   "%shl_ln81_79 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_319, i10 0" [./components.h:81]   --->   Operation 4148 'bitconcatenate' 'shl_ln81_79' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4149 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_160)   --->   "%sext_ln81_241 = sext i26 %shl_ln81_79" [./components.h:81]   --->   Operation 4149 'sext' 'sext_ln81_241' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4150 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_160)   --->   "%sext_ln81_242 = sext i31 %mul_ln81_80" [./components.h:81]   --->   Operation 4150 'sext' 'sext_ln81_242' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4151 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_160 = add i32 %sext_ln81_241, i32 %sext_ln81_242" [./components.h:81]   --->   Operation 4151 'add' 'add_ln81_160' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4152 [1/1] (0.00ns)   --->   "%tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 31" [./components.h:81]   --->   Operation 4152 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4153 [1/1] (0.00ns) (grouped into LUT with out node z_o_165)   --->   "%z_o_164 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_160, i32 10, i32 25" [./components.h:81]   --->   Operation 4153 'partselect' 'z_o_164' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4154 [1/1] (0.00ns) (grouped into LUT with out node z_o_165)   --->   "%tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_80, i32 9" [./components.h:81]   --->   Operation 4154 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4155 [1/1] (0.00ns)   --->   "%trunc_ln81_80 = trunc i31 %mul_ln81_80" [./components.h:81]   --->   Operation 4155 'trunc' 'trunc_ln81_80' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4156 [1/1] (0.71ns)   --->   "%icmp_ln81_320 = icmp_ne  i9 %trunc_ln81_80, i9 0" [./components.h:81]   --->   Operation 4156 'icmp' 'icmp_ln81_320' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node z_o_165)   --->   "%tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 10" [./components.h:81]   --->   Operation 4157 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4158 [1/1] (0.00ns) (grouped into LUT with out node z_o_165)   --->   "%or_ln81_240 = or i1 %tmp_642, i1 %icmp_ln81_320" [./components.h:81]   --->   Operation 4158 'or' 'or_ln81_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4159 [1/1] (0.00ns) (grouped into LUT with out node z_o_165)   --->   "%and_ln81_560 = and i1 %or_ln81_240, i1 %tmp_640" [./components.h:81]   --->   Operation 4159 'and' 'and_ln81_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4160 [1/1] (0.00ns) (grouped into LUT with out node z_o_165)   --->   "%zext_ln81_80 = zext i1 %and_ln81_560" [./components.h:81]   --->   Operation 4160 'zext' 'zext_ln81_80' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4161 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_165 = add i16 %z_o_164, i16 %zext_ln81_80" [./components.h:81]   --->   Operation 4161 'add' 'z_o_165' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4162 [1/1] (0.00ns)   --->   "%tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_165, i32 15" [./components.h:81]   --->   Operation 4162 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4163 [1/1] (0.00ns)   --->   "%tmp_645 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_160, i32 27, i32 31" [./components.h:81]   --->   Operation 4163 'partselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4164 [1/1] (0.70ns)   --->   "%icmp_ln81_321 = icmp_eq  i5 %tmp_645, i5 31" [./components.h:81]   --->   Operation 4164 'icmp' 'icmp_ln81_321' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4165 [1/1] (0.00ns)   --->   "%tmp_646 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_160, i32 26, i32 31" [./components.h:81]   --->   Operation 4165 'partselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4166 [1/1] (0.70ns)   --->   "%icmp_ln81_322 = icmp_eq  i6 %tmp_646, i6 63" [./components.h:81]   --->   Operation 4166 'icmp' 'icmp_ln81_322' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4167 [1/1] (0.70ns)   --->   "%icmp_ln81_323 = icmp_eq  i6 %tmp_646, i6 0" [./components.h:81]   --->   Operation 4167 'icmp' 'icmp_ln81_323' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4168 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_81 = load i16 81" [./components.h:81]   --->   Operation 4168 'load' 'P_L1_W_0_load_81' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_83 : Operation 4169 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_82 = load i16 82" [./components.h:81]   --->   Operation 4169 'load' 'P_L1_W_0_load_82' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 84 <SV = 83> <Delay = 3.59>
ST_84 : Operation 4170 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_81, i15 81" [./components.h:67]   --->   Operation 4170 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_84 : Operation 4171 [1/2] (0.58ns)   --->   "%x_load_82 = load i7 %x_addr_82" [./components.h:81]   --->   Operation 4171 'load' 'x_load_82' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_84 : Operation 4172 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_82, i15 82" [./components.h:67]   --->   Operation 4172 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_84 : Operation 4173 [1/1] (0.00ns)   --->   "%x_addr_83 = getelementptr i15 %x, i64 0, i64 83" [./components.h:67]   --->   Operation 4173 'getelementptr' 'x_addr_83' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4174 [2/2] (0.58ns)   --->   "%x_load_83 = load i7 %x_addr_83" [./components.h:81]   --->   Operation 4174 'load' 'x_load_83' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_84 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_561)   --->   "%tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 25" [./components.h:81]   --->   Operation 4175 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4176 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_561)   --->   "%xor_ln81_480 = xor i1 %tmp_643, i1 1" [./components.h:81]   --->   Operation 4176 'xor' 'xor_ln81_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_561 = and i1 %tmp_641, i1 %xor_ln81_480" [./components.h:81]   --->   Operation 4177 'and' 'and_ln81_561' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_485)   --->   "%tmp_644 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_160, i32 26" [./components.h:81]   --->   Operation 4178 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4179 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_564)   --->   "%select_ln81_320 = select i1 %and_ln81_561, i1 %icmp_ln81_322, i1 %icmp_ln81_323" [./components.h:81]   --->   Operation 4179 'select' 'select_ln81_320' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 4180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_485)   --->   "%xor_ln81_481 = xor i1 %tmp_644, i1 1" [./components.h:81]   --->   Operation 4180 'xor' 'xor_ln81_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_485)   --->   "%and_ln81_562 = and i1 %icmp_ln81_321, i1 %xor_ln81_481" [./components.h:81]   --->   Operation 4181 'and' 'and_ln81_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_485)   --->   "%select_ln81_321 = select i1 %and_ln81_561, i1 %and_ln81_562, i1 %icmp_ln81_322" [./components.h:81]   --->   Operation 4182 'select' 'select_ln81_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 4183 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_242)   --->   "%and_ln81_563 = and i1 %and_ln81_561, i1 %icmp_ln81_322" [./components.h:81]   --->   Operation 4183 'and' 'and_ln81_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_242)   --->   "%xor_ln81_482 = xor i1 %and_ln81_563, i1 1" [./components.h:81]   --->   Operation 4184 'xor' 'xor_ln81_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4185 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_242)   --->   "%empty_92 = and i1 %tmp_639, i1 %xor_ln81_482" [./components.h:81]   --->   Operation 4185 'and' 'empty_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_564)   --->   "%xor_ln81_483 = xor i1 %select_ln81_320, i1 1" [./components.h:81]   --->   Operation 4186 'xor' 'xor_ln81_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4187 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_564)   --->   "%or_ln81_241 = or i1 %tmp_643, i1 %xor_ln81_483" [./components.h:81]   --->   Operation 4187 'or' 'or_ln81_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_564)   --->   "%xor_ln81_484 = xor i1 %tmp_639, i1 1" [./components.h:81]   --->   Operation 4188 'xor' 'xor_ln81_484' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_564 = and i1 %or_ln81_241, i1 %xor_ln81_484" [./components.h:81]   --->   Operation 4189 'and' 'and_ln81_564' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_485)   --->   "%and_ln81_565 = and i1 %tmp_643, i1 %select_ln81_321" [./components.h:81]   --->   Operation 4190 'and' 'and_ln81_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4191 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_485 = xor i1 %and_ln81_565, i1 1" [./components.h:81]   --->   Operation 4191 'xor' 'xor_ln81_485' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_242)   --->   "%and_ln81_566 = and i1 %empty_92, i1 %xor_ln81_485" [./components.h:81]   --->   Operation 4192 'and' 'and_ln81_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_242 = or i1 %and_ln81_564, i1 %and_ln81_566" [./components.h:81]   --->   Operation 4193 'or' 'or_ln81_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln81_243 = sext i16 %P_L1_W_0_load_81" [./components.h:81]   --->   Operation 4194 'sext' 'sext_ln81_243' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln81_209 = zext i15 %x_load_81" [./components.h:81]   --->   Operation 4195 'zext' 'zext_ln81_209' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4196 [1/1] (1.94ns)   --->   "%mul_ln81_81 = mul i31 %sext_ln81_243, i31 %zext_ln81_209" [./components.h:81]   --->   Operation 4196 'mul' 'mul_ln81_81' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_162)   --->   "%select_ln81_322 = select i1 %and_ln81_564, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4197 'select' 'select_ln81_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_162)   --->   "%select_ln81_323 = select i1 %or_ln81_242, i16 %select_ln81_322, i16 %z_o_165" [./components.h:81]   --->   Operation 4198 'select' 'select_ln81_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_162)   --->   "%shl_ln81_80 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_323, i10 0" [./components.h:81]   --->   Operation 4199 'bitconcatenate' 'shl_ln81_80' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_162)   --->   "%sext_ln81_244 = sext i26 %shl_ln81_80" [./components.h:81]   --->   Operation 4200 'sext' 'sext_ln81_244' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_162)   --->   "%sext_ln81_245 = sext i31 %mul_ln81_81" [./components.h:81]   --->   Operation 4201 'sext' 'sext_ln81_245' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4202 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_162 = add i32 %sext_ln81_244, i32 %sext_ln81_245" [./components.h:81]   --->   Operation 4202 'add' 'add_ln81_162' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4203 [1/1] (0.00ns)   --->   "%tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 31" [./components.h:81]   --->   Operation 4203 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4204 [1/1] (0.00ns) (grouped into LUT with out node z_o_167)   --->   "%z_o_166 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_162, i32 10, i32 25" [./components.h:81]   --->   Operation 4204 'partselect' 'z_o_166' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4205 [1/1] (0.00ns) (grouped into LUT with out node z_o_167)   --->   "%tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_81, i32 9" [./components.h:81]   --->   Operation 4205 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4206 [1/1] (0.00ns)   --->   "%trunc_ln81_81 = trunc i31 %mul_ln81_81" [./components.h:81]   --->   Operation 4206 'trunc' 'trunc_ln81_81' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4207 [1/1] (0.71ns)   --->   "%icmp_ln81_324 = icmp_ne  i9 %trunc_ln81_81, i9 0" [./components.h:81]   --->   Operation 4207 'icmp' 'icmp_ln81_324' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4208 [1/1] (0.00ns) (grouped into LUT with out node z_o_167)   --->   "%tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 10" [./components.h:81]   --->   Operation 4208 'bitselect' 'tmp_650' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4209 [1/1] (0.00ns) (grouped into LUT with out node z_o_167)   --->   "%or_ln81_243 = or i1 %tmp_650, i1 %icmp_ln81_324" [./components.h:81]   --->   Operation 4209 'or' 'or_ln81_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4210 [1/1] (0.00ns) (grouped into LUT with out node z_o_167)   --->   "%and_ln81_567 = and i1 %or_ln81_243, i1 %tmp_648" [./components.h:81]   --->   Operation 4210 'and' 'and_ln81_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node z_o_167)   --->   "%zext_ln81_81 = zext i1 %and_ln81_567" [./components.h:81]   --->   Operation 4211 'zext' 'zext_ln81_81' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4212 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_167 = add i16 %z_o_166, i16 %zext_ln81_81" [./components.h:81]   --->   Operation 4212 'add' 'z_o_167' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4213 [1/1] (0.00ns)   --->   "%tmp_651 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_167, i32 15" [./components.h:81]   --->   Operation 4213 'bitselect' 'tmp_651' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4214 [1/1] (0.00ns)   --->   "%tmp_653 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_162, i32 27, i32 31" [./components.h:81]   --->   Operation 4214 'partselect' 'tmp_653' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4215 [1/1] (0.70ns)   --->   "%icmp_ln81_325 = icmp_eq  i5 %tmp_653, i5 31" [./components.h:81]   --->   Operation 4215 'icmp' 'icmp_ln81_325' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4216 [1/1] (0.00ns)   --->   "%tmp_654 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_162, i32 26, i32 31" [./components.h:81]   --->   Operation 4216 'partselect' 'tmp_654' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4217 [1/1] (0.70ns)   --->   "%icmp_ln81_326 = icmp_eq  i6 %tmp_654, i6 63" [./components.h:81]   --->   Operation 4217 'icmp' 'icmp_ln81_326' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4218 [1/1] (0.70ns)   --->   "%icmp_ln81_327 = icmp_eq  i6 %tmp_654, i6 0" [./components.h:81]   --->   Operation 4218 'icmp' 'icmp_ln81_327' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4219 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_82 = load i16 82" [./components.h:81]   --->   Operation 4219 'load' 'P_L1_W_0_load_82' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_84 : Operation 4220 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_83 = load i16 83" [./components.h:81]   --->   Operation 4220 'load' 'P_L1_W_0_load_83' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 85 <SV = 84> <Delay = 3.59>
ST_85 : Operation 4221 [1/2] (0.58ns)   --->   "%x_load_83 = load i7 %x_addr_83" [./components.h:81]   --->   Operation 4221 'load' 'x_load_83' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_85 : Operation 4222 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_83, i15 83" [./components.h:67]   --->   Operation 4222 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_85 : Operation 4223 [1/1] (0.00ns)   --->   "%x_addr_84 = getelementptr i15 %x, i64 0, i64 84" [./components.h:67]   --->   Operation 4223 'getelementptr' 'x_addr_84' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4224 [2/2] (0.58ns)   --->   "%x_load_84 = load i7 %x_addr_84" [./components.h:81]   --->   Operation 4224 'load' 'x_load_84' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_85 : Operation 4225 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_568)   --->   "%tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 25" [./components.h:81]   --->   Operation 4225 'bitselect' 'tmp_649' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4226 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_568)   --->   "%xor_ln81_486 = xor i1 %tmp_651, i1 1" [./components.h:81]   --->   Operation 4226 'xor' 'xor_ln81_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_568 = and i1 %tmp_649, i1 %xor_ln81_486" [./components.h:81]   --->   Operation 4227 'and' 'and_ln81_568' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_491)   --->   "%tmp_652 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_162, i32 26" [./components.h:81]   --->   Operation 4228 'bitselect' 'tmp_652' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4229 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_571)   --->   "%select_ln81_324 = select i1 %and_ln81_568, i1 %icmp_ln81_326, i1 %icmp_ln81_327" [./components.h:81]   --->   Operation 4229 'select' 'select_ln81_324' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 4230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_491)   --->   "%xor_ln81_487 = xor i1 %tmp_652, i1 1" [./components.h:81]   --->   Operation 4230 'xor' 'xor_ln81_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_491)   --->   "%and_ln81_569 = and i1 %icmp_ln81_325, i1 %xor_ln81_487" [./components.h:81]   --->   Operation 4231 'and' 'and_ln81_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_491)   --->   "%select_ln81_325 = select i1 %and_ln81_568, i1 %and_ln81_569, i1 %icmp_ln81_326" [./components.h:81]   --->   Operation 4232 'select' 'select_ln81_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_245)   --->   "%and_ln81_570 = and i1 %and_ln81_568, i1 %icmp_ln81_326" [./components.h:81]   --->   Operation 4233 'and' 'and_ln81_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4234 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_245)   --->   "%xor_ln81_488 = xor i1 %and_ln81_570, i1 1" [./components.h:81]   --->   Operation 4234 'xor' 'xor_ln81_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_245)   --->   "%empty_93 = and i1 %tmp_647, i1 %xor_ln81_488" [./components.h:81]   --->   Operation 4235 'and' 'empty_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4236 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_571)   --->   "%xor_ln81_489 = xor i1 %select_ln81_324, i1 1" [./components.h:81]   --->   Operation 4236 'xor' 'xor_ln81_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4237 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_571)   --->   "%or_ln81_244 = or i1 %tmp_651, i1 %xor_ln81_489" [./components.h:81]   --->   Operation 4237 'or' 'or_ln81_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4238 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_571)   --->   "%xor_ln81_490 = xor i1 %tmp_647, i1 1" [./components.h:81]   --->   Operation 4238 'xor' 'xor_ln81_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_571 = and i1 %or_ln81_244, i1 %xor_ln81_490" [./components.h:81]   --->   Operation 4239 'and' 'and_ln81_571' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_491)   --->   "%and_ln81_572 = and i1 %tmp_651, i1 %select_ln81_325" [./components.h:81]   --->   Operation 4240 'and' 'and_ln81_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4241 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_491 = xor i1 %and_ln81_572, i1 1" [./components.h:81]   --->   Operation 4241 'xor' 'xor_ln81_491' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_245)   --->   "%and_ln81_573 = and i1 %empty_93, i1 %xor_ln81_491" [./components.h:81]   --->   Operation 4242 'and' 'and_ln81_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_245 = or i1 %and_ln81_571, i1 %and_ln81_573" [./components.h:81]   --->   Operation 4243 'or' 'or_ln81_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln81_246 = sext i16 %P_L1_W_0_load_82" [./components.h:81]   --->   Operation 4244 'sext' 'sext_ln81_246' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4245 [1/1] (0.00ns)   --->   "%zext_ln81_210 = zext i15 %x_load_82" [./components.h:81]   --->   Operation 4245 'zext' 'zext_ln81_210' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4246 [1/1] (1.94ns)   --->   "%mul_ln81_82 = mul i31 %sext_ln81_246, i31 %zext_ln81_210" [./components.h:81]   --->   Operation 4246 'mul' 'mul_ln81_82' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4247 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_164)   --->   "%select_ln81_326 = select i1 %and_ln81_571, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4247 'select' 'select_ln81_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 4248 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_164)   --->   "%select_ln81_327 = select i1 %or_ln81_245, i16 %select_ln81_326, i16 %z_o_167" [./components.h:81]   --->   Operation 4248 'select' 'select_ln81_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_85 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_164)   --->   "%shl_ln81_81 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_327, i10 0" [./components.h:81]   --->   Operation 4249 'bitconcatenate' 'shl_ln81_81' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4250 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_164)   --->   "%sext_ln81_247 = sext i26 %shl_ln81_81" [./components.h:81]   --->   Operation 4250 'sext' 'sext_ln81_247' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_164)   --->   "%sext_ln81_248 = sext i31 %mul_ln81_82" [./components.h:81]   --->   Operation 4251 'sext' 'sext_ln81_248' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4252 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_164 = add i32 %sext_ln81_247, i32 %sext_ln81_248" [./components.h:81]   --->   Operation 4252 'add' 'add_ln81_164' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4253 [1/1] (0.00ns)   --->   "%tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 31" [./components.h:81]   --->   Operation 4253 'bitselect' 'tmp_655' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4254 [1/1] (0.00ns) (grouped into LUT with out node z_o_169)   --->   "%z_o_168 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_164, i32 10, i32 25" [./components.h:81]   --->   Operation 4254 'partselect' 'z_o_168' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node z_o_169)   --->   "%tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_82, i32 9" [./components.h:81]   --->   Operation 4255 'bitselect' 'tmp_656' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4256 [1/1] (0.00ns)   --->   "%trunc_ln81_82 = trunc i31 %mul_ln81_82" [./components.h:81]   --->   Operation 4256 'trunc' 'trunc_ln81_82' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4257 [1/1] (0.71ns)   --->   "%icmp_ln81_328 = icmp_ne  i9 %trunc_ln81_82, i9 0" [./components.h:81]   --->   Operation 4257 'icmp' 'icmp_ln81_328' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4258 [1/1] (0.00ns) (grouped into LUT with out node z_o_169)   --->   "%tmp_658 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 10" [./components.h:81]   --->   Operation 4258 'bitselect' 'tmp_658' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node z_o_169)   --->   "%or_ln81_246 = or i1 %tmp_658, i1 %icmp_ln81_328" [./components.h:81]   --->   Operation 4259 'or' 'or_ln81_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4260 [1/1] (0.00ns) (grouped into LUT with out node z_o_169)   --->   "%and_ln81_574 = and i1 %or_ln81_246, i1 %tmp_656" [./components.h:81]   --->   Operation 4260 'and' 'and_ln81_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node z_o_169)   --->   "%zext_ln81_82 = zext i1 %and_ln81_574" [./components.h:81]   --->   Operation 4261 'zext' 'zext_ln81_82' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4262 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_169 = add i16 %z_o_168, i16 %zext_ln81_82" [./components.h:81]   --->   Operation 4262 'add' 'z_o_169' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4263 [1/1] (0.00ns)   --->   "%tmp_659 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_169, i32 15" [./components.h:81]   --->   Operation 4263 'bitselect' 'tmp_659' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4264 [1/1] (0.00ns)   --->   "%tmp_661 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_164, i32 27, i32 31" [./components.h:81]   --->   Operation 4264 'partselect' 'tmp_661' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4265 [1/1] (0.70ns)   --->   "%icmp_ln81_329 = icmp_eq  i5 %tmp_661, i5 31" [./components.h:81]   --->   Operation 4265 'icmp' 'icmp_ln81_329' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4266 [1/1] (0.00ns)   --->   "%tmp_662 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_164, i32 26, i32 31" [./components.h:81]   --->   Operation 4266 'partselect' 'tmp_662' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4267 [1/1] (0.70ns)   --->   "%icmp_ln81_330 = icmp_eq  i6 %tmp_662, i6 63" [./components.h:81]   --->   Operation 4267 'icmp' 'icmp_ln81_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4268 [1/1] (0.70ns)   --->   "%icmp_ln81_331 = icmp_eq  i6 %tmp_662, i6 0" [./components.h:81]   --->   Operation 4268 'icmp' 'icmp_ln81_331' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4269 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_83 = load i16 83" [./components.h:81]   --->   Operation 4269 'load' 'P_L1_W_0_load_83' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_85 : Operation 4270 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_84 = load i16 84" [./components.h:81]   --->   Operation 4270 'load' 'P_L1_W_0_load_84' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 86 <SV = 85> <Delay = 3.59>
ST_86 : Operation 4271 [1/2] (0.58ns)   --->   "%x_load_84 = load i7 %x_addr_84" [./components.h:81]   --->   Operation 4271 'load' 'x_load_84' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_86 : Operation 4272 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_84, i15 84" [./components.h:67]   --->   Operation 4272 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_86 : Operation 4273 [1/1] (0.00ns)   --->   "%x_addr_85 = getelementptr i15 %x, i64 0, i64 85" [./components.h:67]   --->   Operation 4273 'getelementptr' 'x_addr_85' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4274 [2/2] (0.58ns)   --->   "%x_load_85 = load i7 %x_addr_85" [./components.h:81]   --->   Operation 4274 'load' 'x_load_85' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_86 : Operation 4275 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_575)   --->   "%tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 25" [./components.h:81]   --->   Operation 4275 'bitselect' 'tmp_657' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4276 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_575)   --->   "%xor_ln81_492 = xor i1 %tmp_659, i1 1" [./components.h:81]   --->   Operation 4276 'xor' 'xor_ln81_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_575 = and i1 %tmp_657, i1 %xor_ln81_492" [./components.h:81]   --->   Operation 4277 'and' 'and_ln81_575' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_497)   --->   "%tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_164, i32 26" [./components.h:81]   --->   Operation 4278 'bitselect' 'tmp_660' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_578)   --->   "%select_ln81_328 = select i1 %and_ln81_575, i1 %icmp_ln81_330, i1 %icmp_ln81_331" [./components.h:81]   --->   Operation 4279 'select' 'select_ln81_328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 4280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_497)   --->   "%xor_ln81_493 = xor i1 %tmp_660, i1 1" [./components.h:81]   --->   Operation 4280 'xor' 'xor_ln81_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_497)   --->   "%and_ln81_576 = and i1 %icmp_ln81_329, i1 %xor_ln81_493" [./components.h:81]   --->   Operation 4281 'and' 'and_ln81_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_497)   --->   "%select_ln81_329 = select i1 %and_ln81_575, i1 %and_ln81_576, i1 %icmp_ln81_330" [./components.h:81]   --->   Operation 4282 'select' 'select_ln81_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 4283 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_248)   --->   "%and_ln81_577 = and i1 %and_ln81_575, i1 %icmp_ln81_330" [./components.h:81]   --->   Operation 4283 'and' 'and_ln81_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4284 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_248)   --->   "%xor_ln81_494 = xor i1 %and_ln81_577, i1 1" [./components.h:81]   --->   Operation 4284 'xor' 'xor_ln81_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4285 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_248)   --->   "%empty_94 = and i1 %tmp_655, i1 %xor_ln81_494" [./components.h:81]   --->   Operation 4285 'and' 'empty_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4286 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_578)   --->   "%xor_ln81_495 = xor i1 %select_ln81_328, i1 1" [./components.h:81]   --->   Operation 4286 'xor' 'xor_ln81_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4287 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_578)   --->   "%or_ln81_247 = or i1 %tmp_659, i1 %xor_ln81_495" [./components.h:81]   --->   Operation 4287 'or' 'or_ln81_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4288 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_578)   --->   "%xor_ln81_496 = xor i1 %tmp_655, i1 1" [./components.h:81]   --->   Operation 4288 'xor' 'xor_ln81_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_578 = and i1 %or_ln81_247, i1 %xor_ln81_496" [./components.h:81]   --->   Operation 4289 'and' 'and_ln81_578' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_497)   --->   "%and_ln81_579 = and i1 %tmp_659, i1 %select_ln81_329" [./components.h:81]   --->   Operation 4290 'and' 'and_ln81_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4291 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_497 = xor i1 %and_ln81_579, i1 1" [./components.h:81]   --->   Operation 4291 'xor' 'xor_ln81_497' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4292 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_248)   --->   "%and_ln81_580 = and i1 %empty_94, i1 %xor_ln81_497" [./components.h:81]   --->   Operation 4292 'and' 'and_ln81_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_248 = or i1 %and_ln81_578, i1 %and_ln81_580" [./components.h:81]   --->   Operation 4293 'or' 'or_ln81_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln81_249 = sext i16 %P_L1_W_0_load_83" [./components.h:81]   --->   Operation 4294 'sext' 'sext_ln81_249' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4295 [1/1] (0.00ns)   --->   "%zext_ln81_211 = zext i15 %x_load_83" [./components.h:81]   --->   Operation 4295 'zext' 'zext_ln81_211' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4296 [1/1] (1.94ns)   --->   "%mul_ln81_83 = mul i31 %sext_ln81_249, i31 %zext_ln81_211" [./components.h:81]   --->   Operation 4296 'mul' 'mul_ln81_83' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4297 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_166)   --->   "%select_ln81_330 = select i1 %and_ln81_578, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4297 'select' 'select_ln81_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 4298 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_166)   --->   "%select_ln81_331 = select i1 %or_ln81_248, i16 %select_ln81_330, i16 %z_o_169" [./components.h:81]   --->   Operation 4298 'select' 'select_ln81_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_86 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_166)   --->   "%shl_ln81_82 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_331, i10 0" [./components.h:81]   --->   Operation 4299 'bitconcatenate' 'shl_ln81_82' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4300 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_166)   --->   "%sext_ln81_250 = sext i26 %shl_ln81_82" [./components.h:81]   --->   Operation 4300 'sext' 'sext_ln81_250' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4301 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_166)   --->   "%sext_ln81_251 = sext i31 %mul_ln81_83" [./components.h:81]   --->   Operation 4301 'sext' 'sext_ln81_251' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4302 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_166 = add i32 %sext_ln81_250, i32 %sext_ln81_251" [./components.h:81]   --->   Operation 4302 'add' 'add_ln81_166' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4303 [1/1] (0.00ns)   --->   "%tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 31" [./components.h:81]   --->   Operation 4303 'bitselect' 'tmp_663' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node z_o_171)   --->   "%z_o_170 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_166, i32 10, i32 25" [./components.h:81]   --->   Operation 4304 'partselect' 'z_o_170' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4305 [1/1] (0.00ns) (grouped into LUT with out node z_o_171)   --->   "%tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_83, i32 9" [./components.h:81]   --->   Operation 4305 'bitselect' 'tmp_664' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4306 [1/1] (0.00ns)   --->   "%trunc_ln81_83 = trunc i31 %mul_ln81_83" [./components.h:81]   --->   Operation 4306 'trunc' 'trunc_ln81_83' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4307 [1/1] (0.71ns)   --->   "%icmp_ln81_332 = icmp_ne  i9 %trunc_ln81_83, i9 0" [./components.h:81]   --->   Operation 4307 'icmp' 'icmp_ln81_332' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4308 [1/1] (0.00ns) (grouped into LUT with out node z_o_171)   --->   "%tmp_666 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 10" [./components.h:81]   --->   Operation 4308 'bitselect' 'tmp_666' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node z_o_171)   --->   "%or_ln81_249 = or i1 %tmp_666, i1 %icmp_ln81_332" [./components.h:81]   --->   Operation 4309 'or' 'or_ln81_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4310 [1/1] (0.00ns) (grouped into LUT with out node z_o_171)   --->   "%and_ln81_581 = and i1 %or_ln81_249, i1 %tmp_664" [./components.h:81]   --->   Operation 4310 'and' 'and_ln81_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4311 [1/1] (0.00ns) (grouped into LUT with out node z_o_171)   --->   "%zext_ln81_83 = zext i1 %and_ln81_581" [./components.h:81]   --->   Operation 4311 'zext' 'zext_ln81_83' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4312 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_171 = add i16 %z_o_170, i16 %zext_ln81_83" [./components.h:81]   --->   Operation 4312 'add' 'z_o_171' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4313 [1/1] (0.00ns)   --->   "%tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_171, i32 15" [./components.h:81]   --->   Operation 4313 'bitselect' 'tmp_667' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4314 [1/1] (0.00ns)   --->   "%tmp_669 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_166, i32 27, i32 31" [./components.h:81]   --->   Operation 4314 'partselect' 'tmp_669' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4315 [1/1] (0.70ns)   --->   "%icmp_ln81_333 = icmp_eq  i5 %tmp_669, i5 31" [./components.h:81]   --->   Operation 4315 'icmp' 'icmp_ln81_333' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4316 [1/1] (0.00ns)   --->   "%tmp_670 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_166, i32 26, i32 31" [./components.h:81]   --->   Operation 4316 'partselect' 'tmp_670' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4317 [1/1] (0.70ns)   --->   "%icmp_ln81_334 = icmp_eq  i6 %tmp_670, i6 63" [./components.h:81]   --->   Operation 4317 'icmp' 'icmp_ln81_334' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4318 [1/1] (0.70ns)   --->   "%icmp_ln81_335 = icmp_eq  i6 %tmp_670, i6 0" [./components.h:81]   --->   Operation 4318 'icmp' 'icmp_ln81_335' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4319 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_84 = load i16 84" [./components.h:81]   --->   Operation 4319 'load' 'P_L1_W_0_load_84' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_86 : Operation 4320 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_85 = load i16 85" [./components.h:81]   --->   Operation 4320 'load' 'P_L1_W_0_load_85' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 87 <SV = 86> <Delay = 3.59>
ST_87 : Operation 4321 [1/2] (0.58ns)   --->   "%x_load_85 = load i7 %x_addr_85" [./components.h:81]   --->   Operation 4321 'load' 'x_load_85' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_87 : Operation 4322 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_85, i15 85" [./components.h:67]   --->   Operation 4322 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_87 : Operation 4323 [1/1] (0.00ns)   --->   "%x_addr_86 = getelementptr i15 %x, i64 0, i64 86" [./components.h:67]   --->   Operation 4323 'getelementptr' 'x_addr_86' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4324 [2/2] (0.58ns)   --->   "%x_load_86 = load i7 %x_addr_86" [./components.h:81]   --->   Operation 4324 'load' 'x_load_86' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_87 : Operation 4325 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_582)   --->   "%tmp_665 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 25" [./components.h:81]   --->   Operation 4325 'bitselect' 'tmp_665' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4326 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_582)   --->   "%xor_ln81_498 = xor i1 %tmp_667, i1 1" [./components.h:81]   --->   Operation 4326 'xor' 'xor_ln81_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_582 = and i1 %tmp_665, i1 %xor_ln81_498" [./components.h:81]   --->   Operation 4327 'and' 'and_ln81_582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_503)   --->   "%tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_166, i32 26" [./components.h:81]   --->   Operation 4328 'bitselect' 'tmp_668' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_585)   --->   "%select_ln81_332 = select i1 %and_ln81_582, i1 %icmp_ln81_334, i1 %icmp_ln81_335" [./components.h:81]   --->   Operation 4329 'select' 'select_ln81_332' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 4330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_503)   --->   "%xor_ln81_499 = xor i1 %tmp_668, i1 1" [./components.h:81]   --->   Operation 4330 'xor' 'xor_ln81_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_503)   --->   "%and_ln81_583 = and i1 %icmp_ln81_333, i1 %xor_ln81_499" [./components.h:81]   --->   Operation 4331 'and' 'and_ln81_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_503)   --->   "%select_ln81_333 = select i1 %and_ln81_582, i1 %and_ln81_583, i1 %icmp_ln81_334" [./components.h:81]   --->   Operation 4332 'select' 'select_ln81_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 4333 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_251)   --->   "%and_ln81_584 = and i1 %and_ln81_582, i1 %icmp_ln81_334" [./components.h:81]   --->   Operation 4333 'and' 'and_ln81_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_251)   --->   "%xor_ln81_500 = xor i1 %and_ln81_584, i1 1" [./components.h:81]   --->   Operation 4334 'xor' 'xor_ln81_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4335 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_251)   --->   "%empty_95 = and i1 %tmp_663, i1 %xor_ln81_500" [./components.h:81]   --->   Operation 4335 'and' 'empty_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4336 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_585)   --->   "%xor_ln81_501 = xor i1 %select_ln81_332, i1 1" [./components.h:81]   --->   Operation 4336 'xor' 'xor_ln81_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4337 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_585)   --->   "%or_ln81_250 = or i1 %tmp_667, i1 %xor_ln81_501" [./components.h:81]   --->   Operation 4337 'or' 'or_ln81_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4338 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_585)   --->   "%xor_ln81_502 = xor i1 %tmp_663, i1 1" [./components.h:81]   --->   Operation 4338 'xor' 'xor_ln81_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_585 = and i1 %or_ln81_250, i1 %xor_ln81_502" [./components.h:81]   --->   Operation 4339 'and' 'and_ln81_585' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_503)   --->   "%and_ln81_586 = and i1 %tmp_667, i1 %select_ln81_333" [./components.h:81]   --->   Operation 4340 'and' 'and_ln81_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4341 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_503 = xor i1 %and_ln81_586, i1 1" [./components.h:81]   --->   Operation 4341 'xor' 'xor_ln81_503' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4342 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_251)   --->   "%and_ln81_587 = and i1 %empty_95, i1 %xor_ln81_503" [./components.h:81]   --->   Operation 4342 'and' 'and_ln81_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_251 = or i1 %and_ln81_585, i1 %and_ln81_587" [./components.h:81]   --->   Operation 4343 'or' 'or_ln81_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln81_252 = sext i16 %P_L1_W_0_load_84" [./components.h:81]   --->   Operation 4344 'sext' 'sext_ln81_252' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4345 [1/1] (0.00ns)   --->   "%zext_ln81_212 = zext i15 %x_load_84" [./components.h:81]   --->   Operation 4345 'zext' 'zext_ln81_212' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4346 [1/1] (1.94ns)   --->   "%mul_ln81_84 = mul i31 %sext_ln81_252, i31 %zext_ln81_212" [./components.h:81]   --->   Operation 4346 'mul' 'mul_ln81_84' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4347 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_168)   --->   "%select_ln81_334 = select i1 %and_ln81_585, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4347 'select' 'select_ln81_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 4348 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_168)   --->   "%select_ln81_335 = select i1 %or_ln81_251, i16 %select_ln81_334, i16 %z_o_171" [./components.h:81]   --->   Operation 4348 'select' 'select_ln81_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_168)   --->   "%shl_ln81_83 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_335, i10 0" [./components.h:81]   --->   Operation 4349 'bitconcatenate' 'shl_ln81_83' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4350 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_168)   --->   "%sext_ln81_253 = sext i26 %shl_ln81_83" [./components.h:81]   --->   Operation 4350 'sext' 'sext_ln81_253' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4351 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_168)   --->   "%sext_ln81_254 = sext i31 %mul_ln81_84" [./components.h:81]   --->   Operation 4351 'sext' 'sext_ln81_254' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4352 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_168 = add i32 %sext_ln81_253, i32 %sext_ln81_254" [./components.h:81]   --->   Operation 4352 'add' 'add_ln81_168' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4353 [1/1] (0.00ns)   --->   "%tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 31" [./components.h:81]   --->   Operation 4353 'bitselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node z_o_173)   --->   "%z_o_172 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_168, i32 10, i32 25" [./components.h:81]   --->   Operation 4354 'partselect' 'z_o_172' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4355 [1/1] (0.00ns) (grouped into LUT with out node z_o_173)   --->   "%tmp_672 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_84, i32 9" [./components.h:81]   --->   Operation 4355 'bitselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4356 [1/1] (0.00ns)   --->   "%trunc_ln81_84 = trunc i31 %mul_ln81_84" [./components.h:81]   --->   Operation 4356 'trunc' 'trunc_ln81_84' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4357 [1/1] (0.71ns)   --->   "%icmp_ln81_336 = icmp_ne  i9 %trunc_ln81_84, i9 0" [./components.h:81]   --->   Operation 4357 'icmp' 'icmp_ln81_336' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4358 [1/1] (0.00ns) (grouped into LUT with out node z_o_173)   --->   "%tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 10" [./components.h:81]   --->   Operation 4358 'bitselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node z_o_173)   --->   "%or_ln81_252 = or i1 %tmp_674, i1 %icmp_ln81_336" [./components.h:81]   --->   Operation 4359 'or' 'or_ln81_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4360 [1/1] (0.00ns) (grouped into LUT with out node z_o_173)   --->   "%and_ln81_588 = and i1 %or_ln81_252, i1 %tmp_672" [./components.h:81]   --->   Operation 4360 'and' 'and_ln81_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4361 [1/1] (0.00ns) (grouped into LUT with out node z_o_173)   --->   "%zext_ln81_84 = zext i1 %and_ln81_588" [./components.h:81]   --->   Operation 4361 'zext' 'zext_ln81_84' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4362 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_173 = add i16 %z_o_172, i16 %zext_ln81_84" [./components.h:81]   --->   Operation 4362 'add' 'z_o_173' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4363 [1/1] (0.00ns)   --->   "%tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_173, i32 15" [./components.h:81]   --->   Operation 4363 'bitselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4364 [1/1] (0.00ns)   --->   "%tmp_677 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_168, i32 27, i32 31" [./components.h:81]   --->   Operation 4364 'partselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4365 [1/1] (0.70ns)   --->   "%icmp_ln81_337 = icmp_eq  i5 %tmp_677, i5 31" [./components.h:81]   --->   Operation 4365 'icmp' 'icmp_ln81_337' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4366 [1/1] (0.00ns)   --->   "%tmp_678 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_168, i32 26, i32 31" [./components.h:81]   --->   Operation 4366 'partselect' 'tmp_678' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4367 [1/1] (0.70ns)   --->   "%icmp_ln81_338 = icmp_eq  i6 %tmp_678, i6 63" [./components.h:81]   --->   Operation 4367 'icmp' 'icmp_ln81_338' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4368 [1/1] (0.70ns)   --->   "%icmp_ln81_339 = icmp_eq  i6 %tmp_678, i6 0" [./components.h:81]   --->   Operation 4368 'icmp' 'icmp_ln81_339' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4369 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_85 = load i16 85" [./components.h:81]   --->   Operation 4369 'load' 'P_L1_W_0_load_85' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_87 : Operation 4370 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_86 = load i16 86" [./components.h:81]   --->   Operation 4370 'load' 'P_L1_W_0_load_86' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 88 <SV = 87> <Delay = 3.59>
ST_88 : Operation 4371 [1/2] (0.58ns)   --->   "%x_load_86 = load i7 %x_addr_86" [./components.h:81]   --->   Operation 4371 'load' 'x_load_86' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_88 : Operation 4372 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_86, i15 86" [./components.h:67]   --->   Operation 4372 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_88 : Operation 4373 [1/1] (0.00ns)   --->   "%x_addr_87 = getelementptr i15 %x, i64 0, i64 87" [./components.h:67]   --->   Operation 4373 'getelementptr' 'x_addr_87' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4374 [2/2] (0.58ns)   --->   "%x_load_87 = load i7 %x_addr_87" [./components.h:81]   --->   Operation 4374 'load' 'x_load_87' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_88 : Operation 4375 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_589)   --->   "%tmp_673 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 25" [./components.h:81]   --->   Operation 4375 'bitselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4376 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_589)   --->   "%xor_ln81_504 = xor i1 %tmp_675, i1 1" [./components.h:81]   --->   Operation 4376 'xor' 'xor_ln81_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_589 = and i1 %tmp_673, i1 %xor_ln81_504" [./components.h:81]   --->   Operation 4377 'and' 'and_ln81_589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_509)   --->   "%tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_168, i32 26" [./components.h:81]   --->   Operation 4378 'bitselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_592)   --->   "%select_ln81_336 = select i1 %and_ln81_589, i1 %icmp_ln81_338, i1 %icmp_ln81_339" [./components.h:81]   --->   Operation 4379 'select' 'select_ln81_336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 4380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_509)   --->   "%xor_ln81_505 = xor i1 %tmp_676, i1 1" [./components.h:81]   --->   Operation 4380 'xor' 'xor_ln81_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_509)   --->   "%and_ln81_590 = and i1 %icmp_ln81_337, i1 %xor_ln81_505" [./components.h:81]   --->   Operation 4381 'and' 'and_ln81_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_509)   --->   "%select_ln81_337 = select i1 %and_ln81_589, i1 %and_ln81_590, i1 %icmp_ln81_338" [./components.h:81]   --->   Operation 4382 'select' 'select_ln81_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 4383 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_254)   --->   "%and_ln81_591 = and i1 %and_ln81_589, i1 %icmp_ln81_338" [./components.h:81]   --->   Operation 4383 'and' 'and_ln81_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4384 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_254)   --->   "%xor_ln81_506 = xor i1 %and_ln81_591, i1 1" [./components.h:81]   --->   Operation 4384 'xor' 'xor_ln81_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4385 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_254)   --->   "%empty_96 = and i1 %tmp_671, i1 %xor_ln81_506" [./components.h:81]   --->   Operation 4385 'and' 'empty_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4386 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_592)   --->   "%xor_ln81_507 = xor i1 %select_ln81_336, i1 1" [./components.h:81]   --->   Operation 4386 'xor' 'xor_ln81_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_592)   --->   "%or_ln81_253 = or i1 %tmp_675, i1 %xor_ln81_507" [./components.h:81]   --->   Operation 4387 'or' 'or_ln81_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4388 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_592)   --->   "%xor_ln81_508 = xor i1 %tmp_671, i1 1" [./components.h:81]   --->   Operation 4388 'xor' 'xor_ln81_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_592 = and i1 %or_ln81_253, i1 %xor_ln81_508" [./components.h:81]   --->   Operation 4389 'and' 'and_ln81_592' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_509)   --->   "%and_ln81_593 = and i1 %tmp_675, i1 %select_ln81_337" [./components.h:81]   --->   Operation 4390 'and' 'and_ln81_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4391 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_509 = xor i1 %and_ln81_593, i1 1" [./components.h:81]   --->   Operation 4391 'xor' 'xor_ln81_509' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_254)   --->   "%and_ln81_594 = and i1 %empty_96, i1 %xor_ln81_509" [./components.h:81]   --->   Operation 4392 'and' 'and_ln81_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_254 = or i1 %and_ln81_592, i1 %and_ln81_594" [./components.h:81]   --->   Operation 4393 'or' 'or_ln81_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln81_255 = sext i16 %P_L1_W_0_load_85" [./components.h:81]   --->   Operation 4394 'sext' 'sext_ln81_255' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln81_213 = zext i15 %x_load_85" [./components.h:81]   --->   Operation 4395 'zext' 'zext_ln81_213' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4396 [1/1] (1.94ns)   --->   "%mul_ln81_85 = mul i31 %sext_ln81_255, i31 %zext_ln81_213" [./components.h:81]   --->   Operation 4396 'mul' 'mul_ln81_85' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_170)   --->   "%select_ln81_338 = select i1 %and_ln81_592, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4397 'select' 'select_ln81_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 4398 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_170)   --->   "%select_ln81_339 = select i1 %or_ln81_254, i16 %select_ln81_338, i16 %z_o_173" [./components.h:81]   --->   Operation 4398 'select' 'select_ln81_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 4399 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_170)   --->   "%shl_ln81_84 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_339, i10 0" [./components.h:81]   --->   Operation 4399 'bitconcatenate' 'shl_ln81_84' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4400 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_170)   --->   "%sext_ln81_256 = sext i26 %shl_ln81_84" [./components.h:81]   --->   Operation 4400 'sext' 'sext_ln81_256' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4401 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_170)   --->   "%sext_ln81_257 = sext i31 %mul_ln81_85" [./components.h:81]   --->   Operation 4401 'sext' 'sext_ln81_257' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4402 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_170 = add i32 %sext_ln81_256, i32 %sext_ln81_257" [./components.h:81]   --->   Operation 4402 'add' 'add_ln81_170' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4403 [1/1] (0.00ns)   --->   "%tmp_679 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 31" [./components.h:81]   --->   Operation 4403 'bitselect' 'tmp_679' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4404 [1/1] (0.00ns) (grouped into LUT with out node z_o_175)   --->   "%z_o_174 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_170, i32 10, i32 25" [./components.h:81]   --->   Operation 4404 'partselect' 'z_o_174' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4405 [1/1] (0.00ns) (grouped into LUT with out node z_o_175)   --->   "%tmp_680 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_85, i32 9" [./components.h:81]   --->   Operation 4405 'bitselect' 'tmp_680' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4406 [1/1] (0.00ns)   --->   "%trunc_ln81_85 = trunc i31 %mul_ln81_85" [./components.h:81]   --->   Operation 4406 'trunc' 'trunc_ln81_85' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4407 [1/1] (0.71ns)   --->   "%icmp_ln81_340 = icmp_ne  i9 %trunc_ln81_85, i9 0" [./components.h:81]   --->   Operation 4407 'icmp' 'icmp_ln81_340' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4408 [1/1] (0.00ns) (grouped into LUT with out node z_o_175)   --->   "%tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 10" [./components.h:81]   --->   Operation 4408 'bitselect' 'tmp_682' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4409 [1/1] (0.00ns) (grouped into LUT with out node z_o_175)   --->   "%or_ln81_255 = or i1 %tmp_682, i1 %icmp_ln81_340" [./components.h:81]   --->   Operation 4409 'or' 'or_ln81_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4410 [1/1] (0.00ns) (grouped into LUT with out node z_o_175)   --->   "%and_ln81_595 = and i1 %or_ln81_255, i1 %tmp_680" [./components.h:81]   --->   Operation 4410 'and' 'and_ln81_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4411 [1/1] (0.00ns) (grouped into LUT with out node z_o_175)   --->   "%zext_ln81_85 = zext i1 %and_ln81_595" [./components.h:81]   --->   Operation 4411 'zext' 'zext_ln81_85' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4412 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_175 = add i16 %z_o_174, i16 %zext_ln81_85" [./components.h:81]   --->   Operation 4412 'add' 'z_o_175' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4413 [1/1] (0.00ns)   --->   "%tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_175, i32 15" [./components.h:81]   --->   Operation 4413 'bitselect' 'tmp_683' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4414 [1/1] (0.00ns)   --->   "%tmp_685 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_170, i32 27, i32 31" [./components.h:81]   --->   Operation 4414 'partselect' 'tmp_685' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4415 [1/1] (0.70ns)   --->   "%icmp_ln81_341 = icmp_eq  i5 %tmp_685, i5 31" [./components.h:81]   --->   Operation 4415 'icmp' 'icmp_ln81_341' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4416 [1/1] (0.00ns)   --->   "%tmp_686 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_170, i32 26, i32 31" [./components.h:81]   --->   Operation 4416 'partselect' 'tmp_686' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4417 [1/1] (0.70ns)   --->   "%icmp_ln81_342 = icmp_eq  i6 %tmp_686, i6 63" [./components.h:81]   --->   Operation 4417 'icmp' 'icmp_ln81_342' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4418 [1/1] (0.70ns)   --->   "%icmp_ln81_343 = icmp_eq  i6 %tmp_686, i6 0" [./components.h:81]   --->   Operation 4418 'icmp' 'icmp_ln81_343' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4419 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_86 = load i16 86" [./components.h:81]   --->   Operation 4419 'load' 'P_L1_W_0_load_86' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_88 : Operation 4420 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_87 = load i16 87" [./components.h:81]   --->   Operation 4420 'load' 'P_L1_W_0_load_87' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 89 <SV = 88> <Delay = 3.59>
ST_89 : Operation 4421 [1/2] (0.58ns)   --->   "%x_load_87 = load i7 %x_addr_87" [./components.h:81]   --->   Operation 4421 'load' 'x_load_87' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_89 : Operation 4422 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_87, i15 87" [./components.h:67]   --->   Operation 4422 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_89 : Operation 4423 [1/1] (0.00ns)   --->   "%x_addr_88 = getelementptr i15 %x, i64 0, i64 88" [./components.h:67]   --->   Operation 4423 'getelementptr' 'x_addr_88' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4424 [2/2] (0.58ns)   --->   "%x_load_88 = load i7 %x_addr_88" [./components.h:81]   --->   Operation 4424 'load' 'x_load_88' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_89 : Operation 4425 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_596)   --->   "%tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 25" [./components.h:81]   --->   Operation 4425 'bitselect' 'tmp_681' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4426 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_596)   --->   "%xor_ln81_510 = xor i1 %tmp_683, i1 1" [./components.h:81]   --->   Operation 4426 'xor' 'xor_ln81_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4427 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_596 = and i1 %tmp_681, i1 %xor_ln81_510" [./components.h:81]   --->   Operation 4427 'and' 'and_ln81_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_515)   --->   "%tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_170, i32 26" [./components.h:81]   --->   Operation 4428 'bitselect' 'tmp_684' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4429 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_599)   --->   "%select_ln81_340 = select i1 %and_ln81_596, i1 %icmp_ln81_342, i1 %icmp_ln81_343" [./components.h:81]   --->   Operation 4429 'select' 'select_ln81_340' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 4430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_515)   --->   "%xor_ln81_511 = xor i1 %tmp_684, i1 1" [./components.h:81]   --->   Operation 4430 'xor' 'xor_ln81_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_515)   --->   "%and_ln81_597 = and i1 %icmp_ln81_341, i1 %xor_ln81_511" [./components.h:81]   --->   Operation 4431 'and' 'and_ln81_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_515)   --->   "%select_ln81_341 = select i1 %and_ln81_596, i1 %and_ln81_597, i1 %icmp_ln81_342" [./components.h:81]   --->   Operation 4432 'select' 'select_ln81_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 4433 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_257)   --->   "%and_ln81_598 = and i1 %and_ln81_596, i1 %icmp_ln81_342" [./components.h:81]   --->   Operation 4433 'and' 'and_ln81_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4434 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_257)   --->   "%xor_ln81_512 = xor i1 %and_ln81_598, i1 1" [./components.h:81]   --->   Operation 4434 'xor' 'xor_ln81_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4435 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_257)   --->   "%empty_97 = and i1 %tmp_679, i1 %xor_ln81_512" [./components.h:81]   --->   Operation 4435 'and' 'empty_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4436 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_599)   --->   "%xor_ln81_513 = xor i1 %select_ln81_340, i1 1" [./components.h:81]   --->   Operation 4436 'xor' 'xor_ln81_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_599)   --->   "%or_ln81_256 = or i1 %tmp_683, i1 %xor_ln81_513" [./components.h:81]   --->   Operation 4437 'or' 'or_ln81_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4438 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_599)   --->   "%xor_ln81_514 = xor i1 %tmp_679, i1 1" [./components.h:81]   --->   Operation 4438 'xor' 'xor_ln81_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_599 = and i1 %or_ln81_256, i1 %xor_ln81_514" [./components.h:81]   --->   Operation 4439 'and' 'and_ln81_599' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_515)   --->   "%and_ln81_600 = and i1 %tmp_683, i1 %select_ln81_341" [./components.h:81]   --->   Operation 4440 'and' 'and_ln81_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4441 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_515 = xor i1 %and_ln81_600, i1 1" [./components.h:81]   --->   Operation 4441 'xor' 'xor_ln81_515' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_257)   --->   "%and_ln81_601 = and i1 %empty_97, i1 %xor_ln81_515" [./components.h:81]   --->   Operation 4442 'and' 'and_ln81_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_257 = or i1 %and_ln81_599, i1 %and_ln81_601" [./components.h:81]   --->   Operation 4443 'or' 'or_ln81_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln81_258 = sext i16 %P_L1_W_0_load_86" [./components.h:81]   --->   Operation 4444 'sext' 'sext_ln81_258' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4445 [1/1] (0.00ns)   --->   "%zext_ln81_214 = zext i15 %x_load_86" [./components.h:81]   --->   Operation 4445 'zext' 'zext_ln81_214' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4446 [1/1] (1.94ns)   --->   "%mul_ln81_86 = mul i31 %sext_ln81_258, i31 %zext_ln81_214" [./components.h:81]   --->   Operation 4446 'mul' 'mul_ln81_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_172)   --->   "%select_ln81_342 = select i1 %and_ln81_599, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4447 'select' 'select_ln81_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 4448 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_172)   --->   "%select_ln81_343 = select i1 %or_ln81_257, i16 %select_ln81_342, i16 %z_o_175" [./components.h:81]   --->   Operation 4448 'select' 'select_ln81_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 4449 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_172)   --->   "%shl_ln81_85 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_343, i10 0" [./components.h:81]   --->   Operation 4449 'bitconcatenate' 'shl_ln81_85' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4450 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_172)   --->   "%sext_ln81_259 = sext i26 %shl_ln81_85" [./components.h:81]   --->   Operation 4450 'sext' 'sext_ln81_259' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4451 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_172)   --->   "%sext_ln81_260 = sext i31 %mul_ln81_86" [./components.h:81]   --->   Operation 4451 'sext' 'sext_ln81_260' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4452 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_172 = add i32 %sext_ln81_259, i32 %sext_ln81_260" [./components.h:81]   --->   Operation 4452 'add' 'add_ln81_172' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4453 [1/1] (0.00ns)   --->   "%tmp_687 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 31" [./components.h:81]   --->   Operation 4453 'bitselect' 'tmp_687' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4454 [1/1] (0.00ns) (grouped into LUT with out node z_o_177)   --->   "%z_o_176 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_172, i32 10, i32 25" [./components.h:81]   --->   Operation 4454 'partselect' 'z_o_176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4455 [1/1] (0.00ns) (grouped into LUT with out node z_o_177)   --->   "%tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_86, i32 9" [./components.h:81]   --->   Operation 4455 'bitselect' 'tmp_688' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4456 [1/1] (0.00ns)   --->   "%trunc_ln81_86 = trunc i31 %mul_ln81_86" [./components.h:81]   --->   Operation 4456 'trunc' 'trunc_ln81_86' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4457 [1/1] (0.71ns)   --->   "%icmp_ln81_344 = icmp_ne  i9 %trunc_ln81_86, i9 0" [./components.h:81]   --->   Operation 4457 'icmp' 'icmp_ln81_344' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4458 [1/1] (0.00ns) (grouped into LUT with out node z_o_177)   --->   "%tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 10" [./components.h:81]   --->   Operation 4458 'bitselect' 'tmp_690' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4459 [1/1] (0.00ns) (grouped into LUT with out node z_o_177)   --->   "%or_ln81_258 = or i1 %tmp_690, i1 %icmp_ln81_344" [./components.h:81]   --->   Operation 4459 'or' 'or_ln81_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4460 [1/1] (0.00ns) (grouped into LUT with out node z_o_177)   --->   "%and_ln81_602 = and i1 %or_ln81_258, i1 %tmp_688" [./components.h:81]   --->   Operation 4460 'and' 'and_ln81_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4461 [1/1] (0.00ns) (grouped into LUT with out node z_o_177)   --->   "%zext_ln81_86 = zext i1 %and_ln81_602" [./components.h:81]   --->   Operation 4461 'zext' 'zext_ln81_86' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4462 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_177 = add i16 %z_o_176, i16 %zext_ln81_86" [./components.h:81]   --->   Operation 4462 'add' 'z_o_177' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4463 [1/1] (0.00ns)   --->   "%tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_177, i32 15" [./components.h:81]   --->   Operation 4463 'bitselect' 'tmp_691' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4464 [1/1] (0.00ns)   --->   "%tmp_693 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_172, i32 27, i32 31" [./components.h:81]   --->   Operation 4464 'partselect' 'tmp_693' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4465 [1/1] (0.70ns)   --->   "%icmp_ln81_345 = icmp_eq  i5 %tmp_693, i5 31" [./components.h:81]   --->   Operation 4465 'icmp' 'icmp_ln81_345' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4466 [1/1] (0.00ns)   --->   "%tmp_694 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_172, i32 26, i32 31" [./components.h:81]   --->   Operation 4466 'partselect' 'tmp_694' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4467 [1/1] (0.70ns)   --->   "%icmp_ln81_346 = icmp_eq  i6 %tmp_694, i6 63" [./components.h:81]   --->   Operation 4467 'icmp' 'icmp_ln81_346' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4468 [1/1] (0.70ns)   --->   "%icmp_ln81_347 = icmp_eq  i6 %tmp_694, i6 0" [./components.h:81]   --->   Operation 4468 'icmp' 'icmp_ln81_347' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4469 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_87 = load i16 87" [./components.h:81]   --->   Operation 4469 'load' 'P_L1_W_0_load_87' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_89 : Operation 4470 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_88 = load i16 88" [./components.h:81]   --->   Operation 4470 'load' 'P_L1_W_0_load_88' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 90 <SV = 89> <Delay = 3.59>
ST_90 : Operation 4471 [1/2] (0.58ns)   --->   "%x_load_88 = load i7 %x_addr_88" [./components.h:81]   --->   Operation 4471 'load' 'x_load_88' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_90 : Operation 4472 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_88, i15 88" [./components.h:67]   --->   Operation 4472 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_90 : Operation 4473 [1/1] (0.00ns)   --->   "%x_addr_89 = getelementptr i15 %x, i64 0, i64 89" [./components.h:67]   --->   Operation 4473 'getelementptr' 'x_addr_89' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4474 [2/2] (0.58ns)   --->   "%x_load_89 = load i7 %x_addr_89" [./components.h:81]   --->   Operation 4474 'load' 'x_load_89' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_90 : Operation 4475 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_603)   --->   "%tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 25" [./components.h:81]   --->   Operation 4475 'bitselect' 'tmp_689' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4476 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_603)   --->   "%xor_ln81_516 = xor i1 %tmp_691, i1 1" [./components.h:81]   --->   Operation 4476 'xor' 'xor_ln81_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_603 = and i1 %tmp_689, i1 %xor_ln81_516" [./components.h:81]   --->   Operation 4477 'and' 'and_ln81_603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_521)   --->   "%tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_172, i32 26" [./components.h:81]   --->   Operation 4478 'bitselect' 'tmp_692' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_606)   --->   "%select_ln81_344 = select i1 %and_ln81_603, i1 %icmp_ln81_346, i1 %icmp_ln81_347" [./components.h:81]   --->   Operation 4479 'select' 'select_ln81_344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_521)   --->   "%xor_ln81_517 = xor i1 %tmp_692, i1 1" [./components.h:81]   --->   Operation 4480 'xor' 'xor_ln81_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_521)   --->   "%and_ln81_604 = and i1 %icmp_ln81_345, i1 %xor_ln81_517" [./components.h:81]   --->   Operation 4481 'and' 'and_ln81_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_521)   --->   "%select_ln81_345 = select i1 %and_ln81_603, i1 %and_ln81_604, i1 %icmp_ln81_346" [./components.h:81]   --->   Operation 4482 'select' 'select_ln81_345' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 4483 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_260)   --->   "%and_ln81_605 = and i1 %and_ln81_603, i1 %icmp_ln81_346" [./components.h:81]   --->   Operation 4483 'and' 'and_ln81_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4484 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_260)   --->   "%xor_ln81_518 = xor i1 %and_ln81_605, i1 1" [./components.h:81]   --->   Operation 4484 'xor' 'xor_ln81_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4485 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_260)   --->   "%empty_98 = and i1 %tmp_687, i1 %xor_ln81_518" [./components.h:81]   --->   Operation 4485 'and' 'empty_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_606)   --->   "%xor_ln81_519 = xor i1 %select_ln81_344, i1 1" [./components.h:81]   --->   Operation 4486 'xor' 'xor_ln81_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4487 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_606)   --->   "%or_ln81_259 = or i1 %tmp_691, i1 %xor_ln81_519" [./components.h:81]   --->   Operation 4487 'or' 'or_ln81_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4488 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_606)   --->   "%xor_ln81_520 = xor i1 %tmp_687, i1 1" [./components.h:81]   --->   Operation 4488 'xor' 'xor_ln81_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_606 = and i1 %or_ln81_259, i1 %xor_ln81_520" [./components.h:81]   --->   Operation 4489 'and' 'and_ln81_606' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_521)   --->   "%and_ln81_607 = and i1 %tmp_691, i1 %select_ln81_345" [./components.h:81]   --->   Operation 4490 'and' 'and_ln81_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4491 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_521 = xor i1 %and_ln81_607, i1 1" [./components.h:81]   --->   Operation 4491 'xor' 'xor_ln81_521' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4492 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_260)   --->   "%and_ln81_608 = and i1 %empty_98, i1 %xor_ln81_521" [./components.h:81]   --->   Operation 4492 'and' 'and_ln81_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_260 = or i1 %and_ln81_606, i1 %and_ln81_608" [./components.h:81]   --->   Operation 4493 'or' 'or_ln81_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln81_261 = sext i16 %P_L1_W_0_load_87" [./components.h:81]   --->   Operation 4494 'sext' 'sext_ln81_261' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4495 [1/1] (0.00ns)   --->   "%zext_ln81_215 = zext i15 %x_load_87" [./components.h:81]   --->   Operation 4495 'zext' 'zext_ln81_215' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4496 [1/1] (1.94ns)   --->   "%mul_ln81_87 = mul i31 %sext_ln81_261, i31 %zext_ln81_215" [./components.h:81]   --->   Operation 4496 'mul' 'mul_ln81_87' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4497 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_174)   --->   "%select_ln81_346 = select i1 %and_ln81_606, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4497 'select' 'select_ln81_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 4498 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_174)   --->   "%select_ln81_347 = select i1 %or_ln81_260, i16 %select_ln81_346, i16 %z_o_177" [./components.h:81]   --->   Operation 4498 'select' 'select_ln81_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 4499 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_174)   --->   "%shl_ln81_86 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_347, i10 0" [./components.h:81]   --->   Operation 4499 'bitconcatenate' 'shl_ln81_86' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4500 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_174)   --->   "%sext_ln81_262 = sext i26 %shl_ln81_86" [./components.h:81]   --->   Operation 4500 'sext' 'sext_ln81_262' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_174)   --->   "%sext_ln81_263 = sext i31 %mul_ln81_87" [./components.h:81]   --->   Operation 4501 'sext' 'sext_ln81_263' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4502 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_174 = add i32 %sext_ln81_262, i32 %sext_ln81_263" [./components.h:81]   --->   Operation 4502 'add' 'add_ln81_174' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4503 [1/1] (0.00ns)   --->   "%tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 31" [./components.h:81]   --->   Operation 4503 'bitselect' 'tmp_695' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4504 [1/1] (0.00ns) (grouped into LUT with out node z_o_179)   --->   "%z_o_178 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_174, i32 10, i32 25" [./components.h:81]   --->   Operation 4504 'partselect' 'z_o_178' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4505 [1/1] (0.00ns) (grouped into LUT with out node z_o_179)   --->   "%tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_87, i32 9" [./components.h:81]   --->   Operation 4505 'bitselect' 'tmp_696' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4506 [1/1] (0.00ns)   --->   "%trunc_ln81_87 = trunc i31 %mul_ln81_87" [./components.h:81]   --->   Operation 4506 'trunc' 'trunc_ln81_87' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4507 [1/1] (0.71ns)   --->   "%icmp_ln81_348 = icmp_ne  i9 %trunc_ln81_87, i9 0" [./components.h:81]   --->   Operation 4507 'icmp' 'icmp_ln81_348' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4508 [1/1] (0.00ns) (grouped into LUT with out node z_o_179)   --->   "%tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 10" [./components.h:81]   --->   Operation 4508 'bitselect' 'tmp_698' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4509 [1/1] (0.00ns) (grouped into LUT with out node z_o_179)   --->   "%or_ln81_261 = or i1 %tmp_698, i1 %icmp_ln81_348" [./components.h:81]   --->   Operation 4509 'or' 'or_ln81_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4510 [1/1] (0.00ns) (grouped into LUT with out node z_o_179)   --->   "%and_ln81_609 = and i1 %or_ln81_261, i1 %tmp_696" [./components.h:81]   --->   Operation 4510 'and' 'and_ln81_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4511 [1/1] (0.00ns) (grouped into LUT with out node z_o_179)   --->   "%zext_ln81_87 = zext i1 %and_ln81_609" [./components.h:81]   --->   Operation 4511 'zext' 'zext_ln81_87' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4512 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_179 = add i16 %z_o_178, i16 %zext_ln81_87" [./components.h:81]   --->   Operation 4512 'add' 'z_o_179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4513 [1/1] (0.00ns)   --->   "%tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_179, i32 15" [./components.h:81]   --->   Operation 4513 'bitselect' 'tmp_699' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4514 [1/1] (0.00ns)   --->   "%tmp_701 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_174, i32 27, i32 31" [./components.h:81]   --->   Operation 4514 'partselect' 'tmp_701' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4515 [1/1] (0.70ns)   --->   "%icmp_ln81_349 = icmp_eq  i5 %tmp_701, i5 31" [./components.h:81]   --->   Operation 4515 'icmp' 'icmp_ln81_349' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4516 [1/1] (0.00ns)   --->   "%tmp_702 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_174, i32 26, i32 31" [./components.h:81]   --->   Operation 4516 'partselect' 'tmp_702' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4517 [1/1] (0.70ns)   --->   "%icmp_ln81_350 = icmp_eq  i6 %tmp_702, i6 63" [./components.h:81]   --->   Operation 4517 'icmp' 'icmp_ln81_350' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4518 [1/1] (0.70ns)   --->   "%icmp_ln81_351 = icmp_eq  i6 %tmp_702, i6 0" [./components.h:81]   --->   Operation 4518 'icmp' 'icmp_ln81_351' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4519 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_88 = load i16 88" [./components.h:81]   --->   Operation 4519 'load' 'P_L1_W_0_load_88' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_90 : Operation 4520 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_89 = load i16 89" [./components.h:81]   --->   Operation 4520 'load' 'P_L1_W_0_load_89' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 91 <SV = 90> <Delay = 3.59>
ST_91 : Operation 4521 [1/2] (0.58ns)   --->   "%x_load_89 = load i7 %x_addr_89" [./components.h:81]   --->   Operation 4521 'load' 'x_load_89' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_91 : Operation 4522 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_89, i15 89" [./components.h:67]   --->   Operation 4522 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_91 : Operation 4523 [1/1] (0.00ns)   --->   "%x_addr_90 = getelementptr i15 %x, i64 0, i64 90" [./components.h:67]   --->   Operation 4523 'getelementptr' 'x_addr_90' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4524 [2/2] (0.58ns)   --->   "%x_load_90 = load i7 %x_addr_90" [./components.h:81]   --->   Operation 4524 'load' 'x_load_90' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_91 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_610)   --->   "%tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 25" [./components.h:81]   --->   Operation 4525 'bitselect' 'tmp_697' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4526 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_610)   --->   "%xor_ln81_522 = xor i1 %tmp_699, i1 1" [./components.h:81]   --->   Operation 4526 'xor' 'xor_ln81_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_610 = and i1 %tmp_697, i1 %xor_ln81_522" [./components.h:81]   --->   Operation 4527 'and' 'and_ln81_610' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_527)   --->   "%tmp_700 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_174, i32 26" [./components.h:81]   --->   Operation 4528 'bitselect' 'tmp_700' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4529 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_613)   --->   "%select_ln81_348 = select i1 %and_ln81_610, i1 %icmp_ln81_350, i1 %icmp_ln81_351" [./components.h:81]   --->   Operation 4529 'select' 'select_ln81_348' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 4530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_527)   --->   "%xor_ln81_523 = xor i1 %tmp_700, i1 1" [./components.h:81]   --->   Operation 4530 'xor' 'xor_ln81_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_527)   --->   "%and_ln81_611 = and i1 %icmp_ln81_349, i1 %xor_ln81_523" [./components.h:81]   --->   Operation 4531 'and' 'and_ln81_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_527)   --->   "%select_ln81_349 = select i1 %and_ln81_610, i1 %and_ln81_611, i1 %icmp_ln81_350" [./components.h:81]   --->   Operation 4532 'select' 'select_ln81_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_263)   --->   "%and_ln81_612 = and i1 %and_ln81_610, i1 %icmp_ln81_350" [./components.h:81]   --->   Operation 4533 'and' 'and_ln81_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_263)   --->   "%xor_ln81_524 = xor i1 %and_ln81_612, i1 1" [./components.h:81]   --->   Operation 4534 'xor' 'xor_ln81_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4535 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_263)   --->   "%empty_99 = and i1 %tmp_695, i1 %xor_ln81_524" [./components.h:81]   --->   Operation 4535 'and' 'empty_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4536 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_613)   --->   "%xor_ln81_525 = xor i1 %select_ln81_348, i1 1" [./components.h:81]   --->   Operation 4536 'xor' 'xor_ln81_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4537 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_613)   --->   "%or_ln81_262 = or i1 %tmp_699, i1 %xor_ln81_525" [./components.h:81]   --->   Operation 4537 'or' 'or_ln81_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4538 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_613)   --->   "%xor_ln81_526 = xor i1 %tmp_695, i1 1" [./components.h:81]   --->   Operation 4538 'xor' 'xor_ln81_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_613 = and i1 %or_ln81_262, i1 %xor_ln81_526" [./components.h:81]   --->   Operation 4539 'and' 'and_ln81_613' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_527)   --->   "%and_ln81_614 = and i1 %tmp_699, i1 %select_ln81_349" [./components.h:81]   --->   Operation 4540 'and' 'and_ln81_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4541 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_527 = xor i1 %and_ln81_614, i1 1" [./components.h:81]   --->   Operation 4541 'xor' 'xor_ln81_527' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4542 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_263)   --->   "%and_ln81_615 = and i1 %empty_99, i1 %xor_ln81_527" [./components.h:81]   --->   Operation 4542 'and' 'and_ln81_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4543 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_263 = or i1 %and_ln81_613, i1 %and_ln81_615" [./components.h:81]   --->   Operation 4543 'or' 'or_ln81_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln81_264 = sext i16 %P_L1_W_0_load_88" [./components.h:81]   --->   Operation 4544 'sext' 'sext_ln81_264' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4545 [1/1] (0.00ns)   --->   "%zext_ln81_216 = zext i15 %x_load_88" [./components.h:81]   --->   Operation 4545 'zext' 'zext_ln81_216' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4546 [1/1] (1.94ns)   --->   "%mul_ln81_88 = mul i31 %sext_ln81_264, i31 %zext_ln81_216" [./components.h:81]   --->   Operation 4546 'mul' 'mul_ln81_88' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4547 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_176)   --->   "%select_ln81_350 = select i1 %and_ln81_613, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4547 'select' 'select_ln81_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 4548 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_176)   --->   "%select_ln81_351 = select i1 %or_ln81_263, i16 %select_ln81_350, i16 %z_o_179" [./components.h:81]   --->   Operation 4548 'select' 'select_ln81_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_176)   --->   "%shl_ln81_87 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_351, i10 0" [./components.h:81]   --->   Operation 4549 'bitconcatenate' 'shl_ln81_87' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4550 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_176)   --->   "%sext_ln81_265 = sext i26 %shl_ln81_87" [./components.h:81]   --->   Operation 4550 'sext' 'sext_ln81_265' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4551 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_176)   --->   "%sext_ln81_266 = sext i31 %mul_ln81_88" [./components.h:81]   --->   Operation 4551 'sext' 'sext_ln81_266' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4552 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_176 = add i32 %sext_ln81_265, i32 %sext_ln81_266" [./components.h:81]   --->   Operation 4552 'add' 'add_ln81_176' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4553 [1/1] (0.00ns)   --->   "%tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 31" [./components.h:81]   --->   Operation 4553 'bitselect' 'tmp_703' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node z_o_181)   --->   "%z_o_180 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_176, i32 10, i32 25" [./components.h:81]   --->   Operation 4554 'partselect' 'z_o_180' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4555 [1/1] (0.00ns) (grouped into LUT with out node z_o_181)   --->   "%tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_88, i32 9" [./components.h:81]   --->   Operation 4555 'bitselect' 'tmp_704' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4556 [1/1] (0.00ns)   --->   "%trunc_ln81_88 = trunc i31 %mul_ln81_88" [./components.h:81]   --->   Operation 4556 'trunc' 'trunc_ln81_88' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4557 [1/1] (0.71ns)   --->   "%icmp_ln81_352 = icmp_ne  i9 %trunc_ln81_88, i9 0" [./components.h:81]   --->   Operation 4557 'icmp' 'icmp_ln81_352' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4558 [1/1] (0.00ns) (grouped into LUT with out node z_o_181)   --->   "%tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 10" [./components.h:81]   --->   Operation 4558 'bitselect' 'tmp_706' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4559 [1/1] (0.00ns) (grouped into LUT with out node z_o_181)   --->   "%or_ln81_264 = or i1 %tmp_706, i1 %icmp_ln81_352" [./components.h:81]   --->   Operation 4559 'or' 'or_ln81_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node z_o_181)   --->   "%and_ln81_616 = and i1 %or_ln81_264, i1 %tmp_704" [./components.h:81]   --->   Operation 4560 'and' 'and_ln81_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4561 [1/1] (0.00ns) (grouped into LUT with out node z_o_181)   --->   "%zext_ln81_88 = zext i1 %and_ln81_616" [./components.h:81]   --->   Operation 4561 'zext' 'zext_ln81_88' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4562 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_181 = add i16 %z_o_180, i16 %zext_ln81_88" [./components.h:81]   --->   Operation 4562 'add' 'z_o_181' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4563 [1/1] (0.00ns)   --->   "%tmp_707 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_181, i32 15" [./components.h:81]   --->   Operation 4563 'bitselect' 'tmp_707' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4564 [1/1] (0.00ns)   --->   "%tmp_709 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_176, i32 27, i32 31" [./components.h:81]   --->   Operation 4564 'partselect' 'tmp_709' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4565 [1/1] (0.70ns)   --->   "%icmp_ln81_353 = icmp_eq  i5 %tmp_709, i5 31" [./components.h:81]   --->   Operation 4565 'icmp' 'icmp_ln81_353' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4566 [1/1] (0.00ns)   --->   "%tmp_710 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_176, i32 26, i32 31" [./components.h:81]   --->   Operation 4566 'partselect' 'tmp_710' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4567 [1/1] (0.70ns)   --->   "%icmp_ln81_354 = icmp_eq  i6 %tmp_710, i6 63" [./components.h:81]   --->   Operation 4567 'icmp' 'icmp_ln81_354' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4568 [1/1] (0.70ns)   --->   "%icmp_ln81_355 = icmp_eq  i6 %tmp_710, i6 0" [./components.h:81]   --->   Operation 4568 'icmp' 'icmp_ln81_355' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4569 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_89 = load i16 89" [./components.h:81]   --->   Operation 4569 'load' 'P_L1_W_0_load_89' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_91 : Operation 4570 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_90 = load i16 90" [./components.h:81]   --->   Operation 4570 'load' 'P_L1_W_0_load_90' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 92 <SV = 91> <Delay = 3.59>
ST_92 : Operation 4571 [1/2] (0.58ns)   --->   "%x_load_90 = load i7 %x_addr_90" [./components.h:81]   --->   Operation 4571 'load' 'x_load_90' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_92 : Operation 4572 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_90, i15 90" [./components.h:67]   --->   Operation 4572 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_92 : Operation 4573 [1/1] (0.00ns)   --->   "%x_addr_91 = getelementptr i15 %x, i64 0, i64 91" [./components.h:67]   --->   Operation 4573 'getelementptr' 'x_addr_91' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4574 [2/2] (0.58ns)   --->   "%x_load_91 = load i7 %x_addr_91" [./components.h:81]   --->   Operation 4574 'load' 'x_load_91' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_92 : Operation 4575 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_617)   --->   "%tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 25" [./components.h:81]   --->   Operation 4575 'bitselect' 'tmp_705' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4576 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_617)   --->   "%xor_ln81_528 = xor i1 %tmp_707, i1 1" [./components.h:81]   --->   Operation 4576 'xor' 'xor_ln81_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4577 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_617 = and i1 %tmp_705, i1 %xor_ln81_528" [./components.h:81]   --->   Operation 4577 'and' 'and_ln81_617' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_533)   --->   "%tmp_708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_176, i32 26" [./components.h:81]   --->   Operation 4578 'bitselect' 'tmp_708' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_620)   --->   "%select_ln81_352 = select i1 %and_ln81_617, i1 %icmp_ln81_354, i1 %icmp_ln81_355" [./components.h:81]   --->   Operation 4579 'select' 'select_ln81_352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_533)   --->   "%xor_ln81_529 = xor i1 %tmp_708, i1 1" [./components.h:81]   --->   Operation 4580 'xor' 'xor_ln81_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_533)   --->   "%and_ln81_618 = and i1 %icmp_ln81_353, i1 %xor_ln81_529" [./components.h:81]   --->   Operation 4581 'and' 'and_ln81_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_533)   --->   "%select_ln81_353 = select i1 %and_ln81_617, i1 %and_ln81_618, i1 %icmp_ln81_354" [./components.h:81]   --->   Operation 4582 'select' 'select_ln81_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 4583 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_266)   --->   "%and_ln81_619 = and i1 %and_ln81_617, i1 %icmp_ln81_354" [./components.h:81]   --->   Operation 4583 'and' 'and_ln81_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4584 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_266)   --->   "%xor_ln81_530 = xor i1 %and_ln81_619, i1 1" [./components.h:81]   --->   Operation 4584 'xor' 'xor_ln81_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_266)   --->   "%empty_100 = and i1 %tmp_703, i1 %xor_ln81_530" [./components.h:81]   --->   Operation 4585 'and' 'empty_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4586 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_620)   --->   "%xor_ln81_531 = xor i1 %select_ln81_352, i1 1" [./components.h:81]   --->   Operation 4586 'xor' 'xor_ln81_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_620)   --->   "%or_ln81_265 = or i1 %tmp_707, i1 %xor_ln81_531" [./components.h:81]   --->   Operation 4587 'or' 'or_ln81_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_620)   --->   "%xor_ln81_532 = xor i1 %tmp_703, i1 1" [./components.h:81]   --->   Operation 4588 'xor' 'xor_ln81_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4589 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_620 = and i1 %or_ln81_265, i1 %xor_ln81_532" [./components.h:81]   --->   Operation 4589 'and' 'and_ln81_620' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_533)   --->   "%and_ln81_621 = and i1 %tmp_707, i1 %select_ln81_353" [./components.h:81]   --->   Operation 4590 'and' 'and_ln81_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4591 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_533 = xor i1 %and_ln81_621, i1 1" [./components.h:81]   --->   Operation 4591 'xor' 'xor_ln81_533' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4592 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_266)   --->   "%and_ln81_622 = and i1 %empty_100, i1 %xor_ln81_533" [./components.h:81]   --->   Operation 4592 'and' 'and_ln81_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4593 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_266 = or i1 %and_ln81_620, i1 %and_ln81_622" [./components.h:81]   --->   Operation 4593 'or' 'or_ln81_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln81_267 = sext i16 %P_L1_W_0_load_89" [./components.h:81]   --->   Operation 4594 'sext' 'sext_ln81_267' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4595 [1/1] (0.00ns)   --->   "%zext_ln81_217 = zext i15 %x_load_89" [./components.h:81]   --->   Operation 4595 'zext' 'zext_ln81_217' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4596 [1/1] (1.94ns)   --->   "%mul_ln81_89 = mul i31 %sext_ln81_267, i31 %zext_ln81_217" [./components.h:81]   --->   Operation 4596 'mul' 'mul_ln81_89' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4597 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_178)   --->   "%select_ln81_354 = select i1 %and_ln81_620, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4597 'select' 'select_ln81_354' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 4598 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_178)   --->   "%select_ln81_355 = select i1 %or_ln81_266, i16 %select_ln81_354, i16 %z_o_181" [./components.h:81]   --->   Operation 4598 'select' 'select_ln81_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_178)   --->   "%shl_ln81_88 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_355, i10 0" [./components.h:81]   --->   Operation 4599 'bitconcatenate' 'shl_ln81_88' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4600 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_178)   --->   "%sext_ln81_268 = sext i26 %shl_ln81_88" [./components.h:81]   --->   Operation 4600 'sext' 'sext_ln81_268' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4601 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_178)   --->   "%sext_ln81_269 = sext i31 %mul_ln81_89" [./components.h:81]   --->   Operation 4601 'sext' 'sext_ln81_269' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4602 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_178 = add i32 %sext_ln81_268, i32 %sext_ln81_269" [./components.h:81]   --->   Operation 4602 'add' 'add_ln81_178' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4603 [1/1] (0.00ns)   --->   "%tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 31" [./components.h:81]   --->   Operation 4603 'bitselect' 'tmp_711' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4604 [1/1] (0.00ns) (grouped into LUT with out node z_o_183)   --->   "%z_o_182 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_178, i32 10, i32 25" [./components.h:81]   --->   Operation 4604 'partselect' 'z_o_182' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4605 [1/1] (0.00ns) (grouped into LUT with out node z_o_183)   --->   "%tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_89, i32 9" [./components.h:81]   --->   Operation 4605 'bitselect' 'tmp_712' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4606 [1/1] (0.00ns)   --->   "%trunc_ln81_89 = trunc i31 %mul_ln81_89" [./components.h:81]   --->   Operation 4606 'trunc' 'trunc_ln81_89' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4607 [1/1] (0.71ns)   --->   "%icmp_ln81_356 = icmp_ne  i9 %trunc_ln81_89, i9 0" [./components.h:81]   --->   Operation 4607 'icmp' 'icmp_ln81_356' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node z_o_183)   --->   "%tmp_714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 10" [./components.h:81]   --->   Operation 4608 'bitselect' 'tmp_714' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4609 [1/1] (0.00ns) (grouped into LUT with out node z_o_183)   --->   "%or_ln81_267 = or i1 %tmp_714, i1 %icmp_ln81_356" [./components.h:81]   --->   Operation 4609 'or' 'or_ln81_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4610 [1/1] (0.00ns) (grouped into LUT with out node z_o_183)   --->   "%and_ln81_623 = and i1 %or_ln81_267, i1 %tmp_712" [./components.h:81]   --->   Operation 4610 'and' 'and_ln81_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4611 [1/1] (0.00ns) (grouped into LUT with out node z_o_183)   --->   "%zext_ln81_89 = zext i1 %and_ln81_623" [./components.h:81]   --->   Operation 4611 'zext' 'zext_ln81_89' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4612 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_183 = add i16 %z_o_182, i16 %zext_ln81_89" [./components.h:81]   --->   Operation 4612 'add' 'z_o_183' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4613 [1/1] (0.00ns)   --->   "%tmp_715 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_183, i32 15" [./components.h:81]   --->   Operation 4613 'bitselect' 'tmp_715' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4614 [1/1] (0.00ns)   --->   "%tmp_717 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_178, i32 27, i32 31" [./components.h:81]   --->   Operation 4614 'partselect' 'tmp_717' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4615 [1/1] (0.70ns)   --->   "%icmp_ln81_357 = icmp_eq  i5 %tmp_717, i5 31" [./components.h:81]   --->   Operation 4615 'icmp' 'icmp_ln81_357' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4616 [1/1] (0.00ns)   --->   "%tmp_718 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_178, i32 26, i32 31" [./components.h:81]   --->   Operation 4616 'partselect' 'tmp_718' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4617 [1/1] (0.70ns)   --->   "%icmp_ln81_358 = icmp_eq  i6 %tmp_718, i6 63" [./components.h:81]   --->   Operation 4617 'icmp' 'icmp_ln81_358' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4618 [1/1] (0.70ns)   --->   "%icmp_ln81_359 = icmp_eq  i6 %tmp_718, i6 0" [./components.h:81]   --->   Operation 4618 'icmp' 'icmp_ln81_359' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4619 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_90 = load i16 90" [./components.h:81]   --->   Operation 4619 'load' 'P_L1_W_0_load_90' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_92 : Operation 4620 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_91 = load i16 91" [./components.h:81]   --->   Operation 4620 'load' 'P_L1_W_0_load_91' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 93 <SV = 92> <Delay = 3.59>
ST_93 : Operation 4621 [1/2] (0.58ns)   --->   "%x_load_91 = load i7 %x_addr_91" [./components.h:81]   --->   Operation 4621 'load' 'x_load_91' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_93 : Operation 4622 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_91, i15 91" [./components.h:67]   --->   Operation 4622 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_93 : Operation 4623 [1/1] (0.00ns)   --->   "%x_addr_92 = getelementptr i15 %x, i64 0, i64 92" [./components.h:67]   --->   Operation 4623 'getelementptr' 'x_addr_92' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4624 [2/2] (0.58ns)   --->   "%x_load_92 = load i7 %x_addr_92" [./components.h:81]   --->   Operation 4624 'load' 'x_load_92' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_93 : Operation 4625 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_624)   --->   "%tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 25" [./components.h:81]   --->   Operation 4625 'bitselect' 'tmp_713' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_624)   --->   "%xor_ln81_534 = xor i1 %tmp_715, i1 1" [./components.h:81]   --->   Operation 4626 'xor' 'xor_ln81_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4627 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_624 = and i1 %tmp_713, i1 %xor_ln81_534" [./components.h:81]   --->   Operation 4627 'and' 'and_ln81_624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_539)   --->   "%tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_178, i32 26" [./components.h:81]   --->   Operation 4628 'bitselect' 'tmp_716' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_627)   --->   "%select_ln81_356 = select i1 %and_ln81_624, i1 %icmp_ln81_358, i1 %icmp_ln81_359" [./components.h:81]   --->   Operation 4629 'select' 'select_ln81_356' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 4630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_539)   --->   "%xor_ln81_535 = xor i1 %tmp_716, i1 1" [./components.h:81]   --->   Operation 4630 'xor' 'xor_ln81_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_539)   --->   "%and_ln81_625 = and i1 %icmp_ln81_357, i1 %xor_ln81_535" [./components.h:81]   --->   Operation 4631 'and' 'and_ln81_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_539)   --->   "%select_ln81_357 = select i1 %and_ln81_624, i1 %and_ln81_625, i1 %icmp_ln81_358" [./components.h:81]   --->   Operation 4632 'select' 'select_ln81_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_269)   --->   "%and_ln81_626 = and i1 %and_ln81_624, i1 %icmp_ln81_358" [./components.h:81]   --->   Operation 4633 'and' 'and_ln81_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4634 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_269)   --->   "%xor_ln81_536 = xor i1 %and_ln81_626, i1 1" [./components.h:81]   --->   Operation 4634 'xor' 'xor_ln81_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4635 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_269)   --->   "%empty_101 = and i1 %tmp_711, i1 %xor_ln81_536" [./components.h:81]   --->   Operation 4635 'and' 'empty_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4636 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_627)   --->   "%xor_ln81_537 = xor i1 %select_ln81_356, i1 1" [./components.h:81]   --->   Operation 4636 'xor' 'xor_ln81_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_627)   --->   "%or_ln81_268 = or i1 %tmp_715, i1 %xor_ln81_537" [./components.h:81]   --->   Operation 4637 'or' 'or_ln81_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4638 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_627)   --->   "%xor_ln81_538 = xor i1 %tmp_711, i1 1" [./components.h:81]   --->   Operation 4638 'xor' 'xor_ln81_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_627 = and i1 %or_ln81_268, i1 %xor_ln81_538" [./components.h:81]   --->   Operation 4639 'and' 'and_ln81_627' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_539)   --->   "%and_ln81_628 = and i1 %tmp_715, i1 %select_ln81_357" [./components.h:81]   --->   Operation 4640 'and' 'and_ln81_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4641 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_539 = xor i1 %and_ln81_628, i1 1" [./components.h:81]   --->   Operation 4641 'xor' 'xor_ln81_539' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4642 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_269)   --->   "%and_ln81_629 = and i1 %empty_101, i1 %xor_ln81_539" [./components.h:81]   --->   Operation 4642 'and' 'and_ln81_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4643 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_269 = or i1 %and_ln81_627, i1 %and_ln81_629" [./components.h:81]   --->   Operation 4643 'or' 'or_ln81_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4644 [1/1] (0.00ns)   --->   "%sext_ln81_270 = sext i16 %P_L1_W_0_load_90" [./components.h:81]   --->   Operation 4644 'sext' 'sext_ln81_270' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4645 [1/1] (0.00ns)   --->   "%zext_ln81_218 = zext i15 %x_load_90" [./components.h:81]   --->   Operation 4645 'zext' 'zext_ln81_218' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4646 [1/1] (1.94ns)   --->   "%mul_ln81_90 = mul i31 %sext_ln81_270, i31 %zext_ln81_218" [./components.h:81]   --->   Operation 4646 'mul' 'mul_ln81_90' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_180)   --->   "%select_ln81_358 = select i1 %and_ln81_627, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4647 'select' 'select_ln81_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 4648 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_180)   --->   "%select_ln81_359 = select i1 %or_ln81_269, i16 %select_ln81_358, i16 %z_o_183" [./components.h:81]   --->   Operation 4648 'select' 'select_ln81_359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_180)   --->   "%shl_ln81_89 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_359, i10 0" [./components.h:81]   --->   Operation 4649 'bitconcatenate' 'shl_ln81_89' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4650 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_180)   --->   "%sext_ln81_271 = sext i26 %shl_ln81_89" [./components.h:81]   --->   Operation 4650 'sext' 'sext_ln81_271' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_180)   --->   "%sext_ln81_272 = sext i31 %mul_ln81_90" [./components.h:81]   --->   Operation 4651 'sext' 'sext_ln81_272' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4652 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_180 = add i32 %sext_ln81_271, i32 %sext_ln81_272" [./components.h:81]   --->   Operation 4652 'add' 'add_ln81_180' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4653 [1/1] (0.00ns)   --->   "%tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 31" [./components.h:81]   --->   Operation 4653 'bitselect' 'tmp_719' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4654 [1/1] (0.00ns) (grouped into LUT with out node z_o_185)   --->   "%z_o_184 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_180, i32 10, i32 25" [./components.h:81]   --->   Operation 4654 'partselect' 'z_o_184' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4655 [1/1] (0.00ns) (grouped into LUT with out node z_o_185)   --->   "%tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_90, i32 9" [./components.h:81]   --->   Operation 4655 'bitselect' 'tmp_720' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4656 [1/1] (0.00ns)   --->   "%trunc_ln81_90 = trunc i31 %mul_ln81_90" [./components.h:81]   --->   Operation 4656 'trunc' 'trunc_ln81_90' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4657 [1/1] (0.71ns)   --->   "%icmp_ln81_360 = icmp_ne  i9 %trunc_ln81_90, i9 0" [./components.h:81]   --->   Operation 4657 'icmp' 'icmp_ln81_360' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4658 [1/1] (0.00ns) (grouped into LUT with out node z_o_185)   --->   "%tmp_722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 10" [./components.h:81]   --->   Operation 4658 'bitselect' 'tmp_722' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4659 [1/1] (0.00ns) (grouped into LUT with out node z_o_185)   --->   "%or_ln81_270 = or i1 %tmp_722, i1 %icmp_ln81_360" [./components.h:81]   --->   Operation 4659 'or' 'or_ln81_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node z_o_185)   --->   "%and_ln81_630 = and i1 %or_ln81_270, i1 %tmp_720" [./components.h:81]   --->   Operation 4660 'and' 'and_ln81_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4661 [1/1] (0.00ns) (grouped into LUT with out node z_o_185)   --->   "%zext_ln81_90 = zext i1 %and_ln81_630" [./components.h:81]   --->   Operation 4661 'zext' 'zext_ln81_90' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4662 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_185 = add i16 %z_o_184, i16 %zext_ln81_90" [./components.h:81]   --->   Operation 4662 'add' 'z_o_185' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4663 [1/1] (0.00ns)   --->   "%tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_185, i32 15" [./components.h:81]   --->   Operation 4663 'bitselect' 'tmp_723' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4664 [1/1] (0.00ns)   --->   "%tmp_725 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_180, i32 27, i32 31" [./components.h:81]   --->   Operation 4664 'partselect' 'tmp_725' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4665 [1/1] (0.70ns)   --->   "%icmp_ln81_361 = icmp_eq  i5 %tmp_725, i5 31" [./components.h:81]   --->   Operation 4665 'icmp' 'icmp_ln81_361' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4666 [1/1] (0.00ns)   --->   "%tmp_726 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_180, i32 26, i32 31" [./components.h:81]   --->   Operation 4666 'partselect' 'tmp_726' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4667 [1/1] (0.70ns)   --->   "%icmp_ln81_362 = icmp_eq  i6 %tmp_726, i6 63" [./components.h:81]   --->   Operation 4667 'icmp' 'icmp_ln81_362' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4668 [1/1] (0.70ns)   --->   "%icmp_ln81_363 = icmp_eq  i6 %tmp_726, i6 0" [./components.h:81]   --->   Operation 4668 'icmp' 'icmp_ln81_363' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4669 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_91 = load i16 91" [./components.h:81]   --->   Operation 4669 'load' 'P_L1_W_0_load_91' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_93 : Operation 4670 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_92 = load i16 92" [./components.h:81]   --->   Operation 4670 'load' 'P_L1_W_0_load_92' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 94 <SV = 93> <Delay = 3.59>
ST_94 : Operation 4671 [1/2] (0.58ns)   --->   "%x_load_92 = load i7 %x_addr_92" [./components.h:81]   --->   Operation 4671 'load' 'x_load_92' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_94 : Operation 4672 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_92, i15 92" [./components.h:67]   --->   Operation 4672 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_94 : Operation 4673 [1/1] (0.00ns)   --->   "%x_addr_93 = getelementptr i15 %x, i64 0, i64 93" [./components.h:67]   --->   Operation 4673 'getelementptr' 'x_addr_93' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4674 [2/2] (0.58ns)   --->   "%x_load_93 = load i7 %x_addr_93" [./components.h:81]   --->   Operation 4674 'load' 'x_load_93' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_94 : Operation 4675 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_631)   --->   "%tmp_721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 25" [./components.h:81]   --->   Operation 4675 'bitselect' 'tmp_721' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_631)   --->   "%xor_ln81_540 = xor i1 %tmp_723, i1 1" [./components.h:81]   --->   Operation 4676 'xor' 'xor_ln81_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_631 = and i1 %tmp_721, i1 %xor_ln81_540" [./components.h:81]   --->   Operation 4677 'and' 'and_ln81_631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_545)   --->   "%tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_180, i32 26" [./components.h:81]   --->   Operation 4678 'bitselect' 'tmp_724' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4679 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_634)   --->   "%select_ln81_360 = select i1 %and_ln81_631, i1 %icmp_ln81_362, i1 %icmp_ln81_363" [./components.h:81]   --->   Operation 4679 'select' 'select_ln81_360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_545)   --->   "%xor_ln81_541 = xor i1 %tmp_724, i1 1" [./components.h:81]   --->   Operation 4680 'xor' 'xor_ln81_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_545)   --->   "%and_ln81_632 = and i1 %icmp_ln81_361, i1 %xor_ln81_541" [./components.h:81]   --->   Operation 4681 'and' 'and_ln81_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_545)   --->   "%select_ln81_361 = select i1 %and_ln81_631, i1 %and_ln81_632, i1 %icmp_ln81_362" [./components.h:81]   --->   Operation 4682 'select' 'select_ln81_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 4683 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_272)   --->   "%and_ln81_633 = and i1 %and_ln81_631, i1 %icmp_ln81_362" [./components.h:81]   --->   Operation 4683 'and' 'and_ln81_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4684 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_272)   --->   "%xor_ln81_542 = xor i1 %and_ln81_633, i1 1" [./components.h:81]   --->   Operation 4684 'xor' 'xor_ln81_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_272)   --->   "%empty_102 = and i1 %tmp_719, i1 %xor_ln81_542" [./components.h:81]   --->   Operation 4685 'and' 'empty_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_634)   --->   "%xor_ln81_543 = xor i1 %select_ln81_360, i1 1" [./components.h:81]   --->   Operation 4686 'xor' 'xor_ln81_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4687 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_634)   --->   "%or_ln81_271 = or i1 %tmp_723, i1 %xor_ln81_543" [./components.h:81]   --->   Operation 4687 'or' 'or_ln81_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_634)   --->   "%xor_ln81_544 = xor i1 %tmp_719, i1 1" [./components.h:81]   --->   Operation 4688 'xor' 'xor_ln81_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_634 = and i1 %or_ln81_271, i1 %xor_ln81_544" [./components.h:81]   --->   Operation 4689 'and' 'and_ln81_634' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_545)   --->   "%and_ln81_635 = and i1 %tmp_723, i1 %select_ln81_361" [./components.h:81]   --->   Operation 4690 'and' 'and_ln81_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4691 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_545 = xor i1 %and_ln81_635, i1 1" [./components.h:81]   --->   Operation 4691 'xor' 'xor_ln81_545' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4692 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_272)   --->   "%and_ln81_636 = and i1 %empty_102, i1 %xor_ln81_545" [./components.h:81]   --->   Operation 4692 'and' 'and_ln81_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4693 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_272 = or i1 %and_ln81_634, i1 %and_ln81_636" [./components.h:81]   --->   Operation 4693 'or' 'or_ln81_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4694 [1/1] (0.00ns)   --->   "%sext_ln81_273 = sext i16 %P_L1_W_0_load_91" [./components.h:81]   --->   Operation 4694 'sext' 'sext_ln81_273' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4695 [1/1] (0.00ns)   --->   "%zext_ln81_219 = zext i15 %x_load_91" [./components.h:81]   --->   Operation 4695 'zext' 'zext_ln81_219' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4696 [1/1] (1.94ns)   --->   "%mul_ln81_91 = mul i31 %sext_ln81_273, i31 %zext_ln81_219" [./components.h:81]   --->   Operation 4696 'mul' 'mul_ln81_91' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_182)   --->   "%select_ln81_362 = select i1 %and_ln81_634, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4697 'select' 'select_ln81_362' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_182)   --->   "%select_ln81_363 = select i1 %or_ln81_272, i16 %select_ln81_362, i16 %z_o_185" [./components.h:81]   --->   Operation 4698 'select' 'select_ln81_363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 4699 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_182)   --->   "%shl_ln81_90 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_363, i10 0" [./components.h:81]   --->   Operation 4699 'bitconcatenate' 'shl_ln81_90' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4700 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_182)   --->   "%sext_ln81_274 = sext i26 %shl_ln81_90" [./components.h:81]   --->   Operation 4700 'sext' 'sext_ln81_274' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4701 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_182)   --->   "%sext_ln81_275 = sext i31 %mul_ln81_91" [./components.h:81]   --->   Operation 4701 'sext' 'sext_ln81_275' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4702 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_182 = add i32 %sext_ln81_274, i32 %sext_ln81_275" [./components.h:81]   --->   Operation 4702 'add' 'add_ln81_182' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4703 [1/1] (0.00ns)   --->   "%tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 31" [./components.h:81]   --->   Operation 4703 'bitselect' 'tmp_727' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4704 [1/1] (0.00ns) (grouped into LUT with out node z_o_187)   --->   "%z_o_186 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_182, i32 10, i32 25" [./components.h:81]   --->   Operation 4704 'partselect' 'z_o_186' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4705 [1/1] (0.00ns) (grouped into LUT with out node z_o_187)   --->   "%tmp_728 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_91, i32 9" [./components.h:81]   --->   Operation 4705 'bitselect' 'tmp_728' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4706 [1/1] (0.00ns)   --->   "%trunc_ln81_91 = trunc i31 %mul_ln81_91" [./components.h:81]   --->   Operation 4706 'trunc' 'trunc_ln81_91' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4707 [1/1] (0.71ns)   --->   "%icmp_ln81_364 = icmp_ne  i9 %trunc_ln81_91, i9 0" [./components.h:81]   --->   Operation 4707 'icmp' 'icmp_ln81_364' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4708 [1/1] (0.00ns) (grouped into LUT with out node z_o_187)   --->   "%tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 10" [./components.h:81]   --->   Operation 4708 'bitselect' 'tmp_730' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4709 [1/1] (0.00ns) (grouped into LUT with out node z_o_187)   --->   "%or_ln81_273 = or i1 %tmp_730, i1 %icmp_ln81_364" [./components.h:81]   --->   Operation 4709 'or' 'or_ln81_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4710 [1/1] (0.00ns) (grouped into LUT with out node z_o_187)   --->   "%and_ln81_637 = and i1 %or_ln81_273, i1 %tmp_728" [./components.h:81]   --->   Operation 4710 'and' 'and_ln81_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node z_o_187)   --->   "%zext_ln81_91 = zext i1 %and_ln81_637" [./components.h:81]   --->   Operation 4711 'zext' 'zext_ln81_91' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4712 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_187 = add i16 %z_o_186, i16 %zext_ln81_91" [./components.h:81]   --->   Operation 4712 'add' 'z_o_187' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4713 [1/1] (0.00ns)   --->   "%tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_187, i32 15" [./components.h:81]   --->   Operation 4713 'bitselect' 'tmp_731' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4714 [1/1] (0.00ns)   --->   "%tmp_733 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_182, i32 27, i32 31" [./components.h:81]   --->   Operation 4714 'partselect' 'tmp_733' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4715 [1/1] (0.70ns)   --->   "%icmp_ln81_365 = icmp_eq  i5 %tmp_733, i5 31" [./components.h:81]   --->   Operation 4715 'icmp' 'icmp_ln81_365' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4716 [1/1] (0.00ns)   --->   "%tmp_734 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_182, i32 26, i32 31" [./components.h:81]   --->   Operation 4716 'partselect' 'tmp_734' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4717 [1/1] (0.70ns)   --->   "%icmp_ln81_366 = icmp_eq  i6 %tmp_734, i6 63" [./components.h:81]   --->   Operation 4717 'icmp' 'icmp_ln81_366' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4718 [1/1] (0.70ns)   --->   "%icmp_ln81_367 = icmp_eq  i6 %tmp_734, i6 0" [./components.h:81]   --->   Operation 4718 'icmp' 'icmp_ln81_367' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4719 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_92 = load i16 92" [./components.h:81]   --->   Operation 4719 'load' 'P_L1_W_0_load_92' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_94 : Operation 4720 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_93 = load i16 93" [./components.h:81]   --->   Operation 4720 'load' 'P_L1_W_0_load_93' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 95 <SV = 94> <Delay = 3.59>
ST_95 : Operation 4721 [1/2] (0.58ns)   --->   "%x_load_93 = load i7 %x_addr_93" [./components.h:81]   --->   Operation 4721 'load' 'x_load_93' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_95 : Operation 4722 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_93, i15 93" [./components.h:67]   --->   Operation 4722 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_95 : Operation 4723 [1/1] (0.00ns)   --->   "%x_addr_94 = getelementptr i15 %x, i64 0, i64 94" [./components.h:67]   --->   Operation 4723 'getelementptr' 'x_addr_94' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4724 [2/2] (0.58ns)   --->   "%x_load_94 = load i7 %x_addr_94" [./components.h:81]   --->   Operation 4724 'load' 'x_load_94' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_95 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_638)   --->   "%tmp_729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 25" [./components.h:81]   --->   Operation 4725 'bitselect' 'tmp_729' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_638)   --->   "%xor_ln81_546 = xor i1 %tmp_731, i1 1" [./components.h:81]   --->   Operation 4726 'xor' 'xor_ln81_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_638 = and i1 %tmp_729, i1 %xor_ln81_546" [./components.h:81]   --->   Operation 4727 'and' 'and_ln81_638' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_551)   --->   "%tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_182, i32 26" [./components.h:81]   --->   Operation 4728 'bitselect' 'tmp_732' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4729 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_641)   --->   "%select_ln81_364 = select i1 %and_ln81_638, i1 %icmp_ln81_366, i1 %icmp_ln81_367" [./components.h:81]   --->   Operation 4729 'select' 'select_ln81_364' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_551)   --->   "%xor_ln81_547 = xor i1 %tmp_732, i1 1" [./components.h:81]   --->   Operation 4730 'xor' 'xor_ln81_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_551)   --->   "%and_ln81_639 = and i1 %icmp_ln81_365, i1 %xor_ln81_547" [./components.h:81]   --->   Operation 4731 'and' 'and_ln81_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_551)   --->   "%select_ln81_365 = select i1 %and_ln81_638, i1 %and_ln81_639, i1 %icmp_ln81_366" [./components.h:81]   --->   Operation 4732 'select' 'select_ln81_365' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_275)   --->   "%and_ln81_640 = and i1 %and_ln81_638, i1 %icmp_ln81_366" [./components.h:81]   --->   Operation 4733 'and' 'and_ln81_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_275)   --->   "%xor_ln81_548 = xor i1 %and_ln81_640, i1 1" [./components.h:81]   --->   Operation 4734 'xor' 'xor_ln81_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_275)   --->   "%empty_103 = and i1 %tmp_727, i1 %xor_ln81_548" [./components.h:81]   --->   Operation 4735 'and' 'empty_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_641)   --->   "%xor_ln81_549 = xor i1 %select_ln81_364, i1 1" [./components.h:81]   --->   Operation 4736 'xor' 'xor_ln81_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_641)   --->   "%or_ln81_274 = or i1 %tmp_731, i1 %xor_ln81_549" [./components.h:81]   --->   Operation 4737 'or' 'or_ln81_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_641)   --->   "%xor_ln81_550 = xor i1 %tmp_727, i1 1" [./components.h:81]   --->   Operation 4738 'xor' 'xor_ln81_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_641 = and i1 %or_ln81_274, i1 %xor_ln81_550" [./components.h:81]   --->   Operation 4739 'and' 'and_ln81_641' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_551)   --->   "%and_ln81_642 = and i1 %tmp_731, i1 %select_ln81_365" [./components.h:81]   --->   Operation 4740 'and' 'and_ln81_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4741 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_551 = xor i1 %and_ln81_642, i1 1" [./components.h:81]   --->   Operation 4741 'xor' 'xor_ln81_551' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4742 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_275)   --->   "%and_ln81_643 = and i1 %empty_103, i1 %xor_ln81_551" [./components.h:81]   --->   Operation 4742 'and' 'and_ln81_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_275 = or i1 %and_ln81_641, i1 %and_ln81_643" [./components.h:81]   --->   Operation 4743 'or' 'or_ln81_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln81_276 = sext i16 %P_L1_W_0_load_92" [./components.h:81]   --->   Operation 4744 'sext' 'sext_ln81_276' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4745 [1/1] (0.00ns)   --->   "%zext_ln81_220 = zext i15 %x_load_92" [./components.h:81]   --->   Operation 4745 'zext' 'zext_ln81_220' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4746 [1/1] (1.94ns)   --->   "%mul_ln81_92 = mul i31 %sext_ln81_276, i31 %zext_ln81_220" [./components.h:81]   --->   Operation 4746 'mul' 'mul_ln81_92' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_184)   --->   "%select_ln81_366 = select i1 %and_ln81_641, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4747 'select' 'select_ln81_366' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 4748 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_184)   --->   "%select_ln81_367 = select i1 %or_ln81_275, i16 %select_ln81_366, i16 %z_o_187" [./components.h:81]   --->   Operation 4748 'select' 'select_ln81_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_95 : Operation 4749 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_184)   --->   "%shl_ln81_91 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_367, i10 0" [./components.h:81]   --->   Operation 4749 'bitconcatenate' 'shl_ln81_91' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4750 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_184)   --->   "%sext_ln81_277 = sext i26 %shl_ln81_91" [./components.h:81]   --->   Operation 4750 'sext' 'sext_ln81_277' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4751 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_184)   --->   "%sext_ln81_278 = sext i31 %mul_ln81_92" [./components.h:81]   --->   Operation 4751 'sext' 'sext_ln81_278' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4752 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_184 = add i32 %sext_ln81_277, i32 %sext_ln81_278" [./components.h:81]   --->   Operation 4752 'add' 'add_ln81_184' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4753 [1/1] (0.00ns)   --->   "%tmp_735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 31" [./components.h:81]   --->   Operation 4753 'bitselect' 'tmp_735' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4754 [1/1] (0.00ns) (grouped into LUT with out node z_o_189)   --->   "%z_o_188 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_184, i32 10, i32 25" [./components.h:81]   --->   Operation 4754 'partselect' 'z_o_188' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node z_o_189)   --->   "%tmp_736 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_92, i32 9" [./components.h:81]   --->   Operation 4755 'bitselect' 'tmp_736' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4756 [1/1] (0.00ns)   --->   "%trunc_ln81_92 = trunc i31 %mul_ln81_92" [./components.h:81]   --->   Operation 4756 'trunc' 'trunc_ln81_92' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4757 [1/1] (0.71ns)   --->   "%icmp_ln81_368 = icmp_ne  i9 %trunc_ln81_92, i9 0" [./components.h:81]   --->   Operation 4757 'icmp' 'icmp_ln81_368' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4758 [1/1] (0.00ns) (grouped into LUT with out node z_o_189)   --->   "%tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 10" [./components.h:81]   --->   Operation 4758 'bitselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4759 [1/1] (0.00ns) (grouped into LUT with out node z_o_189)   --->   "%or_ln81_276 = or i1 %tmp_738, i1 %icmp_ln81_368" [./components.h:81]   --->   Operation 4759 'or' 'or_ln81_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node z_o_189)   --->   "%and_ln81_644 = and i1 %or_ln81_276, i1 %tmp_736" [./components.h:81]   --->   Operation 4760 'and' 'and_ln81_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4761 [1/1] (0.00ns) (grouped into LUT with out node z_o_189)   --->   "%zext_ln81_92 = zext i1 %and_ln81_644" [./components.h:81]   --->   Operation 4761 'zext' 'zext_ln81_92' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4762 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_189 = add i16 %z_o_188, i16 %zext_ln81_92" [./components.h:81]   --->   Operation 4762 'add' 'z_o_189' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4763 [1/1] (0.00ns)   --->   "%tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_189, i32 15" [./components.h:81]   --->   Operation 4763 'bitselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4764 [1/1] (0.00ns)   --->   "%tmp_741 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_184, i32 27, i32 31" [./components.h:81]   --->   Operation 4764 'partselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4765 [1/1] (0.70ns)   --->   "%icmp_ln81_369 = icmp_eq  i5 %tmp_741, i5 31" [./components.h:81]   --->   Operation 4765 'icmp' 'icmp_ln81_369' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4766 [1/1] (0.00ns)   --->   "%tmp_742 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_184, i32 26, i32 31" [./components.h:81]   --->   Operation 4766 'partselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4767 [1/1] (0.70ns)   --->   "%icmp_ln81_370 = icmp_eq  i6 %tmp_742, i6 63" [./components.h:81]   --->   Operation 4767 'icmp' 'icmp_ln81_370' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4768 [1/1] (0.70ns)   --->   "%icmp_ln81_371 = icmp_eq  i6 %tmp_742, i6 0" [./components.h:81]   --->   Operation 4768 'icmp' 'icmp_ln81_371' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4769 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_93 = load i16 93" [./components.h:81]   --->   Operation 4769 'load' 'P_L1_W_0_load_93' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_95 : Operation 4770 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_94 = load i16 94" [./components.h:81]   --->   Operation 4770 'load' 'P_L1_W_0_load_94' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 96 <SV = 95> <Delay = 3.59>
ST_96 : Operation 4771 [1/2] (0.58ns)   --->   "%x_load_94 = load i7 %x_addr_94" [./components.h:81]   --->   Operation 4771 'load' 'x_load_94' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_96 : Operation 4772 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_94, i15 94" [./components.h:67]   --->   Operation 4772 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_96 : Operation 4773 [1/1] (0.00ns)   --->   "%x_addr_95 = getelementptr i15 %x, i64 0, i64 95" [./components.h:67]   --->   Operation 4773 'getelementptr' 'x_addr_95' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4774 [2/2] (0.58ns)   --->   "%x_load_95 = load i7 %x_addr_95" [./components.h:81]   --->   Operation 4774 'load' 'x_load_95' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_96 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_645)   --->   "%tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 25" [./components.h:81]   --->   Operation 4775 'bitselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_645)   --->   "%xor_ln81_552 = xor i1 %tmp_739, i1 1" [./components.h:81]   --->   Operation 4776 'xor' 'xor_ln81_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4777 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_645 = and i1 %tmp_737, i1 %xor_ln81_552" [./components.h:81]   --->   Operation 4777 'and' 'and_ln81_645' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_557)   --->   "%tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_184, i32 26" [./components.h:81]   --->   Operation 4778 'bitselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_648)   --->   "%select_ln81_368 = select i1 %and_ln81_645, i1 %icmp_ln81_370, i1 %icmp_ln81_371" [./components.h:81]   --->   Operation 4779 'select' 'select_ln81_368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 4780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_557)   --->   "%xor_ln81_553 = xor i1 %tmp_740, i1 1" [./components.h:81]   --->   Operation 4780 'xor' 'xor_ln81_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_557)   --->   "%and_ln81_646 = and i1 %icmp_ln81_369, i1 %xor_ln81_553" [./components.h:81]   --->   Operation 4781 'and' 'and_ln81_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_557)   --->   "%select_ln81_369 = select i1 %and_ln81_645, i1 %and_ln81_646, i1 %icmp_ln81_370" [./components.h:81]   --->   Operation 4782 'select' 'select_ln81_369' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_278)   --->   "%and_ln81_647 = and i1 %and_ln81_645, i1 %icmp_ln81_370" [./components.h:81]   --->   Operation 4783 'and' 'and_ln81_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_278)   --->   "%xor_ln81_554 = xor i1 %and_ln81_647, i1 1" [./components.h:81]   --->   Operation 4784 'xor' 'xor_ln81_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_278)   --->   "%empty_104 = and i1 %tmp_735, i1 %xor_ln81_554" [./components.h:81]   --->   Operation 4785 'and' 'empty_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4786 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_648)   --->   "%xor_ln81_555 = xor i1 %select_ln81_368, i1 1" [./components.h:81]   --->   Operation 4786 'xor' 'xor_ln81_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_648)   --->   "%or_ln81_277 = or i1 %tmp_739, i1 %xor_ln81_555" [./components.h:81]   --->   Operation 4787 'or' 'or_ln81_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_648)   --->   "%xor_ln81_556 = xor i1 %tmp_735, i1 1" [./components.h:81]   --->   Operation 4788 'xor' 'xor_ln81_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_648 = and i1 %or_ln81_277, i1 %xor_ln81_556" [./components.h:81]   --->   Operation 4789 'and' 'and_ln81_648' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_557)   --->   "%and_ln81_649 = and i1 %tmp_739, i1 %select_ln81_369" [./components.h:81]   --->   Operation 4790 'and' 'and_ln81_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4791 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_557 = xor i1 %and_ln81_649, i1 1" [./components.h:81]   --->   Operation 4791 'xor' 'xor_ln81_557' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_278)   --->   "%and_ln81_650 = and i1 %empty_104, i1 %xor_ln81_557" [./components.h:81]   --->   Operation 4792 'and' 'and_ln81_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_278 = or i1 %and_ln81_648, i1 %and_ln81_650" [./components.h:81]   --->   Operation 4793 'or' 'or_ln81_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln81_279 = sext i16 %P_L1_W_0_load_93" [./components.h:81]   --->   Operation 4794 'sext' 'sext_ln81_279' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4795 [1/1] (0.00ns)   --->   "%zext_ln81_221 = zext i15 %x_load_93" [./components.h:81]   --->   Operation 4795 'zext' 'zext_ln81_221' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4796 [1/1] (1.94ns)   --->   "%mul_ln81_93 = mul i31 %sext_ln81_279, i31 %zext_ln81_221" [./components.h:81]   --->   Operation 4796 'mul' 'mul_ln81_93' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_186)   --->   "%select_ln81_370 = select i1 %and_ln81_648, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4797 'select' 'select_ln81_370' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 4798 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_186)   --->   "%select_ln81_371 = select i1 %or_ln81_278, i16 %select_ln81_370, i16 %z_o_189" [./components.h:81]   --->   Operation 4798 'select' 'select_ln81_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 4799 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_186)   --->   "%shl_ln81_92 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_371, i10 0" [./components.h:81]   --->   Operation 4799 'bitconcatenate' 'shl_ln81_92' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_186)   --->   "%sext_ln81_280 = sext i26 %shl_ln81_92" [./components.h:81]   --->   Operation 4800 'sext' 'sext_ln81_280' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_186)   --->   "%sext_ln81_281 = sext i31 %mul_ln81_93" [./components.h:81]   --->   Operation 4801 'sext' 'sext_ln81_281' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4802 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_186 = add i32 %sext_ln81_280, i32 %sext_ln81_281" [./components.h:81]   --->   Operation 4802 'add' 'add_ln81_186' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4803 [1/1] (0.00ns)   --->   "%tmp_743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 31" [./components.h:81]   --->   Operation 4803 'bitselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node z_o_191)   --->   "%z_o_190 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_186, i32 10, i32 25" [./components.h:81]   --->   Operation 4804 'partselect' 'z_o_190' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4805 [1/1] (0.00ns) (grouped into LUT with out node z_o_191)   --->   "%tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_93, i32 9" [./components.h:81]   --->   Operation 4805 'bitselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4806 [1/1] (0.00ns)   --->   "%trunc_ln81_93 = trunc i31 %mul_ln81_93" [./components.h:81]   --->   Operation 4806 'trunc' 'trunc_ln81_93' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4807 [1/1] (0.71ns)   --->   "%icmp_ln81_372 = icmp_ne  i9 %trunc_ln81_93, i9 0" [./components.h:81]   --->   Operation 4807 'icmp' 'icmp_ln81_372' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4808 [1/1] (0.00ns) (grouped into LUT with out node z_o_191)   --->   "%tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 10" [./components.h:81]   --->   Operation 4808 'bitselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node z_o_191)   --->   "%or_ln81_279 = or i1 %tmp_746, i1 %icmp_ln81_372" [./components.h:81]   --->   Operation 4809 'or' 'or_ln81_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node z_o_191)   --->   "%and_ln81_651 = and i1 %or_ln81_279, i1 %tmp_744" [./components.h:81]   --->   Operation 4810 'and' 'and_ln81_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4811 [1/1] (0.00ns) (grouped into LUT with out node z_o_191)   --->   "%zext_ln81_93 = zext i1 %and_ln81_651" [./components.h:81]   --->   Operation 4811 'zext' 'zext_ln81_93' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4812 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_191 = add i16 %z_o_190, i16 %zext_ln81_93" [./components.h:81]   --->   Operation 4812 'add' 'z_o_191' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4813 [1/1] (0.00ns)   --->   "%tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_191, i32 15" [./components.h:81]   --->   Operation 4813 'bitselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4814 [1/1] (0.00ns)   --->   "%tmp_749 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_186, i32 27, i32 31" [./components.h:81]   --->   Operation 4814 'partselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4815 [1/1] (0.70ns)   --->   "%icmp_ln81_373 = icmp_eq  i5 %tmp_749, i5 31" [./components.h:81]   --->   Operation 4815 'icmp' 'icmp_ln81_373' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4816 [1/1] (0.00ns)   --->   "%tmp_750 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_186, i32 26, i32 31" [./components.h:81]   --->   Operation 4816 'partselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4817 [1/1] (0.70ns)   --->   "%icmp_ln81_374 = icmp_eq  i6 %tmp_750, i6 63" [./components.h:81]   --->   Operation 4817 'icmp' 'icmp_ln81_374' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4818 [1/1] (0.70ns)   --->   "%icmp_ln81_375 = icmp_eq  i6 %tmp_750, i6 0" [./components.h:81]   --->   Operation 4818 'icmp' 'icmp_ln81_375' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4819 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_94 = load i16 94" [./components.h:81]   --->   Operation 4819 'load' 'P_L1_W_0_load_94' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_96 : Operation 4820 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_95 = load i16 95" [./components.h:81]   --->   Operation 4820 'load' 'P_L1_W_0_load_95' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 97 <SV = 96> <Delay = 3.59>
ST_97 : Operation 4821 [1/2] (0.58ns)   --->   "%x_load_95 = load i7 %x_addr_95" [./components.h:81]   --->   Operation 4821 'load' 'x_load_95' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_97 : Operation 4822 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_95, i15 95" [./components.h:67]   --->   Operation 4822 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_97 : Operation 4823 [1/1] (0.00ns)   --->   "%x_addr_96 = getelementptr i15 %x, i64 0, i64 96" [./components.h:67]   --->   Operation 4823 'getelementptr' 'x_addr_96' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4824 [2/2] (0.58ns)   --->   "%x_load_96 = load i7 %x_addr_96" [./components.h:81]   --->   Operation 4824 'load' 'x_load_96' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_97 : Operation 4825 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_652)   --->   "%tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 25" [./components.h:81]   --->   Operation 4825 'bitselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4826 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_652)   --->   "%xor_ln81_558 = xor i1 %tmp_747, i1 1" [./components.h:81]   --->   Operation 4826 'xor' 'xor_ln81_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_652 = and i1 %tmp_745, i1 %xor_ln81_558" [./components.h:81]   --->   Operation 4827 'and' 'and_ln81_652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_563)   --->   "%tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_186, i32 26" [./components.h:81]   --->   Operation 4828 'bitselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4829 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_655)   --->   "%select_ln81_372 = select i1 %and_ln81_652, i1 %icmp_ln81_374, i1 %icmp_ln81_375" [./components.h:81]   --->   Operation 4829 'select' 'select_ln81_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_563)   --->   "%xor_ln81_559 = xor i1 %tmp_748, i1 1" [./components.h:81]   --->   Operation 4830 'xor' 'xor_ln81_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_563)   --->   "%and_ln81_653 = and i1 %icmp_ln81_373, i1 %xor_ln81_559" [./components.h:81]   --->   Operation 4831 'and' 'and_ln81_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_563)   --->   "%select_ln81_373 = select i1 %and_ln81_652, i1 %and_ln81_653, i1 %icmp_ln81_374" [./components.h:81]   --->   Operation 4832 'select' 'select_ln81_373' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 4833 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_281)   --->   "%and_ln81_654 = and i1 %and_ln81_652, i1 %icmp_ln81_374" [./components.h:81]   --->   Operation 4833 'and' 'and_ln81_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4834 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_281)   --->   "%xor_ln81_560 = xor i1 %and_ln81_654, i1 1" [./components.h:81]   --->   Operation 4834 'xor' 'xor_ln81_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_281)   --->   "%empty_105 = and i1 %tmp_743, i1 %xor_ln81_560" [./components.h:81]   --->   Operation 4835 'and' 'empty_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_655)   --->   "%xor_ln81_561 = xor i1 %select_ln81_372, i1 1" [./components.h:81]   --->   Operation 4836 'xor' 'xor_ln81_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4837 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_655)   --->   "%or_ln81_280 = or i1 %tmp_747, i1 %xor_ln81_561" [./components.h:81]   --->   Operation 4837 'or' 'or_ln81_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_655)   --->   "%xor_ln81_562 = xor i1 %tmp_743, i1 1" [./components.h:81]   --->   Operation 4838 'xor' 'xor_ln81_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_655 = and i1 %or_ln81_280, i1 %xor_ln81_562" [./components.h:81]   --->   Operation 4839 'and' 'and_ln81_655' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_563)   --->   "%and_ln81_656 = and i1 %tmp_747, i1 %select_ln81_373" [./components.h:81]   --->   Operation 4840 'and' 'and_ln81_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4841 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_563 = xor i1 %and_ln81_656, i1 1" [./components.h:81]   --->   Operation 4841 'xor' 'xor_ln81_563' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4842 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_281)   --->   "%and_ln81_657 = and i1 %empty_105, i1 %xor_ln81_563" [./components.h:81]   --->   Operation 4842 'and' 'and_ln81_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_281 = or i1 %and_ln81_655, i1 %and_ln81_657" [./components.h:81]   --->   Operation 4843 'or' 'or_ln81_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4844 [1/1] (0.00ns)   --->   "%sext_ln81_282 = sext i16 %P_L1_W_0_load_94" [./components.h:81]   --->   Operation 4844 'sext' 'sext_ln81_282' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4845 [1/1] (0.00ns)   --->   "%zext_ln81_222 = zext i15 %x_load_94" [./components.h:81]   --->   Operation 4845 'zext' 'zext_ln81_222' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4846 [1/1] (1.94ns)   --->   "%mul_ln81_94 = mul i31 %sext_ln81_282, i31 %zext_ln81_222" [./components.h:81]   --->   Operation 4846 'mul' 'mul_ln81_94' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_188)   --->   "%select_ln81_374 = select i1 %and_ln81_655, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4847 'select' 'select_ln81_374' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_188)   --->   "%select_ln81_375 = select i1 %or_ln81_281, i16 %select_ln81_374, i16 %z_o_191" [./components.h:81]   --->   Operation 4848 'select' 'select_ln81_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_97 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_188)   --->   "%shl_ln81_93 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_375, i10 0" [./components.h:81]   --->   Operation 4849 'bitconcatenate' 'shl_ln81_93' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_188)   --->   "%sext_ln81_283 = sext i26 %shl_ln81_93" [./components.h:81]   --->   Operation 4850 'sext' 'sext_ln81_283' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4851 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_188)   --->   "%sext_ln81_284 = sext i31 %mul_ln81_94" [./components.h:81]   --->   Operation 4851 'sext' 'sext_ln81_284' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4852 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_188 = add i32 %sext_ln81_283, i32 %sext_ln81_284" [./components.h:81]   --->   Operation 4852 'add' 'add_ln81_188' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4853 [1/1] (0.00ns)   --->   "%tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 31" [./components.h:81]   --->   Operation 4853 'bitselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4854 [1/1] (0.00ns) (grouped into LUT with out node z_o_193)   --->   "%z_o_192 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_188, i32 10, i32 25" [./components.h:81]   --->   Operation 4854 'partselect' 'z_o_192' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4855 [1/1] (0.00ns) (grouped into LUT with out node z_o_193)   --->   "%tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_94, i32 9" [./components.h:81]   --->   Operation 4855 'bitselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4856 [1/1] (0.00ns)   --->   "%trunc_ln81_94 = trunc i31 %mul_ln81_94" [./components.h:81]   --->   Operation 4856 'trunc' 'trunc_ln81_94' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4857 [1/1] (0.71ns)   --->   "%icmp_ln81_376 = icmp_ne  i9 %trunc_ln81_94, i9 0" [./components.h:81]   --->   Operation 4857 'icmp' 'icmp_ln81_376' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4858 [1/1] (0.00ns) (grouped into LUT with out node z_o_193)   --->   "%tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 10" [./components.h:81]   --->   Operation 4858 'bitselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4859 [1/1] (0.00ns) (grouped into LUT with out node z_o_193)   --->   "%or_ln81_282 = or i1 %tmp_754, i1 %icmp_ln81_376" [./components.h:81]   --->   Operation 4859 'or' 'or_ln81_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node z_o_193)   --->   "%and_ln81_658 = and i1 %or_ln81_282, i1 %tmp_752" [./components.h:81]   --->   Operation 4860 'and' 'and_ln81_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4861 [1/1] (0.00ns) (grouped into LUT with out node z_o_193)   --->   "%zext_ln81_94 = zext i1 %and_ln81_658" [./components.h:81]   --->   Operation 4861 'zext' 'zext_ln81_94' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4862 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_193 = add i16 %z_o_192, i16 %zext_ln81_94" [./components.h:81]   --->   Operation 4862 'add' 'z_o_193' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4863 [1/1] (0.00ns)   --->   "%tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_193, i32 15" [./components.h:81]   --->   Operation 4863 'bitselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4864 [1/1] (0.00ns)   --->   "%tmp_757 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_188, i32 27, i32 31" [./components.h:81]   --->   Operation 4864 'partselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4865 [1/1] (0.70ns)   --->   "%icmp_ln81_377 = icmp_eq  i5 %tmp_757, i5 31" [./components.h:81]   --->   Operation 4865 'icmp' 'icmp_ln81_377' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4866 [1/1] (0.00ns)   --->   "%tmp_758 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_188, i32 26, i32 31" [./components.h:81]   --->   Operation 4866 'partselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4867 [1/1] (0.70ns)   --->   "%icmp_ln81_378 = icmp_eq  i6 %tmp_758, i6 63" [./components.h:81]   --->   Operation 4867 'icmp' 'icmp_ln81_378' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4868 [1/1] (0.70ns)   --->   "%icmp_ln81_379 = icmp_eq  i6 %tmp_758, i6 0" [./components.h:81]   --->   Operation 4868 'icmp' 'icmp_ln81_379' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4869 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_95 = load i16 95" [./components.h:81]   --->   Operation 4869 'load' 'P_L1_W_0_load_95' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_97 : Operation 4870 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_96 = load i16 96" [./components.h:81]   --->   Operation 4870 'load' 'P_L1_W_0_load_96' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 98 <SV = 97> <Delay = 3.59>
ST_98 : Operation 4871 [1/2] (0.58ns)   --->   "%x_load_96 = load i7 %x_addr_96" [./components.h:81]   --->   Operation 4871 'load' 'x_load_96' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_98 : Operation 4872 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_96, i15 96" [./components.h:67]   --->   Operation 4872 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_98 : Operation 4873 [1/1] (0.00ns)   --->   "%x_addr_97 = getelementptr i15 %x, i64 0, i64 97" [./components.h:67]   --->   Operation 4873 'getelementptr' 'x_addr_97' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4874 [2/2] (0.58ns)   --->   "%x_load_97 = load i7 %x_addr_97" [./components.h:81]   --->   Operation 4874 'load' 'x_load_97' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_98 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_659)   --->   "%tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 25" [./components.h:81]   --->   Operation 4875 'bitselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_659)   --->   "%xor_ln81_564 = xor i1 %tmp_755, i1 1" [./components.h:81]   --->   Operation 4876 'xor' 'xor_ln81_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_659 = and i1 %tmp_753, i1 %xor_ln81_564" [./components.h:81]   --->   Operation 4877 'and' 'and_ln81_659' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_569)   --->   "%tmp_756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_188, i32 26" [./components.h:81]   --->   Operation 4878 'bitselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_662)   --->   "%select_ln81_376 = select i1 %and_ln81_659, i1 %icmp_ln81_378, i1 %icmp_ln81_379" [./components.h:81]   --->   Operation 4879 'select' 'select_ln81_376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 4880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_569)   --->   "%xor_ln81_565 = xor i1 %tmp_756, i1 1" [./components.h:81]   --->   Operation 4880 'xor' 'xor_ln81_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_569)   --->   "%and_ln81_660 = and i1 %icmp_ln81_377, i1 %xor_ln81_565" [./components.h:81]   --->   Operation 4881 'and' 'and_ln81_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_569)   --->   "%select_ln81_377 = select i1 %and_ln81_659, i1 %and_ln81_660, i1 %icmp_ln81_378" [./components.h:81]   --->   Operation 4882 'select' 'select_ln81_377' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 4883 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_284)   --->   "%and_ln81_661 = and i1 %and_ln81_659, i1 %icmp_ln81_378" [./components.h:81]   --->   Operation 4883 'and' 'and_ln81_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4884 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_284)   --->   "%xor_ln81_566 = xor i1 %and_ln81_661, i1 1" [./components.h:81]   --->   Operation 4884 'xor' 'xor_ln81_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_284)   --->   "%empty_106 = and i1 %tmp_751, i1 %xor_ln81_566" [./components.h:81]   --->   Operation 4885 'and' 'empty_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4886 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_662)   --->   "%xor_ln81_567 = xor i1 %select_ln81_376, i1 1" [./components.h:81]   --->   Operation 4886 'xor' 'xor_ln81_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4887 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_662)   --->   "%or_ln81_283 = or i1 %tmp_755, i1 %xor_ln81_567" [./components.h:81]   --->   Operation 4887 'or' 'or_ln81_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4888 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_662)   --->   "%xor_ln81_568 = xor i1 %tmp_751, i1 1" [./components.h:81]   --->   Operation 4888 'xor' 'xor_ln81_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_662 = and i1 %or_ln81_283, i1 %xor_ln81_568" [./components.h:81]   --->   Operation 4889 'and' 'and_ln81_662' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_569)   --->   "%and_ln81_663 = and i1 %tmp_755, i1 %select_ln81_377" [./components.h:81]   --->   Operation 4890 'and' 'and_ln81_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4891 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_569 = xor i1 %and_ln81_663, i1 1" [./components.h:81]   --->   Operation 4891 'xor' 'xor_ln81_569' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4892 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_284)   --->   "%and_ln81_664 = and i1 %empty_106, i1 %xor_ln81_569" [./components.h:81]   --->   Operation 4892 'and' 'and_ln81_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_284 = or i1 %and_ln81_662, i1 %and_ln81_664" [./components.h:81]   --->   Operation 4893 'or' 'or_ln81_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4894 [1/1] (0.00ns)   --->   "%sext_ln81_285 = sext i16 %P_L1_W_0_load_95" [./components.h:81]   --->   Operation 4894 'sext' 'sext_ln81_285' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4895 [1/1] (0.00ns)   --->   "%zext_ln81_223 = zext i15 %x_load_95" [./components.h:81]   --->   Operation 4895 'zext' 'zext_ln81_223' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4896 [1/1] (1.94ns)   --->   "%mul_ln81_95 = mul i31 %sext_ln81_285, i31 %zext_ln81_223" [./components.h:81]   --->   Operation 4896 'mul' 'mul_ln81_95' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4897 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_190)   --->   "%select_ln81_378 = select i1 %and_ln81_662, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4897 'select' 'select_ln81_378' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 4898 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_190)   --->   "%select_ln81_379 = select i1 %or_ln81_284, i16 %select_ln81_378, i16 %z_o_193" [./components.h:81]   --->   Operation 4898 'select' 'select_ln81_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_98 : Operation 4899 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_190)   --->   "%shl_ln81_94 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_379, i10 0" [./components.h:81]   --->   Operation 4899 'bitconcatenate' 'shl_ln81_94' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_190)   --->   "%sext_ln81_286 = sext i26 %shl_ln81_94" [./components.h:81]   --->   Operation 4900 'sext' 'sext_ln81_286' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4901 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_190)   --->   "%sext_ln81_287 = sext i31 %mul_ln81_95" [./components.h:81]   --->   Operation 4901 'sext' 'sext_ln81_287' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4902 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_190 = add i32 %sext_ln81_286, i32 %sext_ln81_287" [./components.h:81]   --->   Operation 4902 'add' 'add_ln81_190' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4903 [1/1] (0.00ns)   --->   "%tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 31" [./components.h:81]   --->   Operation 4903 'bitselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4904 [1/1] (0.00ns) (grouped into LUT with out node z_o_195)   --->   "%z_o_194 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_190, i32 10, i32 25" [./components.h:81]   --->   Operation 4904 'partselect' 'z_o_194' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node z_o_195)   --->   "%tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_95, i32 9" [./components.h:81]   --->   Operation 4905 'bitselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4906 [1/1] (0.00ns)   --->   "%trunc_ln81_95 = trunc i31 %mul_ln81_95" [./components.h:81]   --->   Operation 4906 'trunc' 'trunc_ln81_95' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4907 [1/1] (0.71ns)   --->   "%icmp_ln81_380 = icmp_ne  i9 %trunc_ln81_95, i9 0" [./components.h:81]   --->   Operation 4907 'icmp' 'icmp_ln81_380' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4908 [1/1] (0.00ns) (grouped into LUT with out node z_o_195)   --->   "%tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 10" [./components.h:81]   --->   Operation 4908 'bitselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4909 [1/1] (0.00ns) (grouped into LUT with out node z_o_195)   --->   "%or_ln81_285 = or i1 %tmp_762, i1 %icmp_ln81_380" [./components.h:81]   --->   Operation 4909 'or' 'or_ln81_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node z_o_195)   --->   "%and_ln81_665 = and i1 %or_ln81_285, i1 %tmp_760" [./components.h:81]   --->   Operation 4910 'and' 'and_ln81_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4911 [1/1] (0.00ns) (grouped into LUT with out node z_o_195)   --->   "%zext_ln81_95 = zext i1 %and_ln81_665" [./components.h:81]   --->   Operation 4911 'zext' 'zext_ln81_95' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4912 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_195 = add i16 %z_o_194, i16 %zext_ln81_95" [./components.h:81]   --->   Operation 4912 'add' 'z_o_195' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4913 [1/1] (0.00ns)   --->   "%tmp_763 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_195, i32 15" [./components.h:81]   --->   Operation 4913 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4914 [1/1] (0.00ns)   --->   "%tmp_765 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_190, i32 27, i32 31" [./components.h:81]   --->   Operation 4914 'partselect' 'tmp_765' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4915 [1/1] (0.70ns)   --->   "%icmp_ln81_381 = icmp_eq  i5 %tmp_765, i5 31" [./components.h:81]   --->   Operation 4915 'icmp' 'icmp_ln81_381' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4916 [1/1] (0.00ns)   --->   "%tmp_766 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_190, i32 26, i32 31" [./components.h:81]   --->   Operation 4916 'partselect' 'tmp_766' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4917 [1/1] (0.70ns)   --->   "%icmp_ln81_382 = icmp_eq  i6 %tmp_766, i6 63" [./components.h:81]   --->   Operation 4917 'icmp' 'icmp_ln81_382' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4918 [1/1] (0.70ns)   --->   "%icmp_ln81_383 = icmp_eq  i6 %tmp_766, i6 0" [./components.h:81]   --->   Operation 4918 'icmp' 'icmp_ln81_383' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4919 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_96 = load i16 96" [./components.h:81]   --->   Operation 4919 'load' 'P_L1_W_0_load_96' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_98 : Operation 4920 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_97 = load i16 97" [./components.h:81]   --->   Operation 4920 'load' 'P_L1_W_0_load_97' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 99 <SV = 98> <Delay = 3.59>
ST_99 : Operation 4921 [1/2] (0.58ns)   --->   "%x_load_97 = load i7 %x_addr_97" [./components.h:81]   --->   Operation 4921 'load' 'x_load_97' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_99 : Operation 4922 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_97, i15 97" [./components.h:67]   --->   Operation 4922 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_99 : Operation 4923 [1/1] (0.00ns)   --->   "%x_addr_98 = getelementptr i15 %x, i64 0, i64 98" [./components.h:67]   --->   Operation 4923 'getelementptr' 'x_addr_98' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4924 [2/2] (0.58ns)   --->   "%x_load_98 = load i7 %x_addr_98" [./components.h:81]   --->   Operation 4924 'load' 'x_load_98' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_99 : Operation 4925 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_666)   --->   "%tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 25" [./components.h:81]   --->   Operation 4925 'bitselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4926 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_666)   --->   "%xor_ln81_570 = xor i1 %tmp_763, i1 1" [./components.h:81]   --->   Operation 4926 'xor' 'xor_ln81_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4927 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_666 = and i1 %tmp_761, i1 %xor_ln81_570" [./components.h:81]   --->   Operation 4927 'and' 'and_ln81_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_575)   --->   "%tmp_764 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_190, i32 26" [./components.h:81]   --->   Operation 4928 'bitselect' 'tmp_764' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4929 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_669)   --->   "%select_ln81_380 = select i1 %and_ln81_666, i1 %icmp_ln81_382, i1 %icmp_ln81_383" [./components.h:81]   --->   Operation 4929 'select' 'select_ln81_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 4930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_575)   --->   "%xor_ln81_571 = xor i1 %tmp_764, i1 1" [./components.h:81]   --->   Operation 4930 'xor' 'xor_ln81_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_575)   --->   "%and_ln81_667 = and i1 %icmp_ln81_381, i1 %xor_ln81_571" [./components.h:81]   --->   Operation 4931 'and' 'and_ln81_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_575)   --->   "%select_ln81_381 = select i1 %and_ln81_666, i1 %and_ln81_667, i1 %icmp_ln81_382" [./components.h:81]   --->   Operation 4932 'select' 'select_ln81_381' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_287)   --->   "%and_ln81_668 = and i1 %and_ln81_666, i1 %icmp_ln81_382" [./components.h:81]   --->   Operation 4933 'and' 'and_ln81_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4934 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_287)   --->   "%xor_ln81_572 = xor i1 %and_ln81_668, i1 1" [./components.h:81]   --->   Operation 4934 'xor' 'xor_ln81_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4935 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_287)   --->   "%empty_107 = and i1 %tmp_759, i1 %xor_ln81_572" [./components.h:81]   --->   Operation 4935 'and' 'empty_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4936 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_669)   --->   "%xor_ln81_573 = xor i1 %select_ln81_380, i1 1" [./components.h:81]   --->   Operation 4936 'xor' 'xor_ln81_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4937 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_669)   --->   "%or_ln81_286 = or i1 %tmp_763, i1 %xor_ln81_573" [./components.h:81]   --->   Operation 4937 'or' 'or_ln81_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_669)   --->   "%xor_ln81_574 = xor i1 %tmp_759, i1 1" [./components.h:81]   --->   Operation 4938 'xor' 'xor_ln81_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_669 = and i1 %or_ln81_286, i1 %xor_ln81_574" [./components.h:81]   --->   Operation 4939 'and' 'and_ln81_669' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_575)   --->   "%and_ln81_670 = and i1 %tmp_763, i1 %select_ln81_381" [./components.h:81]   --->   Operation 4940 'and' 'and_ln81_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4941 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_575 = xor i1 %and_ln81_670, i1 1" [./components.h:81]   --->   Operation 4941 'xor' 'xor_ln81_575' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4942 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_287)   --->   "%and_ln81_671 = and i1 %empty_107, i1 %xor_ln81_575" [./components.h:81]   --->   Operation 4942 'and' 'and_ln81_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_287 = or i1 %and_ln81_669, i1 %and_ln81_671" [./components.h:81]   --->   Operation 4943 'or' 'or_ln81_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4944 [1/1] (0.00ns)   --->   "%sext_ln81_288 = sext i16 %P_L1_W_0_load_96" [./components.h:81]   --->   Operation 4944 'sext' 'sext_ln81_288' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4945 [1/1] (0.00ns)   --->   "%zext_ln81_224 = zext i15 %x_load_96" [./components.h:81]   --->   Operation 4945 'zext' 'zext_ln81_224' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4946 [1/1] (1.94ns)   --->   "%mul_ln81_96 = mul i31 %sext_ln81_288, i31 %zext_ln81_224" [./components.h:81]   --->   Operation 4946 'mul' 'mul_ln81_96' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4947 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_192)   --->   "%select_ln81_382 = select i1 %and_ln81_669, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4947 'select' 'select_ln81_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 4948 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_192)   --->   "%select_ln81_383 = select i1 %or_ln81_287, i16 %select_ln81_382, i16 %z_o_195" [./components.h:81]   --->   Operation 4948 'select' 'select_ln81_383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_99 : Operation 4949 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_192)   --->   "%shl_ln81_95 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_383, i10 0" [./components.h:81]   --->   Operation 4949 'bitconcatenate' 'shl_ln81_95' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4950 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_192)   --->   "%sext_ln81_289 = sext i26 %shl_ln81_95" [./components.h:81]   --->   Operation 4950 'sext' 'sext_ln81_289' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_192)   --->   "%sext_ln81_290 = sext i31 %mul_ln81_96" [./components.h:81]   --->   Operation 4951 'sext' 'sext_ln81_290' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4952 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_192 = add i32 %sext_ln81_289, i32 %sext_ln81_290" [./components.h:81]   --->   Operation 4952 'add' 'add_ln81_192' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4953 [1/1] (0.00ns)   --->   "%tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 31" [./components.h:81]   --->   Operation 4953 'bitselect' 'tmp_767' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4954 [1/1] (0.00ns) (grouped into LUT with out node z_o_197)   --->   "%z_o_196 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_192, i32 10, i32 25" [./components.h:81]   --->   Operation 4954 'partselect' 'z_o_196' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4955 [1/1] (0.00ns) (grouped into LUT with out node z_o_197)   --->   "%tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_96, i32 9" [./components.h:81]   --->   Operation 4955 'bitselect' 'tmp_768' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4956 [1/1] (0.00ns)   --->   "%trunc_ln81_96 = trunc i31 %mul_ln81_96" [./components.h:81]   --->   Operation 4956 'trunc' 'trunc_ln81_96' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4957 [1/1] (0.71ns)   --->   "%icmp_ln81_384 = icmp_ne  i9 %trunc_ln81_96, i9 0" [./components.h:81]   --->   Operation 4957 'icmp' 'icmp_ln81_384' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4958 [1/1] (0.00ns) (grouped into LUT with out node z_o_197)   --->   "%tmp_770 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 10" [./components.h:81]   --->   Operation 4958 'bitselect' 'tmp_770' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4959 [1/1] (0.00ns) (grouped into LUT with out node z_o_197)   --->   "%or_ln81_288 = or i1 %tmp_770, i1 %icmp_ln81_384" [./components.h:81]   --->   Operation 4959 'or' 'or_ln81_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4960 [1/1] (0.00ns) (grouped into LUT with out node z_o_197)   --->   "%and_ln81_672 = and i1 %or_ln81_288, i1 %tmp_768" [./components.h:81]   --->   Operation 4960 'and' 'and_ln81_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node z_o_197)   --->   "%zext_ln81_96 = zext i1 %and_ln81_672" [./components.h:81]   --->   Operation 4961 'zext' 'zext_ln81_96' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4962 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_197 = add i16 %z_o_196, i16 %zext_ln81_96" [./components.h:81]   --->   Operation 4962 'add' 'z_o_197' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4963 [1/1] (0.00ns)   --->   "%tmp_771 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_197, i32 15" [./components.h:81]   --->   Operation 4963 'bitselect' 'tmp_771' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4964 [1/1] (0.00ns)   --->   "%tmp_773 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_192, i32 27, i32 31" [./components.h:81]   --->   Operation 4964 'partselect' 'tmp_773' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4965 [1/1] (0.70ns)   --->   "%icmp_ln81_385 = icmp_eq  i5 %tmp_773, i5 31" [./components.h:81]   --->   Operation 4965 'icmp' 'icmp_ln81_385' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4966 [1/1] (0.00ns)   --->   "%tmp_774 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_192, i32 26, i32 31" [./components.h:81]   --->   Operation 4966 'partselect' 'tmp_774' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4967 [1/1] (0.70ns)   --->   "%icmp_ln81_386 = icmp_eq  i6 %tmp_774, i6 63" [./components.h:81]   --->   Operation 4967 'icmp' 'icmp_ln81_386' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4968 [1/1] (0.70ns)   --->   "%icmp_ln81_387 = icmp_eq  i6 %tmp_774, i6 0" [./components.h:81]   --->   Operation 4968 'icmp' 'icmp_ln81_387' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4969 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_97 = load i16 97" [./components.h:81]   --->   Operation 4969 'load' 'P_L1_W_0_load_97' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_99 : Operation 4970 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_98 = load i16 98" [./components.h:81]   --->   Operation 4970 'load' 'P_L1_W_0_load_98' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 100 <SV = 99> <Delay = 3.59>
ST_100 : Operation 4971 [1/2] (0.58ns)   --->   "%x_load_98 = load i7 %x_addr_98" [./components.h:81]   --->   Operation 4971 'load' 'x_load_98' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_100 : Operation 4972 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_98, i15 98" [./components.h:67]   --->   Operation 4972 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_100 : Operation 4973 [1/1] (0.00ns)   --->   "%x_addr_99 = getelementptr i15 %x, i64 0, i64 99" [./components.h:67]   --->   Operation 4973 'getelementptr' 'x_addr_99' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4974 [2/2] (0.58ns)   --->   "%x_load_99 = load i7 %x_addr_99" [./components.h:81]   --->   Operation 4974 'load' 'x_load_99' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_100 : Operation 4975 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_673)   --->   "%tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 25" [./components.h:81]   --->   Operation 4975 'bitselect' 'tmp_769' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4976 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_673)   --->   "%xor_ln81_576 = xor i1 %tmp_771, i1 1" [./components.h:81]   --->   Operation 4976 'xor' 'xor_ln81_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_673 = and i1 %tmp_769, i1 %xor_ln81_576" [./components.h:81]   --->   Operation 4977 'and' 'and_ln81_673' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_581)   --->   "%tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_192, i32 26" [./components.h:81]   --->   Operation 4978 'bitselect' 'tmp_772' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_676)   --->   "%select_ln81_384 = select i1 %and_ln81_673, i1 %icmp_ln81_386, i1 %icmp_ln81_387" [./components.h:81]   --->   Operation 4979 'select' 'select_ln81_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 4980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_581)   --->   "%xor_ln81_577 = xor i1 %tmp_772, i1 1" [./components.h:81]   --->   Operation 4980 'xor' 'xor_ln81_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_581)   --->   "%and_ln81_674 = and i1 %icmp_ln81_385, i1 %xor_ln81_577" [./components.h:81]   --->   Operation 4981 'and' 'and_ln81_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_581)   --->   "%select_ln81_385 = select i1 %and_ln81_673, i1 %and_ln81_674, i1 %icmp_ln81_386" [./components.h:81]   --->   Operation 4982 'select' 'select_ln81_385' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 4983 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_290)   --->   "%and_ln81_675 = and i1 %and_ln81_673, i1 %icmp_ln81_386" [./components.h:81]   --->   Operation 4983 'and' 'and_ln81_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_290)   --->   "%xor_ln81_578 = xor i1 %and_ln81_675, i1 1" [./components.h:81]   --->   Operation 4984 'xor' 'xor_ln81_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4985 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_290)   --->   "%empty_108 = and i1 %tmp_767, i1 %xor_ln81_578" [./components.h:81]   --->   Operation 4985 'and' 'empty_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4986 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_676)   --->   "%xor_ln81_579 = xor i1 %select_ln81_384, i1 1" [./components.h:81]   --->   Operation 4986 'xor' 'xor_ln81_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4987 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_676)   --->   "%or_ln81_289 = or i1 %tmp_771, i1 %xor_ln81_579" [./components.h:81]   --->   Operation 4987 'or' 'or_ln81_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4988 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_676)   --->   "%xor_ln81_580 = xor i1 %tmp_767, i1 1" [./components.h:81]   --->   Operation 4988 'xor' 'xor_ln81_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_676 = and i1 %or_ln81_289, i1 %xor_ln81_580" [./components.h:81]   --->   Operation 4989 'and' 'and_ln81_676' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_581)   --->   "%and_ln81_677 = and i1 %tmp_771, i1 %select_ln81_385" [./components.h:81]   --->   Operation 4990 'and' 'and_ln81_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4991 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_581 = xor i1 %and_ln81_677, i1 1" [./components.h:81]   --->   Operation 4991 'xor' 'xor_ln81_581' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4992 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_290)   --->   "%and_ln81_678 = and i1 %empty_108, i1 %xor_ln81_581" [./components.h:81]   --->   Operation 4992 'and' 'and_ln81_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4993 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_290 = or i1 %and_ln81_676, i1 %and_ln81_678" [./components.h:81]   --->   Operation 4993 'or' 'or_ln81_290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4994 [1/1] (0.00ns)   --->   "%sext_ln81_291 = sext i16 %P_L1_W_0_load_97" [./components.h:81]   --->   Operation 4994 'sext' 'sext_ln81_291' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4995 [1/1] (0.00ns)   --->   "%zext_ln81_225 = zext i15 %x_load_97" [./components.h:81]   --->   Operation 4995 'zext' 'zext_ln81_225' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4996 [1/1] (1.94ns)   --->   "%mul_ln81_97 = mul i31 %sext_ln81_291, i31 %zext_ln81_225" [./components.h:81]   --->   Operation 4996 'mul' 'mul_ln81_97' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4997 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_194)   --->   "%select_ln81_386 = select i1 %and_ln81_676, i16 32767, i16 32768" [./components.h:81]   --->   Operation 4997 'select' 'select_ln81_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 4998 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_194)   --->   "%select_ln81_387 = select i1 %or_ln81_290, i16 %select_ln81_386, i16 %z_o_197" [./components.h:81]   --->   Operation 4998 'select' 'select_ln81_387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_194)   --->   "%shl_ln81_96 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_387, i10 0" [./components.h:81]   --->   Operation 4999 'bitconcatenate' 'shl_ln81_96' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5000 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_194)   --->   "%sext_ln81_292 = sext i26 %shl_ln81_96" [./components.h:81]   --->   Operation 5000 'sext' 'sext_ln81_292' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5001 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_194)   --->   "%sext_ln81_293 = sext i31 %mul_ln81_97" [./components.h:81]   --->   Operation 5001 'sext' 'sext_ln81_293' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5002 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_194 = add i32 %sext_ln81_292, i32 %sext_ln81_293" [./components.h:81]   --->   Operation 5002 'add' 'add_ln81_194' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5003 [1/1] (0.00ns)   --->   "%tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 31" [./components.h:81]   --->   Operation 5003 'bitselect' 'tmp_775' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node z_o_199)   --->   "%z_o_198 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_194, i32 10, i32 25" [./components.h:81]   --->   Operation 5004 'partselect' 'z_o_198' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5005 [1/1] (0.00ns) (grouped into LUT with out node z_o_199)   --->   "%tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_97, i32 9" [./components.h:81]   --->   Operation 5005 'bitselect' 'tmp_776' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5006 [1/1] (0.00ns)   --->   "%trunc_ln81_97 = trunc i31 %mul_ln81_97" [./components.h:81]   --->   Operation 5006 'trunc' 'trunc_ln81_97' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5007 [1/1] (0.71ns)   --->   "%icmp_ln81_388 = icmp_ne  i9 %trunc_ln81_97, i9 0" [./components.h:81]   --->   Operation 5007 'icmp' 'icmp_ln81_388' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5008 [1/1] (0.00ns) (grouped into LUT with out node z_o_199)   --->   "%tmp_778 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 10" [./components.h:81]   --->   Operation 5008 'bitselect' 'tmp_778' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node z_o_199)   --->   "%or_ln81_291 = or i1 %tmp_778, i1 %icmp_ln81_388" [./components.h:81]   --->   Operation 5009 'or' 'or_ln81_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5010 [1/1] (0.00ns) (grouped into LUT with out node z_o_199)   --->   "%and_ln81_679 = and i1 %or_ln81_291, i1 %tmp_776" [./components.h:81]   --->   Operation 5010 'and' 'and_ln81_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5011 [1/1] (0.00ns) (grouped into LUT with out node z_o_199)   --->   "%zext_ln81_97 = zext i1 %and_ln81_679" [./components.h:81]   --->   Operation 5011 'zext' 'zext_ln81_97' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5012 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_199 = add i16 %z_o_198, i16 %zext_ln81_97" [./components.h:81]   --->   Operation 5012 'add' 'z_o_199' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5013 [1/1] (0.00ns)   --->   "%tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_199, i32 15" [./components.h:81]   --->   Operation 5013 'bitselect' 'tmp_779' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5014 [1/1] (0.00ns)   --->   "%tmp_781 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_194, i32 27, i32 31" [./components.h:81]   --->   Operation 5014 'partselect' 'tmp_781' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5015 [1/1] (0.70ns)   --->   "%icmp_ln81_389 = icmp_eq  i5 %tmp_781, i5 31" [./components.h:81]   --->   Operation 5015 'icmp' 'icmp_ln81_389' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5016 [1/1] (0.00ns)   --->   "%tmp_782 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_194, i32 26, i32 31" [./components.h:81]   --->   Operation 5016 'partselect' 'tmp_782' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 5017 [1/1] (0.70ns)   --->   "%icmp_ln81_390 = icmp_eq  i6 %tmp_782, i6 63" [./components.h:81]   --->   Operation 5017 'icmp' 'icmp_ln81_390' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5018 [1/1] (0.70ns)   --->   "%icmp_ln81_391 = icmp_eq  i6 %tmp_782, i6 0" [./components.h:81]   --->   Operation 5018 'icmp' 'icmp_ln81_391' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 5019 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_98 = load i16 98" [./components.h:81]   --->   Operation 5019 'load' 'P_L1_W_0_load_98' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_100 : Operation 5020 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_99 = load i16 99" [./components.h:81]   --->   Operation 5020 'load' 'P_L1_W_0_load_99' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 101 <SV = 100> <Delay = 3.59>
ST_101 : Operation 5021 [1/2] (0.58ns)   --->   "%x_load_99 = load i7 %x_addr_99" [./components.h:81]   --->   Operation 5021 'load' 'x_load_99' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_101 : Operation 5022 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_99, i15 99" [./components.h:67]   --->   Operation 5022 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_101 : Operation 5023 [1/1] (0.00ns)   --->   "%x_addr_100 = getelementptr i15 %x, i64 0, i64 100" [./components.h:67]   --->   Operation 5023 'getelementptr' 'x_addr_100' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5024 [2/2] (0.58ns)   --->   "%x_load_100 = load i7 %x_addr_100" [./components.h:81]   --->   Operation 5024 'load' 'x_load_100' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_101 : Operation 5025 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_680)   --->   "%tmp_777 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 25" [./components.h:81]   --->   Operation 5025 'bitselect' 'tmp_777' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5026 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_680)   --->   "%xor_ln81_582 = xor i1 %tmp_779, i1 1" [./components.h:81]   --->   Operation 5026 'xor' 'xor_ln81_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_680 = and i1 %tmp_777, i1 %xor_ln81_582" [./components.h:81]   --->   Operation 5027 'and' 'and_ln81_680' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_587)   --->   "%tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_194, i32 26" [./components.h:81]   --->   Operation 5028 'bitselect' 'tmp_780' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_683)   --->   "%select_ln81_388 = select i1 %and_ln81_680, i1 %icmp_ln81_390, i1 %icmp_ln81_391" [./components.h:81]   --->   Operation 5029 'select' 'select_ln81_388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 5030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_587)   --->   "%xor_ln81_583 = xor i1 %tmp_780, i1 1" [./components.h:81]   --->   Operation 5030 'xor' 'xor_ln81_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_587)   --->   "%and_ln81_681 = and i1 %icmp_ln81_389, i1 %xor_ln81_583" [./components.h:81]   --->   Operation 5031 'and' 'and_ln81_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_587)   --->   "%select_ln81_389 = select i1 %and_ln81_680, i1 %and_ln81_681, i1 %icmp_ln81_390" [./components.h:81]   --->   Operation 5032 'select' 'select_ln81_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 5033 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_293)   --->   "%and_ln81_682 = and i1 %and_ln81_680, i1 %icmp_ln81_390" [./components.h:81]   --->   Operation 5033 'and' 'and_ln81_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_293)   --->   "%xor_ln81_584 = xor i1 %and_ln81_682, i1 1" [./components.h:81]   --->   Operation 5034 'xor' 'xor_ln81_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5035 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_293)   --->   "%empty_109 = and i1 %tmp_775, i1 %xor_ln81_584" [./components.h:81]   --->   Operation 5035 'and' 'empty_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5036 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_683)   --->   "%xor_ln81_585 = xor i1 %select_ln81_388, i1 1" [./components.h:81]   --->   Operation 5036 'xor' 'xor_ln81_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5037 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_683)   --->   "%or_ln81_292 = or i1 %tmp_779, i1 %xor_ln81_585" [./components.h:81]   --->   Operation 5037 'or' 'or_ln81_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5038 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_683)   --->   "%xor_ln81_586 = xor i1 %tmp_775, i1 1" [./components.h:81]   --->   Operation 5038 'xor' 'xor_ln81_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5039 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_683 = and i1 %or_ln81_292, i1 %xor_ln81_586" [./components.h:81]   --->   Operation 5039 'and' 'and_ln81_683' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_587)   --->   "%and_ln81_684 = and i1 %tmp_779, i1 %select_ln81_389" [./components.h:81]   --->   Operation 5040 'and' 'and_ln81_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5041 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_587 = xor i1 %and_ln81_684, i1 1" [./components.h:81]   --->   Operation 5041 'xor' 'xor_ln81_587' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5042 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_293)   --->   "%and_ln81_685 = and i1 %empty_109, i1 %xor_ln81_587" [./components.h:81]   --->   Operation 5042 'and' 'and_ln81_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5043 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_293 = or i1 %and_ln81_683, i1 %and_ln81_685" [./components.h:81]   --->   Operation 5043 'or' 'or_ln81_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5044 [1/1] (0.00ns)   --->   "%sext_ln81_294 = sext i16 %P_L1_W_0_load_98" [./components.h:81]   --->   Operation 5044 'sext' 'sext_ln81_294' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5045 [1/1] (0.00ns)   --->   "%zext_ln81_226 = zext i15 %x_load_98" [./components.h:81]   --->   Operation 5045 'zext' 'zext_ln81_226' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5046 [1/1] (1.94ns)   --->   "%mul_ln81_98 = mul i31 %sext_ln81_294, i31 %zext_ln81_226" [./components.h:81]   --->   Operation 5046 'mul' 'mul_ln81_98' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5047 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_196)   --->   "%select_ln81_390 = select i1 %and_ln81_683, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5047 'select' 'select_ln81_390' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 5048 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_196)   --->   "%select_ln81_391 = select i1 %or_ln81_293, i16 %select_ln81_390, i16 %z_o_199" [./components.h:81]   --->   Operation 5048 'select' 'select_ln81_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_101 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_196)   --->   "%shl_ln81_97 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_391, i10 0" [./components.h:81]   --->   Operation 5049 'bitconcatenate' 'shl_ln81_97' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5050 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_196)   --->   "%sext_ln81_295 = sext i26 %shl_ln81_97" [./components.h:81]   --->   Operation 5050 'sext' 'sext_ln81_295' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5051 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_196)   --->   "%sext_ln81_296 = sext i31 %mul_ln81_98" [./components.h:81]   --->   Operation 5051 'sext' 'sext_ln81_296' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5052 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_196 = add i32 %sext_ln81_295, i32 %sext_ln81_296" [./components.h:81]   --->   Operation 5052 'add' 'add_ln81_196' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5053 [1/1] (0.00ns)   --->   "%tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 31" [./components.h:81]   --->   Operation 5053 'bitselect' 'tmp_783' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node z_o_201)   --->   "%z_o_200 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_196, i32 10, i32 25" [./components.h:81]   --->   Operation 5054 'partselect' 'z_o_200' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5055 [1/1] (0.00ns) (grouped into LUT with out node z_o_201)   --->   "%tmp_784 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_98, i32 9" [./components.h:81]   --->   Operation 5055 'bitselect' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5056 [1/1] (0.00ns)   --->   "%trunc_ln81_98 = trunc i31 %mul_ln81_98" [./components.h:81]   --->   Operation 5056 'trunc' 'trunc_ln81_98' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5057 [1/1] (0.71ns)   --->   "%icmp_ln81_392 = icmp_ne  i9 %trunc_ln81_98, i9 0" [./components.h:81]   --->   Operation 5057 'icmp' 'icmp_ln81_392' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5058 [1/1] (0.00ns) (grouped into LUT with out node z_o_201)   --->   "%tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 10" [./components.h:81]   --->   Operation 5058 'bitselect' 'tmp_786' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node z_o_201)   --->   "%or_ln81_294 = or i1 %tmp_786, i1 %icmp_ln81_392" [./components.h:81]   --->   Operation 5059 'or' 'or_ln81_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node z_o_201)   --->   "%and_ln81_686 = and i1 %or_ln81_294, i1 %tmp_784" [./components.h:81]   --->   Operation 5060 'and' 'and_ln81_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node z_o_201)   --->   "%zext_ln81_98 = zext i1 %and_ln81_686" [./components.h:81]   --->   Operation 5061 'zext' 'zext_ln81_98' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5062 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_201 = add i16 %z_o_200, i16 %zext_ln81_98" [./components.h:81]   --->   Operation 5062 'add' 'z_o_201' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5063 [1/1] (0.00ns)   --->   "%tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_201, i32 15" [./components.h:81]   --->   Operation 5063 'bitselect' 'tmp_787' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5064 [1/1] (0.00ns)   --->   "%tmp_789 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_196, i32 27, i32 31" [./components.h:81]   --->   Operation 5064 'partselect' 'tmp_789' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5065 [1/1] (0.70ns)   --->   "%icmp_ln81_393 = icmp_eq  i5 %tmp_789, i5 31" [./components.h:81]   --->   Operation 5065 'icmp' 'icmp_ln81_393' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5066 [1/1] (0.00ns)   --->   "%tmp_790 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_196, i32 26, i32 31" [./components.h:81]   --->   Operation 5066 'partselect' 'tmp_790' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 5067 [1/1] (0.70ns)   --->   "%icmp_ln81_394 = icmp_eq  i6 %tmp_790, i6 63" [./components.h:81]   --->   Operation 5067 'icmp' 'icmp_ln81_394' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5068 [1/1] (0.70ns)   --->   "%icmp_ln81_395 = icmp_eq  i6 %tmp_790, i6 0" [./components.h:81]   --->   Operation 5068 'icmp' 'icmp_ln81_395' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 5069 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_99 = load i16 99" [./components.h:81]   --->   Operation 5069 'load' 'P_L1_W_0_load_99' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_101 : Operation 5070 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_100 = load i16 100" [./components.h:81]   --->   Operation 5070 'load' 'P_L1_W_0_load_100' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 102 <SV = 101> <Delay = 3.59>
ST_102 : Operation 5071 [1/2] (0.58ns)   --->   "%x_load_100 = load i7 %x_addr_100" [./components.h:81]   --->   Operation 5071 'load' 'x_load_100' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_102 : Operation 5072 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_100, i15 100" [./components.h:67]   --->   Operation 5072 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_102 : Operation 5073 [1/1] (0.00ns)   --->   "%x_addr_101 = getelementptr i15 %x, i64 0, i64 101" [./components.h:67]   --->   Operation 5073 'getelementptr' 'x_addr_101' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5074 [2/2] (0.58ns)   --->   "%x_load_101 = load i7 %x_addr_101" [./components.h:81]   --->   Operation 5074 'load' 'x_load_101' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_102 : Operation 5075 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_687)   --->   "%tmp_785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 25" [./components.h:81]   --->   Operation 5075 'bitselect' 'tmp_785' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_687)   --->   "%xor_ln81_588 = xor i1 %tmp_787, i1 1" [./components.h:81]   --->   Operation 5076 'xor' 'xor_ln81_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_687 = and i1 %tmp_785, i1 %xor_ln81_588" [./components.h:81]   --->   Operation 5077 'and' 'and_ln81_687' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_593)   --->   "%tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_196, i32 26" [./components.h:81]   --->   Operation 5078 'bitselect' 'tmp_788' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5079 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_690)   --->   "%select_ln81_392 = select i1 %and_ln81_687, i1 %icmp_ln81_394, i1 %icmp_ln81_395" [./components.h:81]   --->   Operation 5079 'select' 'select_ln81_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 5080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_593)   --->   "%xor_ln81_589 = xor i1 %tmp_788, i1 1" [./components.h:81]   --->   Operation 5080 'xor' 'xor_ln81_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_593)   --->   "%and_ln81_688 = and i1 %icmp_ln81_393, i1 %xor_ln81_589" [./components.h:81]   --->   Operation 5081 'and' 'and_ln81_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_593)   --->   "%select_ln81_393 = select i1 %and_ln81_687, i1 %and_ln81_688, i1 %icmp_ln81_394" [./components.h:81]   --->   Operation 5082 'select' 'select_ln81_393' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 5083 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_296)   --->   "%and_ln81_689 = and i1 %and_ln81_687, i1 %icmp_ln81_394" [./components.h:81]   --->   Operation 5083 'and' 'and_ln81_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5084 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_296)   --->   "%xor_ln81_590 = xor i1 %and_ln81_689, i1 1" [./components.h:81]   --->   Operation 5084 'xor' 'xor_ln81_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5085 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_296)   --->   "%empty_110 = and i1 %tmp_783, i1 %xor_ln81_590" [./components.h:81]   --->   Operation 5085 'and' 'empty_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5086 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_690)   --->   "%xor_ln81_591 = xor i1 %select_ln81_392, i1 1" [./components.h:81]   --->   Operation 5086 'xor' 'xor_ln81_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5087 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_690)   --->   "%or_ln81_295 = or i1 %tmp_787, i1 %xor_ln81_591" [./components.h:81]   --->   Operation 5087 'or' 'or_ln81_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5088 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_690)   --->   "%xor_ln81_592 = xor i1 %tmp_783, i1 1" [./components.h:81]   --->   Operation 5088 'xor' 'xor_ln81_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5089 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_690 = and i1 %or_ln81_295, i1 %xor_ln81_592" [./components.h:81]   --->   Operation 5089 'and' 'and_ln81_690' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_593)   --->   "%and_ln81_691 = and i1 %tmp_787, i1 %select_ln81_393" [./components.h:81]   --->   Operation 5090 'and' 'and_ln81_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5091 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_593 = xor i1 %and_ln81_691, i1 1" [./components.h:81]   --->   Operation 5091 'xor' 'xor_ln81_593' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5092 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_296)   --->   "%and_ln81_692 = and i1 %empty_110, i1 %xor_ln81_593" [./components.h:81]   --->   Operation 5092 'and' 'and_ln81_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5093 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_296 = or i1 %and_ln81_690, i1 %and_ln81_692" [./components.h:81]   --->   Operation 5093 'or' 'or_ln81_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5094 [1/1] (0.00ns)   --->   "%sext_ln81_297 = sext i16 %P_L1_W_0_load_99" [./components.h:81]   --->   Operation 5094 'sext' 'sext_ln81_297' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5095 [1/1] (0.00ns)   --->   "%zext_ln81_227 = zext i15 %x_load_99" [./components.h:81]   --->   Operation 5095 'zext' 'zext_ln81_227' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5096 [1/1] (1.94ns)   --->   "%mul_ln81_99 = mul i31 %sext_ln81_297, i31 %zext_ln81_227" [./components.h:81]   --->   Operation 5096 'mul' 'mul_ln81_99' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5097 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_198)   --->   "%select_ln81_394 = select i1 %and_ln81_690, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5097 'select' 'select_ln81_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 5098 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_198)   --->   "%select_ln81_395 = select i1 %or_ln81_296, i16 %select_ln81_394, i16 %z_o_201" [./components.h:81]   --->   Operation 5098 'select' 'select_ln81_395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_198)   --->   "%shl_ln81_98 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_395, i10 0" [./components.h:81]   --->   Operation 5099 'bitconcatenate' 'shl_ln81_98' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5100 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_198)   --->   "%sext_ln81_298 = sext i26 %shl_ln81_98" [./components.h:81]   --->   Operation 5100 'sext' 'sext_ln81_298' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5101 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_198)   --->   "%sext_ln81_299 = sext i31 %mul_ln81_99" [./components.h:81]   --->   Operation 5101 'sext' 'sext_ln81_299' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5102 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_198 = add i32 %sext_ln81_298, i32 %sext_ln81_299" [./components.h:81]   --->   Operation 5102 'add' 'add_ln81_198' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5103 [1/1] (0.00ns)   --->   "%tmp_791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 31" [./components.h:81]   --->   Operation 5103 'bitselect' 'tmp_791' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5104 [1/1] (0.00ns) (grouped into LUT with out node z_o_203)   --->   "%z_o_202 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_198, i32 10, i32 25" [./components.h:81]   --->   Operation 5104 'partselect' 'z_o_202' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node z_o_203)   --->   "%tmp_792 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_99, i32 9" [./components.h:81]   --->   Operation 5105 'bitselect' 'tmp_792' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5106 [1/1] (0.00ns)   --->   "%trunc_ln81_99 = trunc i31 %mul_ln81_99" [./components.h:81]   --->   Operation 5106 'trunc' 'trunc_ln81_99' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5107 [1/1] (0.71ns)   --->   "%icmp_ln81_396 = icmp_ne  i9 %trunc_ln81_99, i9 0" [./components.h:81]   --->   Operation 5107 'icmp' 'icmp_ln81_396' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5108 [1/1] (0.00ns) (grouped into LUT with out node z_o_203)   --->   "%tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 10" [./components.h:81]   --->   Operation 5108 'bitselect' 'tmp_794' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5109 [1/1] (0.00ns) (grouped into LUT with out node z_o_203)   --->   "%or_ln81_297 = or i1 %tmp_794, i1 %icmp_ln81_396" [./components.h:81]   --->   Operation 5109 'or' 'or_ln81_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5110 [1/1] (0.00ns) (grouped into LUT with out node z_o_203)   --->   "%and_ln81_693 = and i1 %or_ln81_297, i1 %tmp_792" [./components.h:81]   --->   Operation 5110 'and' 'and_ln81_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5111 [1/1] (0.00ns) (grouped into LUT with out node z_o_203)   --->   "%zext_ln81_99 = zext i1 %and_ln81_693" [./components.h:81]   --->   Operation 5111 'zext' 'zext_ln81_99' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5112 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_203 = add i16 %z_o_202, i16 %zext_ln81_99" [./components.h:81]   --->   Operation 5112 'add' 'z_o_203' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5113 [1/1] (0.00ns)   --->   "%tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_203, i32 15" [./components.h:81]   --->   Operation 5113 'bitselect' 'tmp_795' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5114 [1/1] (0.00ns)   --->   "%tmp_797 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_198, i32 27, i32 31" [./components.h:81]   --->   Operation 5114 'partselect' 'tmp_797' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5115 [1/1] (0.70ns)   --->   "%icmp_ln81_397 = icmp_eq  i5 %tmp_797, i5 31" [./components.h:81]   --->   Operation 5115 'icmp' 'icmp_ln81_397' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5116 [1/1] (0.00ns)   --->   "%tmp_798 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_198, i32 26, i32 31" [./components.h:81]   --->   Operation 5116 'partselect' 'tmp_798' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 5117 [1/1] (0.70ns)   --->   "%icmp_ln81_398 = icmp_eq  i6 %tmp_798, i6 63" [./components.h:81]   --->   Operation 5117 'icmp' 'icmp_ln81_398' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5118 [1/1] (0.70ns)   --->   "%icmp_ln81_399 = icmp_eq  i6 %tmp_798, i6 0" [./components.h:81]   --->   Operation 5118 'icmp' 'icmp_ln81_399' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 5119 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_100 = load i16 100" [./components.h:81]   --->   Operation 5119 'load' 'P_L1_W_0_load_100' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_102 : Operation 5120 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_101 = load i16 101" [./components.h:81]   --->   Operation 5120 'load' 'P_L1_W_0_load_101' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 103 <SV = 102> <Delay = 3.59>
ST_103 : Operation 5121 [1/2] (0.58ns)   --->   "%x_load_101 = load i7 %x_addr_101" [./components.h:81]   --->   Operation 5121 'load' 'x_load_101' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_103 : Operation 5122 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_101, i15 101" [./components.h:67]   --->   Operation 5122 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_103 : Operation 5123 [1/1] (0.00ns)   --->   "%x_addr_102 = getelementptr i15 %x, i64 0, i64 102" [./components.h:67]   --->   Operation 5123 'getelementptr' 'x_addr_102' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5124 [2/2] (0.58ns)   --->   "%x_load_102 = load i7 %x_addr_102" [./components.h:81]   --->   Operation 5124 'load' 'x_load_102' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_103 : Operation 5125 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_694)   --->   "%tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 25" [./components.h:81]   --->   Operation 5125 'bitselect' 'tmp_793' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_694)   --->   "%xor_ln81_594 = xor i1 %tmp_795, i1 1" [./components.h:81]   --->   Operation 5126 'xor' 'xor_ln81_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_694 = and i1 %tmp_793, i1 %xor_ln81_594" [./components.h:81]   --->   Operation 5127 'and' 'and_ln81_694' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_599)   --->   "%tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_198, i32 26" [./components.h:81]   --->   Operation 5128 'bitselect' 'tmp_796' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5129 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_697)   --->   "%select_ln81_396 = select i1 %and_ln81_694, i1 %icmp_ln81_398, i1 %icmp_ln81_399" [./components.h:81]   --->   Operation 5129 'select' 'select_ln81_396' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 5130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_599)   --->   "%xor_ln81_595 = xor i1 %tmp_796, i1 1" [./components.h:81]   --->   Operation 5130 'xor' 'xor_ln81_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_599)   --->   "%and_ln81_695 = and i1 %icmp_ln81_397, i1 %xor_ln81_595" [./components.h:81]   --->   Operation 5131 'and' 'and_ln81_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_599)   --->   "%select_ln81_397 = select i1 %and_ln81_694, i1 %and_ln81_695, i1 %icmp_ln81_398" [./components.h:81]   --->   Operation 5132 'select' 'select_ln81_397' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 5133 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_299)   --->   "%and_ln81_696 = and i1 %and_ln81_694, i1 %icmp_ln81_398" [./components.h:81]   --->   Operation 5133 'and' 'and_ln81_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_299)   --->   "%xor_ln81_596 = xor i1 %and_ln81_696, i1 1" [./components.h:81]   --->   Operation 5134 'xor' 'xor_ln81_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5135 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_299)   --->   "%empty_111 = and i1 %tmp_791, i1 %xor_ln81_596" [./components.h:81]   --->   Operation 5135 'and' 'empty_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5136 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_697)   --->   "%xor_ln81_597 = xor i1 %select_ln81_396, i1 1" [./components.h:81]   --->   Operation 5136 'xor' 'xor_ln81_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5137 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_697)   --->   "%or_ln81_298 = or i1 %tmp_795, i1 %xor_ln81_597" [./components.h:81]   --->   Operation 5137 'or' 'or_ln81_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5138 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_697)   --->   "%xor_ln81_598 = xor i1 %tmp_791, i1 1" [./components.h:81]   --->   Operation 5138 'xor' 'xor_ln81_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_697 = and i1 %or_ln81_298, i1 %xor_ln81_598" [./components.h:81]   --->   Operation 5139 'and' 'and_ln81_697' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_599)   --->   "%and_ln81_698 = and i1 %tmp_795, i1 %select_ln81_397" [./components.h:81]   --->   Operation 5140 'and' 'and_ln81_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5141 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_599 = xor i1 %and_ln81_698, i1 1" [./components.h:81]   --->   Operation 5141 'xor' 'xor_ln81_599' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5142 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_299)   --->   "%and_ln81_699 = and i1 %empty_111, i1 %xor_ln81_599" [./components.h:81]   --->   Operation 5142 'and' 'and_ln81_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5143 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_299 = or i1 %and_ln81_697, i1 %and_ln81_699" [./components.h:81]   --->   Operation 5143 'or' 'or_ln81_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5144 [1/1] (0.00ns)   --->   "%sext_ln81_300 = sext i16 %P_L1_W_0_load_100" [./components.h:81]   --->   Operation 5144 'sext' 'sext_ln81_300' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5145 [1/1] (0.00ns)   --->   "%zext_ln81_228 = zext i15 %x_load_100" [./components.h:81]   --->   Operation 5145 'zext' 'zext_ln81_228' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5146 [1/1] (1.94ns)   --->   "%mul_ln81_100 = mul i31 %sext_ln81_300, i31 %zext_ln81_228" [./components.h:81]   --->   Operation 5146 'mul' 'mul_ln81_100' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5147 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_200)   --->   "%select_ln81_398 = select i1 %and_ln81_697, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5147 'select' 'select_ln81_398' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 5148 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_200)   --->   "%select_ln81_399 = select i1 %or_ln81_299, i16 %select_ln81_398, i16 %z_o_203" [./components.h:81]   --->   Operation 5148 'select' 'select_ln81_399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_103 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_200)   --->   "%shl_ln81_99 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_399, i10 0" [./components.h:81]   --->   Operation 5149 'bitconcatenate' 'shl_ln81_99' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_200)   --->   "%sext_ln81_301 = sext i26 %shl_ln81_99" [./components.h:81]   --->   Operation 5150 'sext' 'sext_ln81_301' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5151 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_200)   --->   "%sext_ln81_302 = sext i31 %mul_ln81_100" [./components.h:81]   --->   Operation 5151 'sext' 'sext_ln81_302' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5152 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_200 = add i32 %sext_ln81_301, i32 %sext_ln81_302" [./components.h:81]   --->   Operation 5152 'add' 'add_ln81_200' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5153 [1/1] (0.00ns)   --->   "%tmp_799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 31" [./components.h:81]   --->   Operation 5153 'bitselect' 'tmp_799' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5154 [1/1] (0.00ns) (grouped into LUT with out node z_o_205)   --->   "%z_o_204 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_200, i32 10, i32 25" [./components.h:81]   --->   Operation 5154 'partselect' 'z_o_204' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5155 [1/1] (0.00ns) (grouped into LUT with out node z_o_205)   --->   "%tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_100, i32 9" [./components.h:81]   --->   Operation 5155 'bitselect' 'tmp_800' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5156 [1/1] (0.00ns)   --->   "%trunc_ln81_100 = trunc i31 %mul_ln81_100" [./components.h:81]   --->   Operation 5156 'trunc' 'trunc_ln81_100' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5157 [1/1] (0.71ns)   --->   "%icmp_ln81_400 = icmp_ne  i9 %trunc_ln81_100, i9 0" [./components.h:81]   --->   Operation 5157 'icmp' 'icmp_ln81_400' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5158 [1/1] (0.00ns) (grouped into LUT with out node z_o_205)   --->   "%tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 10" [./components.h:81]   --->   Operation 5158 'bitselect' 'tmp_802' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5159 [1/1] (0.00ns) (grouped into LUT with out node z_o_205)   --->   "%or_ln81_300 = or i1 %tmp_802, i1 %icmp_ln81_400" [./components.h:81]   --->   Operation 5159 'or' 'or_ln81_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5160 [1/1] (0.00ns) (grouped into LUT with out node z_o_205)   --->   "%and_ln81_700 = and i1 %or_ln81_300, i1 %tmp_800" [./components.h:81]   --->   Operation 5160 'and' 'and_ln81_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5161 [1/1] (0.00ns) (grouped into LUT with out node z_o_205)   --->   "%zext_ln81_100 = zext i1 %and_ln81_700" [./components.h:81]   --->   Operation 5161 'zext' 'zext_ln81_100' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5162 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_205 = add i16 %z_o_204, i16 %zext_ln81_100" [./components.h:81]   --->   Operation 5162 'add' 'z_o_205' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5163 [1/1] (0.00ns)   --->   "%tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_205, i32 15" [./components.h:81]   --->   Operation 5163 'bitselect' 'tmp_803' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5164 [1/1] (0.00ns)   --->   "%tmp_805 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_200, i32 27, i32 31" [./components.h:81]   --->   Operation 5164 'partselect' 'tmp_805' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5165 [1/1] (0.70ns)   --->   "%icmp_ln81_401 = icmp_eq  i5 %tmp_805, i5 31" [./components.h:81]   --->   Operation 5165 'icmp' 'icmp_ln81_401' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5166 [1/1] (0.00ns)   --->   "%tmp_806 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_200, i32 26, i32 31" [./components.h:81]   --->   Operation 5166 'partselect' 'tmp_806' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 5167 [1/1] (0.70ns)   --->   "%icmp_ln81_402 = icmp_eq  i6 %tmp_806, i6 63" [./components.h:81]   --->   Operation 5167 'icmp' 'icmp_ln81_402' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5168 [1/1] (0.70ns)   --->   "%icmp_ln81_403 = icmp_eq  i6 %tmp_806, i6 0" [./components.h:81]   --->   Operation 5168 'icmp' 'icmp_ln81_403' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 5169 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_101 = load i16 101" [./components.h:81]   --->   Operation 5169 'load' 'P_L1_W_0_load_101' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_103 : Operation 5170 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_102 = load i16 102" [./components.h:81]   --->   Operation 5170 'load' 'P_L1_W_0_load_102' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 104 <SV = 103> <Delay = 3.59>
ST_104 : Operation 5171 [1/2] (0.58ns)   --->   "%x_load_102 = load i7 %x_addr_102" [./components.h:81]   --->   Operation 5171 'load' 'x_load_102' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_104 : Operation 5172 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_102, i15 102" [./components.h:67]   --->   Operation 5172 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_104 : Operation 5173 [1/1] (0.00ns)   --->   "%x_addr_103 = getelementptr i15 %x, i64 0, i64 103" [./components.h:67]   --->   Operation 5173 'getelementptr' 'x_addr_103' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5174 [2/2] (0.58ns)   --->   "%x_load_103 = load i7 %x_addr_103" [./components.h:81]   --->   Operation 5174 'load' 'x_load_103' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_104 : Operation 5175 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_701)   --->   "%tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 25" [./components.h:81]   --->   Operation 5175 'bitselect' 'tmp_801' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5176 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_701)   --->   "%xor_ln81_600 = xor i1 %tmp_803, i1 1" [./components.h:81]   --->   Operation 5176 'xor' 'xor_ln81_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_701 = and i1 %tmp_801, i1 %xor_ln81_600" [./components.h:81]   --->   Operation 5177 'and' 'and_ln81_701' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_605)   --->   "%tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_200, i32 26" [./components.h:81]   --->   Operation 5178 'bitselect' 'tmp_804' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5179 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_704)   --->   "%select_ln81_400 = select i1 %and_ln81_701, i1 %icmp_ln81_402, i1 %icmp_ln81_403" [./components.h:81]   --->   Operation 5179 'select' 'select_ln81_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_605)   --->   "%xor_ln81_601 = xor i1 %tmp_804, i1 1" [./components.h:81]   --->   Operation 5180 'xor' 'xor_ln81_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_605)   --->   "%and_ln81_702 = and i1 %icmp_ln81_401, i1 %xor_ln81_601" [./components.h:81]   --->   Operation 5181 'and' 'and_ln81_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_605)   --->   "%select_ln81_401 = select i1 %and_ln81_701, i1 %and_ln81_702, i1 %icmp_ln81_402" [./components.h:81]   --->   Operation 5182 'select' 'select_ln81_401' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 5183 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_302)   --->   "%and_ln81_703 = and i1 %and_ln81_701, i1 %icmp_ln81_402" [./components.h:81]   --->   Operation 5183 'and' 'and_ln81_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5184 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_302)   --->   "%xor_ln81_602 = xor i1 %and_ln81_703, i1 1" [./components.h:81]   --->   Operation 5184 'xor' 'xor_ln81_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5185 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_302)   --->   "%empty_112 = and i1 %tmp_799, i1 %xor_ln81_602" [./components.h:81]   --->   Operation 5185 'and' 'empty_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5186 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_704)   --->   "%xor_ln81_603 = xor i1 %select_ln81_400, i1 1" [./components.h:81]   --->   Operation 5186 'xor' 'xor_ln81_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_704)   --->   "%or_ln81_301 = or i1 %tmp_803, i1 %xor_ln81_603" [./components.h:81]   --->   Operation 5187 'or' 'or_ln81_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5188 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_704)   --->   "%xor_ln81_604 = xor i1 %tmp_799, i1 1" [./components.h:81]   --->   Operation 5188 'xor' 'xor_ln81_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_704 = and i1 %or_ln81_301, i1 %xor_ln81_604" [./components.h:81]   --->   Operation 5189 'and' 'and_ln81_704' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_605)   --->   "%and_ln81_705 = and i1 %tmp_803, i1 %select_ln81_401" [./components.h:81]   --->   Operation 5190 'and' 'and_ln81_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5191 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_605 = xor i1 %and_ln81_705, i1 1" [./components.h:81]   --->   Operation 5191 'xor' 'xor_ln81_605' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_302)   --->   "%and_ln81_706 = and i1 %empty_112, i1 %xor_ln81_605" [./components.h:81]   --->   Operation 5192 'and' 'and_ln81_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_302 = or i1 %and_ln81_704, i1 %and_ln81_706" [./components.h:81]   --->   Operation 5193 'or' 'or_ln81_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5194 [1/1] (0.00ns)   --->   "%sext_ln81_303 = sext i16 %P_L1_W_0_load_101" [./components.h:81]   --->   Operation 5194 'sext' 'sext_ln81_303' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5195 [1/1] (0.00ns)   --->   "%zext_ln81_229 = zext i15 %x_load_101" [./components.h:81]   --->   Operation 5195 'zext' 'zext_ln81_229' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5196 [1/1] (1.94ns)   --->   "%mul_ln81_101 = mul i31 %sext_ln81_303, i31 %zext_ln81_229" [./components.h:81]   --->   Operation 5196 'mul' 'mul_ln81_101' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_202)   --->   "%select_ln81_402 = select i1 %and_ln81_704, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5197 'select' 'select_ln81_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_202)   --->   "%select_ln81_403 = select i1 %or_ln81_302, i16 %select_ln81_402, i16 %z_o_205" [./components.h:81]   --->   Operation 5198 'select' 'select_ln81_403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 5199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_202)   --->   "%shl_ln81_100 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_403, i10 0" [./components.h:81]   --->   Operation 5199 'bitconcatenate' 'shl_ln81_100' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_202)   --->   "%sext_ln81_304 = sext i26 %shl_ln81_100" [./components.h:81]   --->   Operation 5200 'sext' 'sext_ln81_304' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_202)   --->   "%sext_ln81_305 = sext i31 %mul_ln81_101" [./components.h:81]   --->   Operation 5201 'sext' 'sext_ln81_305' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5202 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_202 = add i32 %sext_ln81_304, i32 %sext_ln81_305" [./components.h:81]   --->   Operation 5202 'add' 'add_ln81_202' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5203 [1/1] (0.00ns)   --->   "%tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 31" [./components.h:81]   --->   Operation 5203 'bitselect' 'tmp_807' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5204 [1/1] (0.00ns) (grouped into LUT with out node z_o_207)   --->   "%z_o_206 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_202, i32 10, i32 25" [./components.h:81]   --->   Operation 5204 'partselect' 'z_o_206' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5205 [1/1] (0.00ns) (grouped into LUT with out node z_o_207)   --->   "%tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_101, i32 9" [./components.h:81]   --->   Operation 5205 'bitselect' 'tmp_808' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5206 [1/1] (0.00ns)   --->   "%trunc_ln81_101 = trunc i31 %mul_ln81_101" [./components.h:81]   --->   Operation 5206 'trunc' 'trunc_ln81_101' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5207 [1/1] (0.71ns)   --->   "%icmp_ln81_404 = icmp_ne  i9 %trunc_ln81_101, i9 0" [./components.h:81]   --->   Operation 5207 'icmp' 'icmp_ln81_404' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node z_o_207)   --->   "%tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 10" [./components.h:81]   --->   Operation 5208 'bitselect' 'tmp_810' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node z_o_207)   --->   "%or_ln81_303 = or i1 %tmp_810, i1 %icmp_ln81_404" [./components.h:81]   --->   Operation 5209 'or' 'or_ln81_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node z_o_207)   --->   "%and_ln81_707 = and i1 %or_ln81_303, i1 %tmp_808" [./components.h:81]   --->   Operation 5210 'and' 'and_ln81_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5211 [1/1] (0.00ns) (grouped into LUT with out node z_o_207)   --->   "%zext_ln81_101 = zext i1 %and_ln81_707" [./components.h:81]   --->   Operation 5211 'zext' 'zext_ln81_101' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5212 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_207 = add i16 %z_o_206, i16 %zext_ln81_101" [./components.h:81]   --->   Operation 5212 'add' 'z_o_207' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5213 [1/1] (0.00ns)   --->   "%tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_207, i32 15" [./components.h:81]   --->   Operation 5213 'bitselect' 'tmp_811' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5214 [1/1] (0.00ns)   --->   "%tmp_813 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_202, i32 27, i32 31" [./components.h:81]   --->   Operation 5214 'partselect' 'tmp_813' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5215 [1/1] (0.70ns)   --->   "%icmp_ln81_405 = icmp_eq  i5 %tmp_813, i5 31" [./components.h:81]   --->   Operation 5215 'icmp' 'icmp_ln81_405' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5216 [1/1] (0.00ns)   --->   "%tmp_814 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_202, i32 26, i32 31" [./components.h:81]   --->   Operation 5216 'partselect' 'tmp_814' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 5217 [1/1] (0.70ns)   --->   "%icmp_ln81_406 = icmp_eq  i6 %tmp_814, i6 63" [./components.h:81]   --->   Operation 5217 'icmp' 'icmp_ln81_406' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5218 [1/1] (0.70ns)   --->   "%icmp_ln81_407 = icmp_eq  i6 %tmp_814, i6 0" [./components.h:81]   --->   Operation 5218 'icmp' 'icmp_ln81_407' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 5219 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_102 = load i16 102" [./components.h:81]   --->   Operation 5219 'load' 'P_L1_W_0_load_102' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_104 : Operation 5220 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_103 = load i16 103" [./components.h:81]   --->   Operation 5220 'load' 'P_L1_W_0_load_103' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 105 <SV = 104> <Delay = 3.59>
ST_105 : Operation 5221 [1/2] (0.58ns)   --->   "%x_load_103 = load i7 %x_addr_103" [./components.h:81]   --->   Operation 5221 'load' 'x_load_103' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_105 : Operation 5222 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_103, i15 103" [./components.h:67]   --->   Operation 5222 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_105 : Operation 5223 [1/1] (0.00ns)   --->   "%x_addr_104 = getelementptr i15 %x, i64 0, i64 104" [./components.h:67]   --->   Operation 5223 'getelementptr' 'x_addr_104' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5224 [2/2] (0.58ns)   --->   "%x_load_104 = load i7 %x_addr_104" [./components.h:81]   --->   Operation 5224 'load' 'x_load_104' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_105 : Operation 5225 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_708)   --->   "%tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 25" [./components.h:81]   --->   Operation 5225 'bitselect' 'tmp_809' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_708)   --->   "%xor_ln81_606 = xor i1 %tmp_811, i1 1" [./components.h:81]   --->   Operation 5226 'xor' 'xor_ln81_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_708 = and i1 %tmp_809, i1 %xor_ln81_606" [./components.h:81]   --->   Operation 5227 'and' 'and_ln81_708' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_611)   --->   "%tmp_812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_202, i32 26" [./components.h:81]   --->   Operation 5228 'bitselect' 'tmp_812' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_711)   --->   "%select_ln81_404 = select i1 %and_ln81_708, i1 %icmp_ln81_406, i1 %icmp_ln81_407" [./components.h:81]   --->   Operation 5229 'select' 'select_ln81_404' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 5230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_611)   --->   "%xor_ln81_607 = xor i1 %tmp_812, i1 1" [./components.h:81]   --->   Operation 5230 'xor' 'xor_ln81_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_611)   --->   "%and_ln81_709 = and i1 %icmp_ln81_405, i1 %xor_ln81_607" [./components.h:81]   --->   Operation 5231 'and' 'and_ln81_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_611)   --->   "%select_ln81_405 = select i1 %and_ln81_708, i1 %and_ln81_709, i1 %icmp_ln81_406" [./components.h:81]   --->   Operation 5232 'select' 'select_ln81_405' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_305)   --->   "%and_ln81_710 = and i1 %and_ln81_708, i1 %icmp_ln81_406" [./components.h:81]   --->   Operation 5233 'and' 'and_ln81_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_305)   --->   "%xor_ln81_608 = xor i1 %and_ln81_710, i1 1" [./components.h:81]   --->   Operation 5234 'xor' 'xor_ln81_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_305)   --->   "%empty_113 = and i1 %tmp_807, i1 %xor_ln81_608" [./components.h:81]   --->   Operation 5235 'and' 'empty_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_711)   --->   "%xor_ln81_609 = xor i1 %select_ln81_404, i1 1" [./components.h:81]   --->   Operation 5236 'xor' 'xor_ln81_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_711)   --->   "%or_ln81_304 = or i1 %tmp_811, i1 %xor_ln81_609" [./components.h:81]   --->   Operation 5237 'or' 'or_ln81_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_711)   --->   "%xor_ln81_610 = xor i1 %tmp_807, i1 1" [./components.h:81]   --->   Operation 5238 'xor' 'xor_ln81_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_711 = and i1 %or_ln81_304, i1 %xor_ln81_610" [./components.h:81]   --->   Operation 5239 'and' 'and_ln81_711' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_611)   --->   "%and_ln81_712 = and i1 %tmp_811, i1 %select_ln81_405" [./components.h:81]   --->   Operation 5240 'and' 'and_ln81_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5241 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_611 = xor i1 %and_ln81_712, i1 1" [./components.h:81]   --->   Operation 5241 'xor' 'xor_ln81_611' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5242 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_305)   --->   "%and_ln81_713 = and i1 %empty_113, i1 %xor_ln81_611" [./components.h:81]   --->   Operation 5242 'and' 'and_ln81_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_305 = or i1 %and_ln81_711, i1 %and_ln81_713" [./components.h:81]   --->   Operation 5243 'or' 'or_ln81_305' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5244 [1/1] (0.00ns)   --->   "%sext_ln81_306 = sext i16 %P_L1_W_0_load_102" [./components.h:81]   --->   Operation 5244 'sext' 'sext_ln81_306' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5245 [1/1] (0.00ns)   --->   "%zext_ln81_230 = zext i15 %x_load_102" [./components.h:81]   --->   Operation 5245 'zext' 'zext_ln81_230' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5246 [1/1] (1.94ns)   --->   "%mul_ln81_102 = mul i31 %sext_ln81_306, i31 %zext_ln81_230" [./components.h:81]   --->   Operation 5246 'mul' 'mul_ln81_102' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5247 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_204)   --->   "%select_ln81_406 = select i1 %and_ln81_711, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5247 'select' 'select_ln81_406' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 5248 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_204)   --->   "%select_ln81_407 = select i1 %or_ln81_305, i16 %select_ln81_406, i16 %z_o_207" [./components.h:81]   --->   Operation 5248 'select' 'select_ln81_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_105 : Operation 5249 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_204)   --->   "%shl_ln81_101 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_407, i10 0" [./components.h:81]   --->   Operation 5249 'bitconcatenate' 'shl_ln81_101' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_204)   --->   "%sext_ln81_307 = sext i26 %shl_ln81_101" [./components.h:81]   --->   Operation 5250 'sext' 'sext_ln81_307' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5251 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_204)   --->   "%sext_ln81_308 = sext i31 %mul_ln81_102" [./components.h:81]   --->   Operation 5251 'sext' 'sext_ln81_308' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5252 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_204 = add i32 %sext_ln81_307, i32 %sext_ln81_308" [./components.h:81]   --->   Operation 5252 'add' 'add_ln81_204' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5253 [1/1] (0.00ns)   --->   "%tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 31" [./components.h:81]   --->   Operation 5253 'bitselect' 'tmp_815' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5254 [1/1] (0.00ns) (grouped into LUT with out node z_o_209)   --->   "%z_o_208 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_204, i32 10, i32 25" [./components.h:81]   --->   Operation 5254 'partselect' 'z_o_208' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node z_o_209)   --->   "%tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_102, i32 9" [./components.h:81]   --->   Operation 5255 'bitselect' 'tmp_816' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5256 [1/1] (0.00ns)   --->   "%trunc_ln81_102 = trunc i31 %mul_ln81_102" [./components.h:81]   --->   Operation 5256 'trunc' 'trunc_ln81_102' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5257 [1/1] (0.71ns)   --->   "%icmp_ln81_408 = icmp_ne  i9 %trunc_ln81_102, i9 0" [./components.h:81]   --->   Operation 5257 'icmp' 'icmp_ln81_408' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5258 [1/1] (0.00ns) (grouped into LUT with out node z_o_209)   --->   "%tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 10" [./components.h:81]   --->   Operation 5258 'bitselect' 'tmp_818' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5259 [1/1] (0.00ns) (grouped into LUT with out node z_o_209)   --->   "%or_ln81_306 = or i1 %tmp_818, i1 %icmp_ln81_408" [./components.h:81]   --->   Operation 5259 'or' 'or_ln81_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node z_o_209)   --->   "%and_ln81_714 = and i1 %or_ln81_306, i1 %tmp_816" [./components.h:81]   --->   Operation 5260 'and' 'and_ln81_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5261 [1/1] (0.00ns) (grouped into LUT with out node z_o_209)   --->   "%zext_ln81_102 = zext i1 %and_ln81_714" [./components.h:81]   --->   Operation 5261 'zext' 'zext_ln81_102' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5262 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_209 = add i16 %z_o_208, i16 %zext_ln81_102" [./components.h:81]   --->   Operation 5262 'add' 'z_o_209' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5263 [1/1] (0.00ns)   --->   "%tmp_819 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_209, i32 15" [./components.h:81]   --->   Operation 5263 'bitselect' 'tmp_819' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5264 [1/1] (0.00ns)   --->   "%tmp_821 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_204, i32 27, i32 31" [./components.h:81]   --->   Operation 5264 'partselect' 'tmp_821' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5265 [1/1] (0.70ns)   --->   "%icmp_ln81_409 = icmp_eq  i5 %tmp_821, i5 31" [./components.h:81]   --->   Operation 5265 'icmp' 'icmp_ln81_409' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5266 [1/1] (0.00ns)   --->   "%tmp_822 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_204, i32 26, i32 31" [./components.h:81]   --->   Operation 5266 'partselect' 'tmp_822' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 5267 [1/1] (0.70ns)   --->   "%icmp_ln81_410 = icmp_eq  i6 %tmp_822, i6 63" [./components.h:81]   --->   Operation 5267 'icmp' 'icmp_ln81_410' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5268 [1/1] (0.70ns)   --->   "%icmp_ln81_411 = icmp_eq  i6 %tmp_822, i6 0" [./components.h:81]   --->   Operation 5268 'icmp' 'icmp_ln81_411' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 5269 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_103 = load i16 103" [./components.h:81]   --->   Operation 5269 'load' 'P_L1_W_0_load_103' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_105 : Operation 5270 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_104 = load i16 104" [./components.h:81]   --->   Operation 5270 'load' 'P_L1_W_0_load_104' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 106 <SV = 105> <Delay = 3.59>
ST_106 : Operation 5271 [1/2] (0.58ns)   --->   "%x_load_104 = load i7 %x_addr_104" [./components.h:81]   --->   Operation 5271 'load' 'x_load_104' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_106 : Operation 5272 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_104, i15 104" [./components.h:67]   --->   Operation 5272 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_106 : Operation 5273 [1/1] (0.00ns)   --->   "%x_addr_105 = getelementptr i15 %x, i64 0, i64 105" [./components.h:67]   --->   Operation 5273 'getelementptr' 'x_addr_105' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5274 [2/2] (0.58ns)   --->   "%x_load_105 = load i7 %x_addr_105" [./components.h:81]   --->   Operation 5274 'load' 'x_load_105' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_106 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_715)   --->   "%tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 25" [./components.h:81]   --->   Operation 5275 'bitselect' 'tmp_817' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5276 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_715)   --->   "%xor_ln81_612 = xor i1 %tmp_819, i1 1" [./components.h:81]   --->   Operation 5276 'xor' 'xor_ln81_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_715 = and i1 %tmp_817, i1 %xor_ln81_612" [./components.h:81]   --->   Operation 5277 'and' 'and_ln81_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_617)   --->   "%tmp_820 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_204, i32 26" [./components.h:81]   --->   Operation 5278 'bitselect' 'tmp_820' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_718)   --->   "%select_ln81_408 = select i1 %and_ln81_715, i1 %icmp_ln81_410, i1 %icmp_ln81_411" [./components.h:81]   --->   Operation 5279 'select' 'select_ln81_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 5280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_617)   --->   "%xor_ln81_613 = xor i1 %tmp_820, i1 1" [./components.h:81]   --->   Operation 5280 'xor' 'xor_ln81_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_617)   --->   "%and_ln81_716 = and i1 %icmp_ln81_409, i1 %xor_ln81_613" [./components.h:81]   --->   Operation 5281 'and' 'and_ln81_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_617)   --->   "%select_ln81_409 = select i1 %and_ln81_715, i1 %and_ln81_716, i1 %icmp_ln81_410" [./components.h:81]   --->   Operation 5282 'select' 'select_ln81_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 5283 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_308)   --->   "%and_ln81_717 = and i1 %and_ln81_715, i1 %icmp_ln81_410" [./components.h:81]   --->   Operation 5283 'and' 'and_ln81_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_308)   --->   "%xor_ln81_614 = xor i1 %and_ln81_717, i1 1" [./components.h:81]   --->   Operation 5284 'xor' 'xor_ln81_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5285 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_308)   --->   "%empty_114 = and i1 %tmp_815, i1 %xor_ln81_614" [./components.h:81]   --->   Operation 5285 'and' 'empty_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5286 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_718)   --->   "%xor_ln81_615 = xor i1 %select_ln81_408, i1 1" [./components.h:81]   --->   Operation 5286 'xor' 'xor_ln81_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5287 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_718)   --->   "%or_ln81_307 = or i1 %tmp_819, i1 %xor_ln81_615" [./components.h:81]   --->   Operation 5287 'or' 'or_ln81_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_718)   --->   "%xor_ln81_616 = xor i1 %tmp_815, i1 1" [./components.h:81]   --->   Operation 5288 'xor' 'xor_ln81_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_718 = and i1 %or_ln81_307, i1 %xor_ln81_616" [./components.h:81]   --->   Operation 5289 'and' 'and_ln81_718' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_617)   --->   "%and_ln81_719 = and i1 %tmp_819, i1 %select_ln81_409" [./components.h:81]   --->   Operation 5290 'and' 'and_ln81_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5291 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_617 = xor i1 %and_ln81_719, i1 1" [./components.h:81]   --->   Operation 5291 'xor' 'xor_ln81_617' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_308)   --->   "%and_ln81_720 = and i1 %empty_114, i1 %xor_ln81_617" [./components.h:81]   --->   Operation 5292 'and' 'and_ln81_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_308 = or i1 %and_ln81_718, i1 %and_ln81_720" [./components.h:81]   --->   Operation 5293 'or' 'or_ln81_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5294 [1/1] (0.00ns)   --->   "%sext_ln81_309 = sext i16 %P_L1_W_0_load_103" [./components.h:81]   --->   Operation 5294 'sext' 'sext_ln81_309' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5295 [1/1] (0.00ns)   --->   "%zext_ln81_231 = zext i15 %x_load_103" [./components.h:81]   --->   Operation 5295 'zext' 'zext_ln81_231' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5296 [1/1] (1.94ns)   --->   "%mul_ln81_103 = mul i31 %sext_ln81_309, i31 %zext_ln81_231" [./components.h:81]   --->   Operation 5296 'mul' 'mul_ln81_103' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_206)   --->   "%select_ln81_410 = select i1 %and_ln81_718, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5297 'select' 'select_ln81_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_206)   --->   "%select_ln81_411 = select i1 %or_ln81_308, i16 %select_ln81_410, i16 %z_o_209" [./components.h:81]   --->   Operation 5298 'select' 'select_ln81_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_106 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_206)   --->   "%shl_ln81_102 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_411, i10 0" [./components.h:81]   --->   Operation 5299 'bitconcatenate' 'shl_ln81_102' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_206)   --->   "%sext_ln81_310 = sext i26 %shl_ln81_102" [./components.h:81]   --->   Operation 5300 'sext' 'sext_ln81_310' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5301 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_206)   --->   "%sext_ln81_311 = sext i31 %mul_ln81_103" [./components.h:81]   --->   Operation 5301 'sext' 'sext_ln81_311' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5302 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_206 = add i32 %sext_ln81_310, i32 %sext_ln81_311" [./components.h:81]   --->   Operation 5302 'add' 'add_ln81_206' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5303 [1/1] (0.00ns)   --->   "%tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 31" [./components.h:81]   --->   Operation 5303 'bitselect' 'tmp_823' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node z_o_211)   --->   "%z_o_210 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_206, i32 10, i32 25" [./components.h:81]   --->   Operation 5304 'partselect' 'z_o_210' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5305 [1/1] (0.00ns) (grouped into LUT with out node z_o_211)   --->   "%tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_103, i32 9" [./components.h:81]   --->   Operation 5305 'bitselect' 'tmp_824' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5306 [1/1] (0.00ns)   --->   "%trunc_ln81_103 = trunc i31 %mul_ln81_103" [./components.h:81]   --->   Operation 5306 'trunc' 'trunc_ln81_103' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5307 [1/1] (0.71ns)   --->   "%icmp_ln81_412 = icmp_ne  i9 %trunc_ln81_103, i9 0" [./components.h:81]   --->   Operation 5307 'icmp' 'icmp_ln81_412' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node z_o_211)   --->   "%tmp_826 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 10" [./components.h:81]   --->   Operation 5308 'bitselect' 'tmp_826' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5309 [1/1] (0.00ns) (grouped into LUT with out node z_o_211)   --->   "%or_ln81_309 = or i1 %tmp_826, i1 %icmp_ln81_412" [./components.h:81]   --->   Operation 5309 'or' 'or_ln81_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5310 [1/1] (0.00ns) (grouped into LUT with out node z_o_211)   --->   "%and_ln81_721 = and i1 %or_ln81_309, i1 %tmp_824" [./components.h:81]   --->   Operation 5310 'and' 'and_ln81_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5311 [1/1] (0.00ns) (grouped into LUT with out node z_o_211)   --->   "%zext_ln81_103 = zext i1 %and_ln81_721" [./components.h:81]   --->   Operation 5311 'zext' 'zext_ln81_103' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5312 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_211 = add i16 %z_o_210, i16 %zext_ln81_103" [./components.h:81]   --->   Operation 5312 'add' 'z_o_211' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5313 [1/1] (0.00ns)   --->   "%tmp_827 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_211, i32 15" [./components.h:81]   --->   Operation 5313 'bitselect' 'tmp_827' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5314 [1/1] (0.00ns)   --->   "%tmp_829 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_206, i32 27, i32 31" [./components.h:81]   --->   Operation 5314 'partselect' 'tmp_829' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5315 [1/1] (0.70ns)   --->   "%icmp_ln81_413 = icmp_eq  i5 %tmp_829, i5 31" [./components.h:81]   --->   Operation 5315 'icmp' 'icmp_ln81_413' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5316 [1/1] (0.00ns)   --->   "%tmp_830 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_206, i32 26, i32 31" [./components.h:81]   --->   Operation 5316 'partselect' 'tmp_830' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 5317 [1/1] (0.70ns)   --->   "%icmp_ln81_414 = icmp_eq  i6 %tmp_830, i6 63" [./components.h:81]   --->   Operation 5317 'icmp' 'icmp_ln81_414' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5318 [1/1] (0.70ns)   --->   "%icmp_ln81_415 = icmp_eq  i6 %tmp_830, i6 0" [./components.h:81]   --->   Operation 5318 'icmp' 'icmp_ln81_415' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 5319 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_104 = load i16 104" [./components.h:81]   --->   Operation 5319 'load' 'P_L1_W_0_load_104' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_106 : Operation 5320 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_105 = load i16 105" [./components.h:81]   --->   Operation 5320 'load' 'P_L1_W_0_load_105' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 107 <SV = 106> <Delay = 3.59>
ST_107 : Operation 5321 [1/2] (0.58ns)   --->   "%x_load_105 = load i7 %x_addr_105" [./components.h:81]   --->   Operation 5321 'load' 'x_load_105' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_107 : Operation 5322 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_105, i15 105" [./components.h:67]   --->   Operation 5322 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_107 : Operation 5323 [1/1] (0.00ns)   --->   "%x_addr_106 = getelementptr i15 %x, i64 0, i64 106" [./components.h:67]   --->   Operation 5323 'getelementptr' 'x_addr_106' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5324 [2/2] (0.58ns)   --->   "%x_load_106 = load i7 %x_addr_106" [./components.h:81]   --->   Operation 5324 'load' 'x_load_106' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_107 : Operation 5325 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_722)   --->   "%tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 25" [./components.h:81]   --->   Operation 5325 'bitselect' 'tmp_825' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_722)   --->   "%xor_ln81_618 = xor i1 %tmp_827, i1 1" [./components.h:81]   --->   Operation 5326 'xor' 'xor_ln81_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_722 = and i1 %tmp_825, i1 %xor_ln81_618" [./components.h:81]   --->   Operation 5327 'and' 'and_ln81_722' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_623)   --->   "%tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_206, i32 26" [./components.h:81]   --->   Operation 5328 'bitselect' 'tmp_828' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_725)   --->   "%select_ln81_412 = select i1 %and_ln81_722, i1 %icmp_ln81_414, i1 %icmp_ln81_415" [./components.h:81]   --->   Operation 5329 'select' 'select_ln81_412' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 5330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_623)   --->   "%xor_ln81_619 = xor i1 %tmp_828, i1 1" [./components.h:81]   --->   Operation 5330 'xor' 'xor_ln81_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_623)   --->   "%and_ln81_723 = and i1 %icmp_ln81_413, i1 %xor_ln81_619" [./components.h:81]   --->   Operation 5331 'and' 'and_ln81_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_623)   --->   "%select_ln81_413 = select i1 %and_ln81_722, i1 %and_ln81_723, i1 %icmp_ln81_414" [./components.h:81]   --->   Operation 5332 'select' 'select_ln81_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 5333 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_311)   --->   "%and_ln81_724 = and i1 %and_ln81_722, i1 %icmp_ln81_414" [./components.h:81]   --->   Operation 5333 'and' 'and_ln81_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_311)   --->   "%xor_ln81_620 = xor i1 %and_ln81_724, i1 1" [./components.h:81]   --->   Operation 5334 'xor' 'xor_ln81_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5335 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_311)   --->   "%empty_115 = and i1 %tmp_823, i1 %xor_ln81_620" [./components.h:81]   --->   Operation 5335 'and' 'empty_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5336 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_725)   --->   "%xor_ln81_621 = xor i1 %select_ln81_412, i1 1" [./components.h:81]   --->   Operation 5336 'xor' 'xor_ln81_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_725)   --->   "%or_ln81_310 = or i1 %tmp_827, i1 %xor_ln81_621" [./components.h:81]   --->   Operation 5337 'or' 'or_ln81_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5338 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_725)   --->   "%xor_ln81_622 = xor i1 %tmp_823, i1 1" [./components.h:81]   --->   Operation 5338 'xor' 'xor_ln81_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_725 = and i1 %or_ln81_310, i1 %xor_ln81_622" [./components.h:81]   --->   Operation 5339 'and' 'and_ln81_725' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_623)   --->   "%and_ln81_726 = and i1 %tmp_827, i1 %select_ln81_413" [./components.h:81]   --->   Operation 5340 'and' 'and_ln81_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5341 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_623 = xor i1 %and_ln81_726, i1 1" [./components.h:81]   --->   Operation 5341 'xor' 'xor_ln81_623' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_311)   --->   "%and_ln81_727 = and i1 %empty_115, i1 %xor_ln81_623" [./components.h:81]   --->   Operation 5342 'and' 'and_ln81_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_311 = or i1 %and_ln81_725, i1 %and_ln81_727" [./components.h:81]   --->   Operation 5343 'or' 'or_ln81_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5344 [1/1] (0.00ns)   --->   "%sext_ln81_312 = sext i16 %P_L1_W_0_load_104" [./components.h:81]   --->   Operation 5344 'sext' 'sext_ln81_312' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5345 [1/1] (0.00ns)   --->   "%zext_ln81_232 = zext i15 %x_load_104" [./components.h:81]   --->   Operation 5345 'zext' 'zext_ln81_232' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5346 [1/1] (1.94ns)   --->   "%mul_ln81_104 = mul i31 %sext_ln81_312, i31 %zext_ln81_232" [./components.h:81]   --->   Operation 5346 'mul' 'mul_ln81_104' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_208)   --->   "%select_ln81_414 = select i1 %and_ln81_725, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5347 'select' 'select_ln81_414' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_208)   --->   "%select_ln81_415 = select i1 %or_ln81_311, i16 %select_ln81_414, i16 %z_o_211" [./components.h:81]   --->   Operation 5348 'select' 'select_ln81_415' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_208)   --->   "%shl_ln81_103 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_415, i10 0" [./components.h:81]   --->   Operation 5349 'bitconcatenate' 'shl_ln81_103' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5350 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_208)   --->   "%sext_ln81_313 = sext i26 %shl_ln81_103" [./components.h:81]   --->   Operation 5350 'sext' 'sext_ln81_313' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5351 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_208)   --->   "%sext_ln81_314 = sext i31 %mul_ln81_104" [./components.h:81]   --->   Operation 5351 'sext' 'sext_ln81_314' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5352 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_208 = add i32 %sext_ln81_313, i32 %sext_ln81_314" [./components.h:81]   --->   Operation 5352 'add' 'add_ln81_208' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5353 [1/1] (0.00ns)   --->   "%tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 31" [./components.h:81]   --->   Operation 5353 'bitselect' 'tmp_831' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5354 [1/1] (0.00ns) (grouped into LUT with out node z_o_213)   --->   "%z_o_212 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_208, i32 10, i32 25" [./components.h:81]   --->   Operation 5354 'partselect' 'z_o_212' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5355 [1/1] (0.00ns) (grouped into LUT with out node z_o_213)   --->   "%tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_104, i32 9" [./components.h:81]   --->   Operation 5355 'bitselect' 'tmp_832' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5356 [1/1] (0.00ns)   --->   "%trunc_ln81_104 = trunc i31 %mul_ln81_104" [./components.h:81]   --->   Operation 5356 'trunc' 'trunc_ln81_104' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5357 [1/1] (0.71ns)   --->   "%icmp_ln81_416 = icmp_ne  i9 %trunc_ln81_104, i9 0" [./components.h:81]   --->   Operation 5357 'icmp' 'icmp_ln81_416' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5358 [1/1] (0.00ns) (grouped into LUT with out node z_o_213)   --->   "%tmp_834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 10" [./components.h:81]   --->   Operation 5358 'bitselect' 'tmp_834' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5359 [1/1] (0.00ns) (grouped into LUT with out node z_o_213)   --->   "%or_ln81_312 = or i1 %tmp_834, i1 %icmp_ln81_416" [./components.h:81]   --->   Operation 5359 'or' 'or_ln81_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5360 [1/1] (0.00ns) (grouped into LUT with out node z_o_213)   --->   "%and_ln81_728 = and i1 %or_ln81_312, i1 %tmp_832" [./components.h:81]   --->   Operation 5360 'and' 'and_ln81_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node z_o_213)   --->   "%zext_ln81_104 = zext i1 %and_ln81_728" [./components.h:81]   --->   Operation 5361 'zext' 'zext_ln81_104' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5362 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_213 = add i16 %z_o_212, i16 %zext_ln81_104" [./components.h:81]   --->   Operation 5362 'add' 'z_o_213' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5363 [1/1] (0.00ns)   --->   "%tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_213, i32 15" [./components.h:81]   --->   Operation 5363 'bitselect' 'tmp_835' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5364 [1/1] (0.00ns)   --->   "%tmp_837 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_208, i32 27, i32 31" [./components.h:81]   --->   Operation 5364 'partselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5365 [1/1] (0.70ns)   --->   "%icmp_ln81_417 = icmp_eq  i5 %tmp_837, i5 31" [./components.h:81]   --->   Operation 5365 'icmp' 'icmp_ln81_417' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5366 [1/1] (0.00ns)   --->   "%tmp_838 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_208, i32 26, i32 31" [./components.h:81]   --->   Operation 5366 'partselect' 'tmp_838' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 5367 [1/1] (0.70ns)   --->   "%icmp_ln81_418 = icmp_eq  i6 %tmp_838, i6 63" [./components.h:81]   --->   Operation 5367 'icmp' 'icmp_ln81_418' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5368 [1/1] (0.70ns)   --->   "%icmp_ln81_419 = icmp_eq  i6 %tmp_838, i6 0" [./components.h:81]   --->   Operation 5368 'icmp' 'icmp_ln81_419' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 5369 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_105 = load i16 105" [./components.h:81]   --->   Operation 5369 'load' 'P_L1_W_0_load_105' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_107 : Operation 5370 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_106 = load i16 106" [./components.h:81]   --->   Operation 5370 'load' 'P_L1_W_0_load_106' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 108 <SV = 107> <Delay = 3.59>
ST_108 : Operation 5371 [1/2] (0.58ns)   --->   "%x_load_106 = load i7 %x_addr_106" [./components.h:81]   --->   Operation 5371 'load' 'x_load_106' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_108 : Operation 5372 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_106, i15 106" [./components.h:67]   --->   Operation 5372 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_108 : Operation 5373 [1/1] (0.00ns)   --->   "%x_addr_107 = getelementptr i15 %x, i64 0, i64 107" [./components.h:67]   --->   Operation 5373 'getelementptr' 'x_addr_107' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5374 [2/2] (0.58ns)   --->   "%x_load_107 = load i7 %x_addr_107" [./components.h:81]   --->   Operation 5374 'load' 'x_load_107' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_108 : Operation 5375 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_729)   --->   "%tmp_833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 25" [./components.h:81]   --->   Operation 5375 'bitselect' 'tmp_833' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_729)   --->   "%xor_ln81_624 = xor i1 %tmp_835, i1 1" [./components.h:81]   --->   Operation 5376 'xor' 'xor_ln81_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_729 = and i1 %tmp_833, i1 %xor_ln81_624" [./components.h:81]   --->   Operation 5377 'and' 'and_ln81_729' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_629)   --->   "%tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_208, i32 26" [./components.h:81]   --->   Operation 5378 'bitselect' 'tmp_836' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5379 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_732)   --->   "%select_ln81_416 = select i1 %and_ln81_729, i1 %icmp_ln81_418, i1 %icmp_ln81_419" [./components.h:81]   --->   Operation 5379 'select' 'select_ln81_416' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 5380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_629)   --->   "%xor_ln81_625 = xor i1 %tmp_836, i1 1" [./components.h:81]   --->   Operation 5380 'xor' 'xor_ln81_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_629)   --->   "%and_ln81_730 = and i1 %icmp_ln81_417, i1 %xor_ln81_625" [./components.h:81]   --->   Operation 5381 'and' 'and_ln81_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_629)   --->   "%select_ln81_417 = select i1 %and_ln81_729, i1 %and_ln81_730, i1 %icmp_ln81_418" [./components.h:81]   --->   Operation 5382 'select' 'select_ln81_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_314)   --->   "%and_ln81_731 = and i1 %and_ln81_729, i1 %icmp_ln81_418" [./components.h:81]   --->   Operation 5383 'and' 'and_ln81_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5384 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_314)   --->   "%xor_ln81_626 = xor i1 %and_ln81_731, i1 1" [./components.h:81]   --->   Operation 5384 'xor' 'xor_ln81_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_314)   --->   "%empty_116 = and i1 %tmp_831, i1 %xor_ln81_626" [./components.h:81]   --->   Operation 5385 'and' 'empty_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5386 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_732)   --->   "%xor_ln81_627 = xor i1 %select_ln81_416, i1 1" [./components.h:81]   --->   Operation 5386 'xor' 'xor_ln81_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5387 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_732)   --->   "%or_ln81_313 = or i1 %tmp_835, i1 %xor_ln81_627" [./components.h:81]   --->   Operation 5387 'or' 'or_ln81_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5388 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_732)   --->   "%xor_ln81_628 = xor i1 %tmp_831, i1 1" [./components.h:81]   --->   Operation 5388 'xor' 'xor_ln81_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_732 = and i1 %or_ln81_313, i1 %xor_ln81_628" [./components.h:81]   --->   Operation 5389 'and' 'and_ln81_732' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_629)   --->   "%and_ln81_733 = and i1 %tmp_835, i1 %select_ln81_417" [./components.h:81]   --->   Operation 5390 'and' 'and_ln81_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5391 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_629 = xor i1 %and_ln81_733, i1 1" [./components.h:81]   --->   Operation 5391 'xor' 'xor_ln81_629' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5392 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_314)   --->   "%and_ln81_734 = and i1 %empty_116, i1 %xor_ln81_629" [./components.h:81]   --->   Operation 5392 'and' 'and_ln81_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_314 = or i1 %and_ln81_732, i1 %and_ln81_734" [./components.h:81]   --->   Operation 5393 'or' 'or_ln81_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5394 [1/1] (0.00ns)   --->   "%sext_ln81_315 = sext i16 %P_L1_W_0_load_105" [./components.h:81]   --->   Operation 5394 'sext' 'sext_ln81_315' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5395 [1/1] (0.00ns)   --->   "%zext_ln81_233 = zext i15 %x_load_105" [./components.h:81]   --->   Operation 5395 'zext' 'zext_ln81_233' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5396 [1/1] (1.94ns)   --->   "%mul_ln81_105 = mul i31 %sext_ln81_315, i31 %zext_ln81_233" [./components.h:81]   --->   Operation 5396 'mul' 'mul_ln81_105' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5397 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_210)   --->   "%select_ln81_418 = select i1 %and_ln81_732, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5397 'select' 'select_ln81_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_210)   --->   "%select_ln81_419 = select i1 %or_ln81_314, i16 %select_ln81_418, i16 %z_o_213" [./components.h:81]   --->   Operation 5398 'select' 'select_ln81_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 5399 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_210)   --->   "%shl_ln81_104 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_419, i10 0" [./components.h:81]   --->   Operation 5399 'bitconcatenate' 'shl_ln81_104' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5400 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_210)   --->   "%sext_ln81_316 = sext i26 %shl_ln81_104" [./components.h:81]   --->   Operation 5400 'sext' 'sext_ln81_316' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5401 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_210)   --->   "%sext_ln81_317 = sext i31 %mul_ln81_105" [./components.h:81]   --->   Operation 5401 'sext' 'sext_ln81_317' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5402 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_210 = add i32 %sext_ln81_316, i32 %sext_ln81_317" [./components.h:81]   --->   Operation 5402 'add' 'add_ln81_210' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5403 [1/1] (0.00ns)   --->   "%tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 31" [./components.h:81]   --->   Operation 5403 'bitselect' 'tmp_839' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node z_o_215)   --->   "%z_o_214 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_210, i32 10, i32 25" [./components.h:81]   --->   Operation 5404 'partselect' 'z_o_214' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5405 [1/1] (0.00ns) (grouped into LUT with out node z_o_215)   --->   "%tmp_840 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_105, i32 9" [./components.h:81]   --->   Operation 5405 'bitselect' 'tmp_840' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5406 [1/1] (0.00ns)   --->   "%trunc_ln81_105 = trunc i31 %mul_ln81_105" [./components.h:81]   --->   Operation 5406 'trunc' 'trunc_ln81_105' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5407 [1/1] (0.71ns)   --->   "%icmp_ln81_420 = icmp_ne  i9 %trunc_ln81_105, i9 0" [./components.h:81]   --->   Operation 5407 'icmp' 'icmp_ln81_420' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node z_o_215)   --->   "%tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 10" [./components.h:81]   --->   Operation 5408 'bitselect' 'tmp_842' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5409 [1/1] (0.00ns) (grouped into LUT with out node z_o_215)   --->   "%or_ln81_315 = or i1 %tmp_842, i1 %icmp_ln81_420" [./components.h:81]   --->   Operation 5409 'or' 'or_ln81_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5410 [1/1] (0.00ns) (grouped into LUT with out node z_o_215)   --->   "%and_ln81_735 = and i1 %or_ln81_315, i1 %tmp_840" [./components.h:81]   --->   Operation 5410 'and' 'and_ln81_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node z_o_215)   --->   "%zext_ln81_105 = zext i1 %and_ln81_735" [./components.h:81]   --->   Operation 5411 'zext' 'zext_ln81_105' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5412 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_215 = add i16 %z_o_214, i16 %zext_ln81_105" [./components.h:81]   --->   Operation 5412 'add' 'z_o_215' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5413 [1/1] (0.00ns)   --->   "%tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_215, i32 15" [./components.h:81]   --->   Operation 5413 'bitselect' 'tmp_843' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5414 [1/1] (0.00ns)   --->   "%tmp_845 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_210, i32 27, i32 31" [./components.h:81]   --->   Operation 5414 'partselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5415 [1/1] (0.70ns)   --->   "%icmp_ln81_421 = icmp_eq  i5 %tmp_845, i5 31" [./components.h:81]   --->   Operation 5415 'icmp' 'icmp_ln81_421' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5416 [1/1] (0.00ns)   --->   "%tmp_846 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_210, i32 26, i32 31" [./components.h:81]   --->   Operation 5416 'partselect' 'tmp_846' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 5417 [1/1] (0.70ns)   --->   "%icmp_ln81_422 = icmp_eq  i6 %tmp_846, i6 63" [./components.h:81]   --->   Operation 5417 'icmp' 'icmp_ln81_422' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5418 [1/1] (0.70ns)   --->   "%icmp_ln81_423 = icmp_eq  i6 %tmp_846, i6 0" [./components.h:81]   --->   Operation 5418 'icmp' 'icmp_ln81_423' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 5419 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_106 = load i16 106" [./components.h:81]   --->   Operation 5419 'load' 'P_L1_W_0_load_106' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_108 : Operation 5420 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_107 = load i16 107" [./components.h:81]   --->   Operation 5420 'load' 'P_L1_W_0_load_107' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 109 <SV = 108> <Delay = 3.59>
ST_109 : Operation 5421 [1/2] (0.58ns)   --->   "%x_load_107 = load i7 %x_addr_107" [./components.h:81]   --->   Operation 5421 'load' 'x_load_107' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_109 : Operation 5422 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_107, i15 107" [./components.h:67]   --->   Operation 5422 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_109 : Operation 5423 [1/1] (0.00ns)   --->   "%x_addr_108 = getelementptr i15 %x, i64 0, i64 108" [./components.h:67]   --->   Operation 5423 'getelementptr' 'x_addr_108' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5424 [2/2] (0.58ns)   --->   "%x_load_108 = load i7 %x_addr_108" [./components.h:81]   --->   Operation 5424 'load' 'x_load_108' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_109 : Operation 5425 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_736)   --->   "%tmp_841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 25" [./components.h:81]   --->   Operation 5425 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5426 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_736)   --->   "%xor_ln81_630 = xor i1 %tmp_843, i1 1" [./components.h:81]   --->   Operation 5426 'xor' 'xor_ln81_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5427 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_736 = and i1 %tmp_841, i1 %xor_ln81_630" [./components.h:81]   --->   Operation 5427 'and' 'and_ln81_736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_635)   --->   "%tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_210, i32 26" [./components.h:81]   --->   Operation 5428 'bitselect' 'tmp_844' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_739)   --->   "%select_ln81_420 = select i1 %and_ln81_736, i1 %icmp_ln81_422, i1 %icmp_ln81_423" [./components.h:81]   --->   Operation 5429 'select' 'select_ln81_420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_635)   --->   "%xor_ln81_631 = xor i1 %tmp_844, i1 1" [./components.h:81]   --->   Operation 5430 'xor' 'xor_ln81_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5431 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_635)   --->   "%and_ln81_737 = and i1 %icmp_ln81_421, i1 %xor_ln81_631" [./components.h:81]   --->   Operation 5431 'and' 'and_ln81_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_635)   --->   "%select_ln81_421 = select i1 %and_ln81_736, i1 %and_ln81_737, i1 %icmp_ln81_422" [./components.h:81]   --->   Operation 5432 'select' 'select_ln81_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 5433 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_317)   --->   "%and_ln81_738 = and i1 %and_ln81_736, i1 %icmp_ln81_422" [./components.h:81]   --->   Operation 5433 'and' 'and_ln81_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5434 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_317)   --->   "%xor_ln81_632 = xor i1 %and_ln81_738, i1 1" [./components.h:81]   --->   Operation 5434 'xor' 'xor_ln81_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_317)   --->   "%empty_117 = and i1 %tmp_839, i1 %xor_ln81_632" [./components.h:81]   --->   Operation 5435 'and' 'empty_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5436 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_739)   --->   "%xor_ln81_633 = xor i1 %select_ln81_420, i1 1" [./components.h:81]   --->   Operation 5436 'xor' 'xor_ln81_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_739)   --->   "%or_ln81_316 = or i1 %tmp_843, i1 %xor_ln81_633" [./components.h:81]   --->   Operation 5437 'or' 'or_ln81_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5438 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_739)   --->   "%xor_ln81_634 = xor i1 %tmp_839, i1 1" [./components.h:81]   --->   Operation 5438 'xor' 'xor_ln81_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5439 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_739 = and i1 %or_ln81_316, i1 %xor_ln81_634" [./components.h:81]   --->   Operation 5439 'and' 'and_ln81_739' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_635)   --->   "%and_ln81_740 = and i1 %tmp_843, i1 %select_ln81_421" [./components.h:81]   --->   Operation 5440 'and' 'and_ln81_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5441 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_635 = xor i1 %and_ln81_740, i1 1" [./components.h:81]   --->   Operation 5441 'xor' 'xor_ln81_635' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5442 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_317)   --->   "%and_ln81_741 = and i1 %empty_117, i1 %xor_ln81_635" [./components.h:81]   --->   Operation 5442 'and' 'and_ln81_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5443 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_317 = or i1 %and_ln81_739, i1 %and_ln81_741" [./components.h:81]   --->   Operation 5443 'or' 'or_ln81_317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5444 [1/1] (0.00ns)   --->   "%sext_ln81_318 = sext i16 %P_L1_W_0_load_106" [./components.h:81]   --->   Operation 5444 'sext' 'sext_ln81_318' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5445 [1/1] (0.00ns)   --->   "%zext_ln81_234 = zext i15 %x_load_106" [./components.h:81]   --->   Operation 5445 'zext' 'zext_ln81_234' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5446 [1/1] (1.94ns)   --->   "%mul_ln81_106 = mul i31 %sext_ln81_318, i31 %zext_ln81_234" [./components.h:81]   --->   Operation 5446 'mul' 'mul_ln81_106' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5447 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_212)   --->   "%select_ln81_422 = select i1 %and_ln81_739, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5447 'select' 'select_ln81_422' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_212)   --->   "%select_ln81_423 = select i1 %or_ln81_317, i16 %select_ln81_422, i16 %z_o_215" [./components.h:81]   --->   Operation 5448 'select' 'select_ln81_423' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_109 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_212)   --->   "%shl_ln81_105 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_423, i10 0" [./components.h:81]   --->   Operation 5449 'bitconcatenate' 'shl_ln81_105' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5450 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_212)   --->   "%sext_ln81_319 = sext i26 %shl_ln81_105" [./components.h:81]   --->   Operation 5450 'sext' 'sext_ln81_319' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_212)   --->   "%sext_ln81_320 = sext i31 %mul_ln81_106" [./components.h:81]   --->   Operation 5451 'sext' 'sext_ln81_320' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5452 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_212 = add i32 %sext_ln81_319, i32 %sext_ln81_320" [./components.h:81]   --->   Operation 5452 'add' 'add_ln81_212' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5453 [1/1] (0.00ns)   --->   "%tmp_847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 31" [./components.h:81]   --->   Operation 5453 'bitselect' 'tmp_847' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node z_o_217)   --->   "%z_o_216 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_212, i32 10, i32 25" [./components.h:81]   --->   Operation 5454 'partselect' 'z_o_216' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node z_o_217)   --->   "%tmp_848 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_106, i32 9" [./components.h:81]   --->   Operation 5455 'bitselect' 'tmp_848' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5456 [1/1] (0.00ns)   --->   "%trunc_ln81_106 = trunc i31 %mul_ln81_106" [./components.h:81]   --->   Operation 5456 'trunc' 'trunc_ln81_106' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5457 [1/1] (0.71ns)   --->   "%icmp_ln81_424 = icmp_ne  i9 %trunc_ln81_106, i9 0" [./components.h:81]   --->   Operation 5457 'icmp' 'icmp_ln81_424' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node z_o_217)   --->   "%tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 10" [./components.h:81]   --->   Operation 5458 'bitselect' 'tmp_850' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5459 [1/1] (0.00ns) (grouped into LUT with out node z_o_217)   --->   "%or_ln81_318 = or i1 %tmp_850, i1 %icmp_ln81_424" [./components.h:81]   --->   Operation 5459 'or' 'or_ln81_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5460 [1/1] (0.00ns) (grouped into LUT with out node z_o_217)   --->   "%and_ln81_742 = and i1 %or_ln81_318, i1 %tmp_848" [./components.h:81]   --->   Operation 5460 'and' 'and_ln81_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node z_o_217)   --->   "%zext_ln81_106 = zext i1 %and_ln81_742" [./components.h:81]   --->   Operation 5461 'zext' 'zext_ln81_106' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5462 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_217 = add i16 %z_o_216, i16 %zext_ln81_106" [./components.h:81]   --->   Operation 5462 'add' 'z_o_217' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5463 [1/1] (0.00ns)   --->   "%tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_217, i32 15" [./components.h:81]   --->   Operation 5463 'bitselect' 'tmp_851' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5464 [1/1] (0.00ns)   --->   "%tmp_853 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_212, i32 27, i32 31" [./components.h:81]   --->   Operation 5464 'partselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5465 [1/1] (0.70ns)   --->   "%icmp_ln81_425 = icmp_eq  i5 %tmp_853, i5 31" [./components.h:81]   --->   Operation 5465 'icmp' 'icmp_ln81_425' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5466 [1/1] (0.00ns)   --->   "%tmp_854 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_212, i32 26, i32 31" [./components.h:81]   --->   Operation 5466 'partselect' 'tmp_854' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 5467 [1/1] (0.70ns)   --->   "%icmp_ln81_426 = icmp_eq  i6 %tmp_854, i6 63" [./components.h:81]   --->   Operation 5467 'icmp' 'icmp_ln81_426' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5468 [1/1] (0.70ns)   --->   "%icmp_ln81_427 = icmp_eq  i6 %tmp_854, i6 0" [./components.h:81]   --->   Operation 5468 'icmp' 'icmp_ln81_427' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 5469 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_107 = load i16 107" [./components.h:81]   --->   Operation 5469 'load' 'P_L1_W_0_load_107' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_109 : Operation 5470 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_108 = load i16 108" [./components.h:81]   --->   Operation 5470 'load' 'P_L1_W_0_load_108' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 110 <SV = 109> <Delay = 3.59>
ST_110 : Operation 5471 [1/2] (0.58ns)   --->   "%x_load_108 = load i7 %x_addr_108" [./components.h:81]   --->   Operation 5471 'load' 'x_load_108' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_110 : Operation 5472 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_108, i15 108" [./components.h:67]   --->   Operation 5472 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_110 : Operation 5473 [1/1] (0.00ns)   --->   "%x_addr_109 = getelementptr i15 %x, i64 0, i64 109" [./components.h:67]   --->   Operation 5473 'getelementptr' 'x_addr_109' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5474 [2/2] (0.58ns)   --->   "%x_load_109 = load i7 %x_addr_109" [./components.h:81]   --->   Operation 5474 'load' 'x_load_109' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_110 : Operation 5475 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_743)   --->   "%tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 25" [./components.h:81]   --->   Operation 5475 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5476 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_743)   --->   "%xor_ln81_636 = xor i1 %tmp_851, i1 1" [./components.h:81]   --->   Operation 5476 'xor' 'xor_ln81_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5477 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_743 = and i1 %tmp_849, i1 %xor_ln81_636" [./components.h:81]   --->   Operation 5477 'and' 'and_ln81_743' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_641)   --->   "%tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_212, i32 26" [./components.h:81]   --->   Operation 5478 'bitselect' 'tmp_852' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5479 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_746)   --->   "%select_ln81_424 = select i1 %and_ln81_743, i1 %icmp_ln81_426, i1 %icmp_ln81_427" [./components.h:81]   --->   Operation 5479 'select' 'select_ln81_424' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 5480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_641)   --->   "%xor_ln81_637 = xor i1 %tmp_852, i1 1" [./components.h:81]   --->   Operation 5480 'xor' 'xor_ln81_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_641)   --->   "%and_ln81_744 = and i1 %icmp_ln81_425, i1 %xor_ln81_637" [./components.h:81]   --->   Operation 5481 'and' 'and_ln81_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_641)   --->   "%select_ln81_425 = select i1 %and_ln81_743, i1 %and_ln81_744, i1 %icmp_ln81_426" [./components.h:81]   --->   Operation 5482 'select' 'select_ln81_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_320)   --->   "%and_ln81_745 = and i1 %and_ln81_743, i1 %icmp_ln81_426" [./components.h:81]   --->   Operation 5483 'and' 'and_ln81_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5484 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_320)   --->   "%xor_ln81_638 = xor i1 %and_ln81_745, i1 1" [./components.h:81]   --->   Operation 5484 'xor' 'xor_ln81_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5485 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_320)   --->   "%empty_118 = and i1 %tmp_847, i1 %xor_ln81_638" [./components.h:81]   --->   Operation 5485 'and' 'empty_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_746)   --->   "%xor_ln81_639 = xor i1 %select_ln81_424, i1 1" [./components.h:81]   --->   Operation 5486 'xor' 'xor_ln81_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5487 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_746)   --->   "%or_ln81_319 = or i1 %tmp_851, i1 %xor_ln81_639" [./components.h:81]   --->   Operation 5487 'or' 'or_ln81_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_746)   --->   "%xor_ln81_640 = xor i1 %tmp_847, i1 1" [./components.h:81]   --->   Operation 5488 'xor' 'xor_ln81_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5489 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_746 = and i1 %or_ln81_319, i1 %xor_ln81_640" [./components.h:81]   --->   Operation 5489 'and' 'and_ln81_746' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_641)   --->   "%and_ln81_747 = and i1 %tmp_851, i1 %select_ln81_425" [./components.h:81]   --->   Operation 5490 'and' 'and_ln81_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5491 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_641 = xor i1 %and_ln81_747, i1 1" [./components.h:81]   --->   Operation 5491 'xor' 'xor_ln81_641' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_320)   --->   "%and_ln81_748 = and i1 %empty_118, i1 %xor_ln81_641" [./components.h:81]   --->   Operation 5492 'and' 'and_ln81_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5493 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_320 = or i1 %and_ln81_746, i1 %and_ln81_748" [./components.h:81]   --->   Operation 5493 'or' 'or_ln81_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5494 [1/1] (0.00ns)   --->   "%sext_ln81_321 = sext i16 %P_L1_W_0_load_107" [./components.h:81]   --->   Operation 5494 'sext' 'sext_ln81_321' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5495 [1/1] (0.00ns)   --->   "%zext_ln81_235 = zext i15 %x_load_107" [./components.h:81]   --->   Operation 5495 'zext' 'zext_ln81_235' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5496 [1/1] (1.94ns)   --->   "%mul_ln81_107 = mul i31 %sext_ln81_321, i31 %zext_ln81_235" [./components.h:81]   --->   Operation 5496 'mul' 'mul_ln81_107' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5497 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_214)   --->   "%select_ln81_426 = select i1 %and_ln81_746, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5497 'select' 'select_ln81_426' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 5498 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_214)   --->   "%select_ln81_427 = select i1 %or_ln81_320, i16 %select_ln81_426, i16 %z_o_217" [./components.h:81]   --->   Operation 5498 'select' 'select_ln81_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_110 : Operation 5499 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_214)   --->   "%shl_ln81_106 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_427, i10 0" [./components.h:81]   --->   Operation 5499 'bitconcatenate' 'shl_ln81_106' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5500 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_214)   --->   "%sext_ln81_322 = sext i26 %shl_ln81_106" [./components.h:81]   --->   Operation 5500 'sext' 'sext_ln81_322' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_214)   --->   "%sext_ln81_323 = sext i31 %mul_ln81_107" [./components.h:81]   --->   Operation 5501 'sext' 'sext_ln81_323' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5502 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_214 = add i32 %sext_ln81_322, i32 %sext_ln81_323" [./components.h:81]   --->   Operation 5502 'add' 'add_ln81_214' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5503 [1/1] (0.00ns)   --->   "%tmp_855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 31" [./components.h:81]   --->   Operation 5503 'bitselect' 'tmp_855' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5504 [1/1] (0.00ns) (grouped into LUT with out node z_o_219)   --->   "%z_o_218 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_214, i32 10, i32 25" [./components.h:81]   --->   Operation 5504 'partselect' 'z_o_218' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node z_o_219)   --->   "%tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_107, i32 9" [./components.h:81]   --->   Operation 5505 'bitselect' 'tmp_856' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5506 [1/1] (0.00ns)   --->   "%trunc_ln81_107 = trunc i31 %mul_ln81_107" [./components.h:81]   --->   Operation 5506 'trunc' 'trunc_ln81_107' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5507 [1/1] (0.71ns)   --->   "%icmp_ln81_428 = icmp_ne  i9 %trunc_ln81_107, i9 0" [./components.h:81]   --->   Operation 5507 'icmp' 'icmp_ln81_428' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5508 [1/1] (0.00ns) (grouped into LUT with out node z_o_219)   --->   "%tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 10" [./components.h:81]   --->   Operation 5508 'bitselect' 'tmp_858' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node z_o_219)   --->   "%or_ln81_321 = or i1 %tmp_858, i1 %icmp_ln81_428" [./components.h:81]   --->   Operation 5509 'or' 'or_ln81_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node z_o_219)   --->   "%and_ln81_749 = and i1 %or_ln81_321, i1 %tmp_856" [./components.h:81]   --->   Operation 5510 'and' 'and_ln81_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node z_o_219)   --->   "%zext_ln81_107 = zext i1 %and_ln81_749" [./components.h:81]   --->   Operation 5511 'zext' 'zext_ln81_107' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5512 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_219 = add i16 %z_o_218, i16 %zext_ln81_107" [./components.h:81]   --->   Operation 5512 'add' 'z_o_219' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5513 [1/1] (0.00ns)   --->   "%tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_219, i32 15" [./components.h:81]   --->   Operation 5513 'bitselect' 'tmp_859' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5514 [1/1] (0.00ns)   --->   "%tmp_861 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_214, i32 27, i32 31" [./components.h:81]   --->   Operation 5514 'partselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5515 [1/1] (0.70ns)   --->   "%icmp_ln81_429 = icmp_eq  i5 %tmp_861, i5 31" [./components.h:81]   --->   Operation 5515 'icmp' 'icmp_ln81_429' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5516 [1/1] (0.00ns)   --->   "%tmp_862 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_214, i32 26, i32 31" [./components.h:81]   --->   Operation 5516 'partselect' 'tmp_862' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 5517 [1/1] (0.70ns)   --->   "%icmp_ln81_430 = icmp_eq  i6 %tmp_862, i6 63" [./components.h:81]   --->   Operation 5517 'icmp' 'icmp_ln81_430' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5518 [1/1] (0.70ns)   --->   "%icmp_ln81_431 = icmp_eq  i6 %tmp_862, i6 0" [./components.h:81]   --->   Operation 5518 'icmp' 'icmp_ln81_431' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 5519 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_108 = load i16 108" [./components.h:81]   --->   Operation 5519 'load' 'P_L1_W_0_load_108' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_110 : Operation 5520 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_109 = load i16 109" [./components.h:81]   --->   Operation 5520 'load' 'P_L1_W_0_load_109' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 111 <SV = 110> <Delay = 3.59>
ST_111 : Operation 5521 [1/2] (0.58ns)   --->   "%x_load_109 = load i7 %x_addr_109" [./components.h:81]   --->   Operation 5521 'load' 'x_load_109' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_111 : Operation 5522 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_109, i15 109" [./components.h:67]   --->   Operation 5522 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_111 : Operation 5523 [1/1] (0.00ns)   --->   "%x_addr_110 = getelementptr i15 %x, i64 0, i64 110" [./components.h:67]   --->   Operation 5523 'getelementptr' 'x_addr_110' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5524 [2/2] (0.58ns)   --->   "%x_load_110 = load i7 %x_addr_110" [./components.h:81]   --->   Operation 5524 'load' 'x_load_110' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_111 : Operation 5525 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_750)   --->   "%tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 25" [./components.h:81]   --->   Operation 5525 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_750)   --->   "%xor_ln81_642 = xor i1 %tmp_859, i1 1" [./components.h:81]   --->   Operation 5526 'xor' 'xor_ln81_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5527 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_750 = and i1 %tmp_857, i1 %xor_ln81_642" [./components.h:81]   --->   Operation 5527 'and' 'and_ln81_750' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_647)   --->   "%tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_214, i32 26" [./components.h:81]   --->   Operation 5528 'bitselect' 'tmp_860' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_753)   --->   "%select_ln81_428 = select i1 %and_ln81_750, i1 %icmp_ln81_430, i1 %icmp_ln81_431" [./components.h:81]   --->   Operation 5529 'select' 'select_ln81_428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_647)   --->   "%xor_ln81_643 = xor i1 %tmp_860, i1 1" [./components.h:81]   --->   Operation 5530 'xor' 'xor_ln81_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5531 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_647)   --->   "%and_ln81_751 = and i1 %icmp_ln81_429, i1 %xor_ln81_643" [./components.h:81]   --->   Operation 5531 'and' 'and_ln81_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5532 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_647)   --->   "%select_ln81_429 = select i1 %and_ln81_750, i1 %and_ln81_751, i1 %icmp_ln81_430" [./components.h:81]   --->   Operation 5532 'select' 'select_ln81_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 5533 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_323)   --->   "%and_ln81_752 = and i1 %and_ln81_750, i1 %icmp_ln81_430" [./components.h:81]   --->   Operation 5533 'and' 'and_ln81_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_323)   --->   "%xor_ln81_644 = xor i1 %and_ln81_752, i1 1" [./components.h:81]   --->   Operation 5534 'xor' 'xor_ln81_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5535 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_323)   --->   "%empty_119 = and i1 %tmp_855, i1 %xor_ln81_644" [./components.h:81]   --->   Operation 5535 'and' 'empty_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5536 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_753)   --->   "%xor_ln81_645 = xor i1 %select_ln81_428, i1 1" [./components.h:81]   --->   Operation 5536 'xor' 'xor_ln81_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5537 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_753)   --->   "%or_ln81_322 = or i1 %tmp_859, i1 %xor_ln81_645" [./components.h:81]   --->   Operation 5537 'or' 'or_ln81_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5538 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_753)   --->   "%xor_ln81_646 = xor i1 %tmp_855, i1 1" [./components.h:81]   --->   Operation 5538 'xor' 'xor_ln81_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_753 = and i1 %or_ln81_322, i1 %xor_ln81_646" [./components.h:81]   --->   Operation 5539 'and' 'and_ln81_753' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_647)   --->   "%and_ln81_754 = and i1 %tmp_859, i1 %select_ln81_429" [./components.h:81]   --->   Operation 5540 'and' 'and_ln81_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5541 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_647 = xor i1 %and_ln81_754, i1 1" [./components.h:81]   --->   Operation 5541 'xor' 'xor_ln81_647' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5542 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_323)   --->   "%and_ln81_755 = and i1 %empty_119, i1 %xor_ln81_647" [./components.h:81]   --->   Operation 5542 'and' 'and_ln81_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5543 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_323 = or i1 %and_ln81_753, i1 %and_ln81_755" [./components.h:81]   --->   Operation 5543 'or' 'or_ln81_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5544 [1/1] (0.00ns)   --->   "%sext_ln81_324 = sext i16 %P_L1_W_0_load_108" [./components.h:81]   --->   Operation 5544 'sext' 'sext_ln81_324' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5545 [1/1] (0.00ns)   --->   "%zext_ln81_236 = zext i15 %x_load_108" [./components.h:81]   --->   Operation 5545 'zext' 'zext_ln81_236' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5546 [1/1] (1.94ns)   --->   "%mul_ln81_108 = mul i31 %sext_ln81_324, i31 %zext_ln81_236" [./components.h:81]   --->   Operation 5546 'mul' 'mul_ln81_108' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_216)   --->   "%select_ln81_430 = select i1 %and_ln81_753, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5547 'select' 'select_ln81_430' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_216)   --->   "%select_ln81_431 = select i1 %or_ln81_323, i16 %select_ln81_430, i16 %z_o_219" [./components.h:81]   --->   Operation 5548 'select' 'select_ln81_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_111 : Operation 5549 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_216)   --->   "%shl_ln81_107 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_431, i10 0" [./components.h:81]   --->   Operation 5549 'bitconcatenate' 'shl_ln81_107' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5550 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_216)   --->   "%sext_ln81_325 = sext i26 %shl_ln81_107" [./components.h:81]   --->   Operation 5550 'sext' 'sext_ln81_325' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5551 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_216)   --->   "%sext_ln81_326 = sext i31 %mul_ln81_108" [./components.h:81]   --->   Operation 5551 'sext' 'sext_ln81_326' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5552 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_216 = add i32 %sext_ln81_325, i32 %sext_ln81_326" [./components.h:81]   --->   Operation 5552 'add' 'add_ln81_216' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5553 [1/1] (0.00ns)   --->   "%tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 31" [./components.h:81]   --->   Operation 5553 'bitselect' 'tmp_863' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node z_o_221)   --->   "%z_o_220 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_216, i32 10, i32 25" [./components.h:81]   --->   Operation 5554 'partselect' 'z_o_220' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5555 [1/1] (0.00ns) (grouped into LUT with out node z_o_221)   --->   "%tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_108, i32 9" [./components.h:81]   --->   Operation 5555 'bitselect' 'tmp_864' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5556 [1/1] (0.00ns)   --->   "%trunc_ln81_108 = trunc i31 %mul_ln81_108" [./components.h:81]   --->   Operation 5556 'trunc' 'trunc_ln81_108' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5557 [1/1] (0.71ns)   --->   "%icmp_ln81_432 = icmp_ne  i9 %trunc_ln81_108, i9 0" [./components.h:81]   --->   Operation 5557 'icmp' 'icmp_ln81_432' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node z_o_221)   --->   "%tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 10" [./components.h:81]   --->   Operation 5558 'bitselect' 'tmp_866' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node z_o_221)   --->   "%or_ln81_324 = or i1 %tmp_866, i1 %icmp_ln81_432" [./components.h:81]   --->   Operation 5559 'or' 'or_ln81_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5560 [1/1] (0.00ns) (grouped into LUT with out node z_o_221)   --->   "%and_ln81_756 = and i1 %or_ln81_324, i1 %tmp_864" [./components.h:81]   --->   Operation 5560 'and' 'and_ln81_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node z_o_221)   --->   "%zext_ln81_108 = zext i1 %and_ln81_756" [./components.h:81]   --->   Operation 5561 'zext' 'zext_ln81_108' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5562 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_221 = add i16 %z_o_220, i16 %zext_ln81_108" [./components.h:81]   --->   Operation 5562 'add' 'z_o_221' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5563 [1/1] (0.00ns)   --->   "%tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_221, i32 15" [./components.h:81]   --->   Operation 5563 'bitselect' 'tmp_867' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5564 [1/1] (0.00ns)   --->   "%tmp_869 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_216, i32 27, i32 31" [./components.h:81]   --->   Operation 5564 'partselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5565 [1/1] (0.70ns)   --->   "%icmp_ln81_433 = icmp_eq  i5 %tmp_869, i5 31" [./components.h:81]   --->   Operation 5565 'icmp' 'icmp_ln81_433' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5566 [1/1] (0.00ns)   --->   "%tmp_870 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_216, i32 26, i32 31" [./components.h:81]   --->   Operation 5566 'partselect' 'tmp_870' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 5567 [1/1] (0.70ns)   --->   "%icmp_ln81_434 = icmp_eq  i6 %tmp_870, i6 63" [./components.h:81]   --->   Operation 5567 'icmp' 'icmp_ln81_434' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5568 [1/1] (0.70ns)   --->   "%icmp_ln81_435 = icmp_eq  i6 %tmp_870, i6 0" [./components.h:81]   --->   Operation 5568 'icmp' 'icmp_ln81_435' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5569 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_109 = load i16 109" [./components.h:81]   --->   Operation 5569 'load' 'P_L1_W_0_load_109' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_111 : Operation 5570 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_110 = load i16 110" [./components.h:81]   --->   Operation 5570 'load' 'P_L1_W_0_load_110' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 112 <SV = 111> <Delay = 3.59>
ST_112 : Operation 5571 [1/2] (0.58ns)   --->   "%x_load_110 = load i7 %x_addr_110" [./components.h:81]   --->   Operation 5571 'load' 'x_load_110' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_112 : Operation 5572 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_110, i15 110" [./components.h:67]   --->   Operation 5572 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_112 : Operation 5573 [1/1] (0.00ns)   --->   "%x_addr_111 = getelementptr i15 %x, i64 0, i64 111" [./components.h:67]   --->   Operation 5573 'getelementptr' 'x_addr_111' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5574 [2/2] (0.58ns)   --->   "%x_load_111 = load i7 %x_addr_111" [./components.h:81]   --->   Operation 5574 'load' 'x_load_111' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_112 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_757)   --->   "%tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 25" [./components.h:81]   --->   Operation 5575 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5576 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_757)   --->   "%xor_ln81_648 = xor i1 %tmp_867, i1 1" [./components.h:81]   --->   Operation 5576 'xor' 'xor_ln81_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5577 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_757 = and i1 %tmp_865, i1 %xor_ln81_648" [./components.h:81]   --->   Operation 5577 'and' 'and_ln81_757' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5578 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_653)   --->   "%tmp_868 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_216, i32 26" [./components.h:81]   --->   Operation 5578 'bitselect' 'tmp_868' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5579 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_760)   --->   "%select_ln81_432 = select i1 %and_ln81_757, i1 %icmp_ln81_434, i1 %icmp_ln81_435" [./components.h:81]   --->   Operation 5579 'select' 'select_ln81_432' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_653)   --->   "%xor_ln81_649 = xor i1 %tmp_868, i1 1" [./components.h:81]   --->   Operation 5580 'xor' 'xor_ln81_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5581 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_653)   --->   "%and_ln81_758 = and i1 %icmp_ln81_433, i1 %xor_ln81_649" [./components.h:81]   --->   Operation 5581 'and' 'and_ln81_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5582 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_653)   --->   "%select_ln81_433 = select i1 %and_ln81_757, i1 %and_ln81_758, i1 %icmp_ln81_434" [./components.h:81]   --->   Operation 5582 'select' 'select_ln81_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_326)   --->   "%and_ln81_759 = and i1 %and_ln81_757, i1 %icmp_ln81_434" [./components.h:81]   --->   Operation 5583 'and' 'and_ln81_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5584 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_326)   --->   "%xor_ln81_650 = xor i1 %and_ln81_759, i1 1" [./components.h:81]   --->   Operation 5584 'xor' 'xor_ln81_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5585 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_326)   --->   "%empty_120 = and i1 %tmp_863, i1 %xor_ln81_650" [./components.h:81]   --->   Operation 5585 'and' 'empty_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5586 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_760)   --->   "%xor_ln81_651 = xor i1 %select_ln81_432, i1 1" [./components.h:81]   --->   Operation 5586 'xor' 'xor_ln81_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5587 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_760)   --->   "%or_ln81_325 = or i1 %tmp_867, i1 %xor_ln81_651" [./components.h:81]   --->   Operation 5587 'or' 'or_ln81_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5588 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_760)   --->   "%xor_ln81_652 = xor i1 %tmp_863, i1 1" [./components.h:81]   --->   Operation 5588 'xor' 'xor_ln81_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5589 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_760 = and i1 %or_ln81_325, i1 %xor_ln81_652" [./components.h:81]   --->   Operation 5589 'and' 'and_ln81_760' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5590 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_653)   --->   "%and_ln81_761 = and i1 %tmp_867, i1 %select_ln81_433" [./components.h:81]   --->   Operation 5590 'and' 'and_ln81_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5591 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_653 = xor i1 %and_ln81_761, i1 1" [./components.h:81]   --->   Operation 5591 'xor' 'xor_ln81_653' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5592 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_326)   --->   "%and_ln81_762 = and i1 %empty_120, i1 %xor_ln81_653" [./components.h:81]   --->   Operation 5592 'and' 'and_ln81_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5593 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_326 = or i1 %and_ln81_760, i1 %and_ln81_762" [./components.h:81]   --->   Operation 5593 'or' 'or_ln81_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5594 [1/1] (0.00ns)   --->   "%sext_ln81_327 = sext i16 %P_L1_W_0_load_109" [./components.h:81]   --->   Operation 5594 'sext' 'sext_ln81_327' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5595 [1/1] (0.00ns)   --->   "%zext_ln81_237 = zext i15 %x_load_109" [./components.h:81]   --->   Operation 5595 'zext' 'zext_ln81_237' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5596 [1/1] (1.94ns)   --->   "%mul_ln81_109 = mul i31 %sext_ln81_327, i31 %zext_ln81_237" [./components.h:81]   --->   Operation 5596 'mul' 'mul_ln81_109' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_218)   --->   "%select_ln81_434 = select i1 %and_ln81_760, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5597 'select' 'select_ln81_434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 5598 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_218)   --->   "%select_ln81_435 = select i1 %or_ln81_326, i16 %select_ln81_434, i16 %z_o_221" [./components.h:81]   --->   Operation 5598 'select' 'select_ln81_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 5599 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_218)   --->   "%shl_ln81_108 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_435, i10 0" [./components.h:81]   --->   Operation 5599 'bitconcatenate' 'shl_ln81_108' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5600 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_218)   --->   "%sext_ln81_328 = sext i26 %shl_ln81_108" [./components.h:81]   --->   Operation 5600 'sext' 'sext_ln81_328' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5601 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_218)   --->   "%sext_ln81_329 = sext i31 %mul_ln81_109" [./components.h:81]   --->   Operation 5601 'sext' 'sext_ln81_329' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5602 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_218 = add i32 %sext_ln81_328, i32 %sext_ln81_329" [./components.h:81]   --->   Operation 5602 'add' 'add_ln81_218' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5603 [1/1] (0.00ns)   --->   "%tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 31" [./components.h:81]   --->   Operation 5603 'bitselect' 'tmp_871' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5604 [1/1] (0.00ns) (grouped into LUT with out node z_o_223)   --->   "%z_o_222 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_218, i32 10, i32 25" [./components.h:81]   --->   Operation 5604 'partselect' 'z_o_222' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5605 [1/1] (0.00ns) (grouped into LUT with out node z_o_223)   --->   "%tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_109, i32 9" [./components.h:81]   --->   Operation 5605 'bitselect' 'tmp_872' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5606 [1/1] (0.00ns)   --->   "%trunc_ln81_109 = trunc i31 %mul_ln81_109" [./components.h:81]   --->   Operation 5606 'trunc' 'trunc_ln81_109' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5607 [1/1] (0.71ns)   --->   "%icmp_ln81_436 = icmp_ne  i9 %trunc_ln81_109, i9 0" [./components.h:81]   --->   Operation 5607 'icmp' 'icmp_ln81_436' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5608 [1/1] (0.00ns) (grouped into LUT with out node z_o_223)   --->   "%tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 10" [./components.h:81]   --->   Operation 5608 'bitselect' 'tmp_874' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5609 [1/1] (0.00ns) (grouped into LUT with out node z_o_223)   --->   "%or_ln81_327 = or i1 %tmp_874, i1 %icmp_ln81_436" [./components.h:81]   --->   Operation 5609 'or' 'or_ln81_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node z_o_223)   --->   "%and_ln81_763 = and i1 %or_ln81_327, i1 %tmp_872" [./components.h:81]   --->   Operation 5610 'and' 'and_ln81_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5611 [1/1] (0.00ns) (grouped into LUT with out node z_o_223)   --->   "%zext_ln81_109 = zext i1 %and_ln81_763" [./components.h:81]   --->   Operation 5611 'zext' 'zext_ln81_109' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5612 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_223 = add i16 %z_o_222, i16 %zext_ln81_109" [./components.h:81]   --->   Operation 5612 'add' 'z_o_223' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5613 [1/1] (0.00ns)   --->   "%tmp_875 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_223, i32 15" [./components.h:81]   --->   Operation 5613 'bitselect' 'tmp_875' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5614 [1/1] (0.00ns)   --->   "%tmp_877 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_218, i32 27, i32 31" [./components.h:81]   --->   Operation 5614 'partselect' 'tmp_877' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5615 [1/1] (0.70ns)   --->   "%icmp_ln81_437 = icmp_eq  i5 %tmp_877, i5 31" [./components.h:81]   --->   Operation 5615 'icmp' 'icmp_ln81_437' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5616 [1/1] (0.00ns)   --->   "%tmp_878 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_218, i32 26, i32 31" [./components.h:81]   --->   Operation 5616 'partselect' 'tmp_878' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 5617 [1/1] (0.70ns)   --->   "%icmp_ln81_438 = icmp_eq  i6 %tmp_878, i6 63" [./components.h:81]   --->   Operation 5617 'icmp' 'icmp_ln81_438' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5618 [1/1] (0.70ns)   --->   "%icmp_ln81_439 = icmp_eq  i6 %tmp_878, i6 0" [./components.h:81]   --->   Operation 5618 'icmp' 'icmp_ln81_439' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5619 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_110 = load i16 110" [./components.h:81]   --->   Operation 5619 'load' 'P_L1_W_0_load_110' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_112 : Operation 5620 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_111 = load i16 111" [./components.h:81]   --->   Operation 5620 'load' 'P_L1_W_0_load_111' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 113 <SV = 112> <Delay = 3.59>
ST_113 : Operation 5621 [1/2] (0.58ns)   --->   "%x_load_111 = load i7 %x_addr_111" [./components.h:81]   --->   Operation 5621 'load' 'x_load_111' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_113 : Operation 5622 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_111, i15 111" [./components.h:67]   --->   Operation 5622 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_113 : Operation 5623 [1/1] (0.00ns)   --->   "%x_addr_112 = getelementptr i15 %x, i64 0, i64 112" [./components.h:67]   --->   Operation 5623 'getelementptr' 'x_addr_112' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5624 [2/2] (0.58ns)   --->   "%x_load_112 = load i7 %x_addr_112" [./components.h:81]   --->   Operation 5624 'load' 'x_load_112' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_113 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_764)   --->   "%tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 25" [./components.h:81]   --->   Operation 5625 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_764)   --->   "%xor_ln81_654 = xor i1 %tmp_875, i1 1" [./components.h:81]   --->   Operation 5626 'xor' 'xor_ln81_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5627 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_764 = and i1 %tmp_873, i1 %xor_ln81_654" [./components.h:81]   --->   Operation 5627 'and' 'and_ln81_764' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5628 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_659)   --->   "%tmp_876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_218, i32 26" [./components.h:81]   --->   Operation 5628 'bitselect' 'tmp_876' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5629 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_767)   --->   "%select_ln81_436 = select i1 %and_ln81_764, i1 %icmp_ln81_438, i1 %icmp_ln81_439" [./components.h:81]   --->   Operation 5629 'select' 'select_ln81_436' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 5630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_659)   --->   "%xor_ln81_655 = xor i1 %tmp_876, i1 1" [./components.h:81]   --->   Operation 5630 'xor' 'xor_ln81_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_659)   --->   "%and_ln81_765 = and i1 %icmp_ln81_437, i1 %xor_ln81_655" [./components.h:81]   --->   Operation 5631 'and' 'and_ln81_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_659)   --->   "%select_ln81_437 = select i1 %and_ln81_764, i1 %and_ln81_765, i1 %icmp_ln81_438" [./components.h:81]   --->   Operation 5632 'select' 'select_ln81_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 5633 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_329)   --->   "%and_ln81_766 = and i1 %and_ln81_764, i1 %icmp_ln81_438" [./components.h:81]   --->   Operation 5633 'and' 'and_ln81_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5634 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_329)   --->   "%xor_ln81_656 = xor i1 %and_ln81_766, i1 1" [./components.h:81]   --->   Operation 5634 'xor' 'xor_ln81_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5635 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_329)   --->   "%empty_121 = and i1 %tmp_871, i1 %xor_ln81_656" [./components.h:81]   --->   Operation 5635 'and' 'empty_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5636 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_767)   --->   "%xor_ln81_657 = xor i1 %select_ln81_436, i1 1" [./components.h:81]   --->   Operation 5636 'xor' 'xor_ln81_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5637 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_767)   --->   "%or_ln81_328 = or i1 %tmp_875, i1 %xor_ln81_657" [./components.h:81]   --->   Operation 5637 'or' 'or_ln81_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5638 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_767)   --->   "%xor_ln81_658 = xor i1 %tmp_871, i1 1" [./components.h:81]   --->   Operation 5638 'xor' 'xor_ln81_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5639 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_767 = and i1 %or_ln81_328, i1 %xor_ln81_658" [./components.h:81]   --->   Operation 5639 'and' 'and_ln81_767' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5640 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_659)   --->   "%and_ln81_768 = and i1 %tmp_875, i1 %select_ln81_437" [./components.h:81]   --->   Operation 5640 'and' 'and_ln81_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5641 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_659 = xor i1 %and_ln81_768, i1 1" [./components.h:81]   --->   Operation 5641 'xor' 'xor_ln81_659' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5642 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_329)   --->   "%and_ln81_769 = and i1 %empty_121, i1 %xor_ln81_659" [./components.h:81]   --->   Operation 5642 'and' 'and_ln81_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5643 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_329 = or i1 %and_ln81_767, i1 %and_ln81_769" [./components.h:81]   --->   Operation 5643 'or' 'or_ln81_329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5644 [1/1] (0.00ns)   --->   "%sext_ln81_330 = sext i16 %P_L1_W_0_load_110" [./components.h:81]   --->   Operation 5644 'sext' 'sext_ln81_330' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5645 [1/1] (0.00ns)   --->   "%zext_ln81_238 = zext i15 %x_load_110" [./components.h:81]   --->   Operation 5645 'zext' 'zext_ln81_238' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5646 [1/1] (1.94ns)   --->   "%mul_ln81_110 = mul i31 %sext_ln81_330, i31 %zext_ln81_238" [./components.h:81]   --->   Operation 5646 'mul' 'mul_ln81_110' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_220)   --->   "%select_ln81_438 = select i1 %and_ln81_767, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5647 'select' 'select_ln81_438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 5648 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_220)   --->   "%select_ln81_439 = select i1 %or_ln81_329, i16 %select_ln81_438, i16 %z_o_223" [./components.h:81]   --->   Operation 5648 'select' 'select_ln81_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_113 : Operation 5649 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_220)   --->   "%shl_ln81_109 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_439, i10 0" [./components.h:81]   --->   Operation 5649 'bitconcatenate' 'shl_ln81_109' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5650 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_220)   --->   "%sext_ln81_331 = sext i26 %shl_ln81_109" [./components.h:81]   --->   Operation 5650 'sext' 'sext_ln81_331' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5651 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_220)   --->   "%sext_ln81_332 = sext i31 %mul_ln81_110" [./components.h:81]   --->   Operation 5651 'sext' 'sext_ln81_332' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5652 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_220 = add i32 %sext_ln81_331, i32 %sext_ln81_332" [./components.h:81]   --->   Operation 5652 'add' 'add_ln81_220' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5653 [1/1] (0.00ns)   --->   "%tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 31" [./components.h:81]   --->   Operation 5653 'bitselect' 'tmp_879' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5654 [1/1] (0.00ns) (grouped into LUT with out node z_o_225)   --->   "%z_o_224 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_220, i32 10, i32 25" [./components.h:81]   --->   Operation 5654 'partselect' 'z_o_224' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5655 [1/1] (0.00ns) (grouped into LUT with out node z_o_225)   --->   "%tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_110, i32 9" [./components.h:81]   --->   Operation 5655 'bitselect' 'tmp_880' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5656 [1/1] (0.00ns)   --->   "%trunc_ln81_110 = trunc i31 %mul_ln81_110" [./components.h:81]   --->   Operation 5656 'trunc' 'trunc_ln81_110' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5657 [1/1] (0.71ns)   --->   "%icmp_ln81_440 = icmp_ne  i9 %trunc_ln81_110, i9 0" [./components.h:81]   --->   Operation 5657 'icmp' 'icmp_ln81_440' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node z_o_225)   --->   "%tmp_882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 10" [./components.h:81]   --->   Operation 5658 'bitselect' 'tmp_882' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5659 [1/1] (0.00ns) (grouped into LUT with out node z_o_225)   --->   "%or_ln81_330 = or i1 %tmp_882, i1 %icmp_ln81_440" [./components.h:81]   --->   Operation 5659 'or' 'or_ln81_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5660 [1/1] (0.00ns) (grouped into LUT with out node z_o_225)   --->   "%and_ln81_770 = and i1 %or_ln81_330, i1 %tmp_880" [./components.h:81]   --->   Operation 5660 'and' 'and_ln81_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node z_o_225)   --->   "%zext_ln81_110 = zext i1 %and_ln81_770" [./components.h:81]   --->   Operation 5661 'zext' 'zext_ln81_110' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5662 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_225 = add i16 %z_o_224, i16 %zext_ln81_110" [./components.h:81]   --->   Operation 5662 'add' 'z_o_225' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5663 [1/1] (0.00ns)   --->   "%tmp_883 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_225, i32 15" [./components.h:81]   --->   Operation 5663 'bitselect' 'tmp_883' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5664 [1/1] (0.00ns)   --->   "%tmp_885 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_220, i32 27, i32 31" [./components.h:81]   --->   Operation 5664 'partselect' 'tmp_885' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5665 [1/1] (0.70ns)   --->   "%icmp_ln81_441 = icmp_eq  i5 %tmp_885, i5 31" [./components.h:81]   --->   Operation 5665 'icmp' 'icmp_ln81_441' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5666 [1/1] (0.00ns)   --->   "%tmp_886 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_220, i32 26, i32 31" [./components.h:81]   --->   Operation 5666 'partselect' 'tmp_886' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 5667 [1/1] (0.70ns)   --->   "%icmp_ln81_442 = icmp_eq  i6 %tmp_886, i6 63" [./components.h:81]   --->   Operation 5667 'icmp' 'icmp_ln81_442' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5668 [1/1] (0.70ns)   --->   "%icmp_ln81_443 = icmp_eq  i6 %tmp_886, i6 0" [./components.h:81]   --->   Operation 5668 'icmp' 'icmp_ln81_443' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5669 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_111 = load i16 111" [./components.h:81]   --->   Operation 5669 'load' 'P_L1_W_0_load_111' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_113 : Operation 5670 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_112 = load i16 112" [./components.h:81]   --->   Operation 5670 'load' 'P_L1_W_0_load_112' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 114 <SV = 113> <Delay = 3.59>
ST_114 : Operation 5671 [1/2] (0.58ns)   --->   "%x_load_112 = load i7 %x_addr_112" [./components.h:81]   --->   Operation 5671 'load' 'x_load_112' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_114 : Operation 5672 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_112, i15 112" [./components.h:67]   --->   Operation 5672 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_114 : Operation 5673 [1/1] (0.00ns)   --->   "%x_addr_113 = getelementptr i15 %x, i64 0, i64 113" [./components.h:67]   --->   Operation 5673 'getelementptr' 'x_addr_113' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5674 [2/2] (0.58ns)   --->   "%x_load_113 = load i7 %x_addr_113" [./components.h:81]   --->   Operation 5674 'load' 'x_load_113' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_114 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_771)   --->   "%tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 25" [./components.h:81]   --->   Operation 5675 'bitselect' 'tmp_881' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_771)   --->   "%xor_ln81_660 = xor i1 %tmp_883, i1 1" [./components.h:81]   --->   Operation 5676 'xor' 'xor_ln81_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_771 = and i1 %tmp_881, i1 %xor_ln81_660" [./components.h:81]   --->   Operation 5677 'and' 'and_ln81_771' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_665)   --->   "%tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_220, i32 26" [./components.h:81]   --->   Operation 5678 'bitselect' 'tmp_884' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_774)   --->   "%select_ln81_440 = select i1 %and_ln81_771, i1 %icmp_ln81_442, i1 %icmp_ln81_443" [./components.h:81]   --->   Operation 5679 'select' 'select_ln81_440' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_665)   --->   "%xor_ln81_661 = xor i1 %tmp_884, i1 1" [./components.h:81]   --->   Operation 5680 'xor' 'xor_ln81_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_665)   --->   "%and_ln81_772 = and i1 %icmp_ln81_441, i1 %xor_ln81_661" [./components.h:81]   --->   Operation 5681 'and' 'and_ln81_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5682 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_665)   --->   "%select_ln81_441 = select i1 %and_ln81_771, i1 %and_ln81_772, i1 %icmp_ln81_442" [./components.h:81]   --->   Operation 5682 'select' 'select_ln81_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 5683 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_332)   --->   "%and_ln81_773 = and i1 %and_ln81_771, i1 %icmp_ln81_442" [./components.h:81]   --->   Operation 5683 'and' 'and_ln81_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_332)   --->   "%xor_ln81_662 = xor i1 %and_ln81_773, i1 1" [./components.h:81]   --->   Operation 5684 'xor' 'xor_ln81_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5685 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_332)   --->   "%empty_122 = and i1 %tmp_879, i1 %xor_ln81_662" [./components.h:81]   --->   Operation 5685 'and' 'empty_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5686 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_774)   --->   "%xor_ln81_663 = xor i1 %select_ln81_440, i1 1" [./components.h:81]   --->   Operation 5686 'xor' 'xor_ln81_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5687 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_774)   --->   "%or_ln81_331 = or i1 %tmp_883, i1 %xor_ln81_663" [./components.h:81]   --->   Operation 5687 'or' 'or_ln81_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_774)   --->   "%xor_ln81_664 = xor i1 %tmp_879, i1 1" [./components.h:81]   --->   Operation 5688 'xor' 'xor_ln81_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5689 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_774 = and i1 %or_ln81_331, i1 %xor_ln81_664" [./components.h:81]   --->   Operation 5689 'and' 'and_ln81_774' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5690 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_665)   --->   "%and_ln81_775 = and i1 %tmp_883, i1 %select_ln81_441" [./components.h:81]   --->   Operation 5690 'and' 'and_ln81_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5691 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_665 = xor i1 %and_ln81_775, i1 1" [./components.h:81]   --->   Operation 5691 'xor' 'xor_ln81_665' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5692 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_332)   --->   "%and_ln81_776 = and i1 %empty_122, i1 %xor_ln81_665" [./components.h:81]   --->   Operation 5692 'and' 'and_ln81_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5693 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_332 = or i1 %and_ln81_774, i1 %and_ln81_776" [./components.h:81]   --->   Operation 5693 'or' 'or_ln81_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln81_333 = sext i16 %P_L1_W_0_load_111" [./components.h:81]   --->   Operation 5694 'sext' 'sext_ln81_333' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5695 [1/1] (0.00ns)   --->   "%zext_ln81_239 = zext i15 %x_load_111" [./components.h:81]   --->   Operation 5695 'zext' 'zext_ln81_239' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5696 [1/1] (1.94ns)   --->   "%mul_ln81_111 = mul i31 %sext_ln81_333, i31 %zext_ln81_239" [./components.h:81]   --->   Operation 5696 'mul' 'mul_ln81_111' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5697 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_222)   --->   "%select_ln81_442 = select i1 %and_ln81_774, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5697 'select' 'select_ln81_442' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 5698 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_222)   --->   "%select_ln81_443 = select i1 %or_ln81_332, i16 %select_ln81_442, i16 %z_o_225" [./components.h:81]   --->   Operation 5698 'select' 'select_ln81_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_114 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_222)   --->   "%shl_ln81_110 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_443, i10 0" [./components.h:81]   --->   Operation 5699 'bitconcatenate' 'shl_ln81_110' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5700 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_222)   --->   "%sext_ln81_334 = sext i26 %shl_ln81_110" [./components.h:81]   --->   Operation 5700 'sext' 'sext_ln81_334' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_222)   --->   "%sext_ln81_335 = sext i31 %mul_ln81_111" [./components.h:81]   --->   Operation 5701 'sext' 'sext_ln81_335' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5702 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_222 = add i32 %sext_ln81_334, i32 %sext_ln81_335" [./components.h:81]   --->   Operation 5702 'add' 'add_ln81_222' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5703 [1/1] (0.00ns)   --->   "%tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 31" [./components.h:81]   --->   Operation 5703 'bitselect' 'tmp_887' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5704 [1/1] (0.00ns) (grouped into LUT with out node z_o_227)   --->   "%z_o_226 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_222, i32 10, i32 25" [./components.h:81]   --->   Operation 5704 'partselect' 'z_o_226' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5705 [1/1] (0.00ns) (grouped into LUT with out node z_o_227)   --->   "%tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_111, i32 9" [./components.h:81]   --->   Operation 5705 'bitselect' 'tmp_888' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5706 [1/1] (0.00ns)   --->   "%trunc_ln81_111 = trunc i31 %mul_ln81_111" [./components.h:81]   --->   Operation 5706 'trunc' 'trunc_ln81_111' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5707 [1/1] (0.71ns)   --->   "%icmp_ln81_444 = icmp_ne  i9 %trunc_ln81_111, i9 0" [./components.h:81]   --->   Operation 5707 'icmp' 'icmp_ln81_444' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node z_o_227)   --->   "%tmp_890 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 10" [./components.h:81]   --->   Operation 5708 'bitselect' 'tmp_890' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5709 [1/1] (0.00ns) (grouped into LUT with out node z_o_227)   --->   "%or_ln81_333 = or i1 %tmp_890, i1 %icmp_ln81_444" [./components.h:81]   --->   Operation 5709 'or' 'or_ln81_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5710 [1/1] (0.00ns) (grouped into LUT with out node z_o_227)   --->   "%and_ln81_777 = and i1 %or_ln81_333, i1 %tmp_888" [./components.h:81]   --->   Operation 5710 'and' 'and_ln81_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5711 [1/1] (0.00ns) (grouped into LUT with out node z_o_227)   --->   "%zext_ln81_111 = zext i1 %and_ln81_777" [./components.h:81]   --->   Operation 5711 'zext' 'zext_ln81_111' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5712 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_227 = add i16 %z_o_226, i16 %zext_ln81_111" [./components.h:81]   --->   Operation 5712 'add' 'z_o_227' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5713 [1/1] (0.00ns)   --->   "%tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_227, i32 15" [./components.h:81]   --->   Operation 5713 'bitselect' 'tmp_891' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5714 [1/1] (0.00ns)   --->   "%tmp_893 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_222, i32 27, i32 31" [./components.h:81]   --->   Operation 5714 'partselect' 'tmp_893' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5715 [1/1] (0.70ns)   --->   "%icmp_ln81_445 = icmp_eq  i5 %tmp_893, i5 31" [./components.h:81]   --->   Operation 5715 'icmp' 'icmp_ln81_445' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5716 [1/1] (0.00ns)   --->   "%tmp_894 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_222, i32 26, i32 31" [./components.h:81]   --->   Operation 5716 'partselect' 'tmp_894' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 5717 [1/1] (0.70ns)   --->   "%icmp_ln81_446 = icmp_eq  i6 %tmp_894, i6 63" [./components.h:81]   --->   Operation 5717 'icmp' 'icmp_ln81_446' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5718 [1/1] (0.70ns)   --->   "%icmp_ln81_447 = icmp_eq  i6 %tmp_894, i6 0" [./components.h:81]   --->   Operation 5718 'icmp' 'icmp_ln81_447' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5719 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_112 = load i16 112" [./components.h:81]   --->   Operation 5719 'load' 'P_L1_W_0_load_112' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_114 : Operation 5720 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_113 = load i16 113" [./components.h:81]   --->   Operation 5720 'load' 'P_L1_W_0_load_113' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 115 <SV = 114> <Delay = 3.59>
ST_115 : Operation 5721 [1/2] (0.58ns)   --->   "%x_load_113 = load i7 %x_addr_113" [./components.h:81]   --->   Operation 5721 'load' 'x_load_113' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_115 : Operation 5722 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_113, i15 113" [./components.h:67]   --->   Operation 5722 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_115 : Operation 5723 [1/1] (0.00ns)   --->   "%x_addr_114 = getelementptr i15 %x, i64 0, i64 114" [./components.h:67]   --->   Operation 5723 'getelementptr' 'x_addr_114' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5724 [2/2] (0.58ns)   --->   "%x_load_114 = load i7 %x_addr_114" [./components.h:81]   --->   Operation 5724 'load' 'x_load_114' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_115 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_778)   --->   "%tmp_889 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 25" [./components.h:81]   --->   Operation 5725 'bitselect' 'tmp_889' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5726 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_778)   --->   "%xor_ln81_666 = xor i1 %tmp_891, i1 1" [./components.h:81]   --->   Operation 5726 'xor' 'xor_ln81_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_778 = and i1 %tmp_889, i1 %xor_ln81_666" [./components.h:81]   --->   Operation 5727 'and' 'and_ln81_778' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_671)   --->   "%tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_222, i32 26" [./components.h:81]   --->   Operation 5728 'bitselect' 'tmp_892' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5729 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_781)   --->   "%select_ln81_444 = select i1 %and_ln81_778, i1 %icmp_ln81_446, i1 %icmp_ln81_447" [./components.h:81]   --->   Operation 5729 'select' 'select_ln81_444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 5730 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_671)   --->   "%xor_ln81_667 = xor i1 %tmp_892, i1 1" [./components.h:81]   --->   Operation 5730 'xor' 'xor_ln81_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_671)   --->   "%and_ln81_779 = and i1 %icmp_ln81_445, i1 %xor_ln81_667" [./components.h:81]   --->   Operation 5731 'and' 'and_ln81_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_671)   --->   "%select_ln81_445 = select i1 %and_ln81_778, i1 %and_ln81_779, i1 %icmp_ln81_446" [./components.h:81]   --->   Operation 5732 'select' 'select_ln81_445' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_335)   --->   "%and_ln81_780 = and i1 %and_ln81_778, i1 %icmp_ln81_446" [./components.h:81]   --->   Operation 5733 'and' 'and_ln81_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5734 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_335)   --->   "%xor_ln81_668 = xor i1 %and_ln81_780, i1 1" [./components.h:81]   --->   Operation 5734 'xor' 'xor_ln81_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5735 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_335)   --->   "%empty_123 = and i1 %tmp_887, i1 %xor_ln81_668" [./components.h:81]   --->   Operation 5735 'and' 'empty_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5736 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_781)   --->   "%xor_ln81_669 = xor i1 %select_ln81_444, i1 1" [./components.h:81]   --->   Operation 5736 'xor' 'xor_ln81_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_781)   --->   "%or_ln81_334 = or i1 %tmp_891, i1 %xor_ln81_669" [./components.h:81]   --->   Operation 5737 'or' 'or_ln81_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5738 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_781)   --->   "%xor_ln81_670 = xor i1 %tmp_887, i1 1" [./components.h:81]   --->   Operation 5738 'xor' 'xor_ln81_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5739 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_781 = and i1 %or_ln81_334, i1 %xor_ln81_670" [./components.h:81]   --->   Operation 5739 'and' 'and_ln81_781' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_671)   --->   "%and_ln81_782 = and i1 %tmp_891, i1 %select_ln81_445" [./components.h:81]   --->   Operation 5740 'and' 'and_ln81_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5741 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_671 = xor i1 %and_ln81_782, i1 1" [./components.h:81]   --->   Operation 5741 'xor' 'xor_ln81_671' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5742 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_335)   --->   "%and_ln81_783 = and i1 %empty_123, i1 %xor_ln81_671" [./components.h:81]   --->   Operation 5742 'and' 'and_ln81_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_335 = or i1 %and_ln81_781, i1 %and_ln81_783" [./components.h:81]   --->   Operation 5743 'or' 'or_ln81_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5744 [1/1] (0.00ns)   --->   "%sext_ln81_336 = sext i16 %P_L1_W_0_load_112" [./components.h:81]   --->   Operation 5744 'sext' 'sext_ln81_336' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5745 [1/1] (0.00ns)   --->   "%zext_ln81_240 = zext i15 %x_load_112" [./components.h:81]   --->   Operation 5745 'zext' 'zext_ln81_240' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5746 [1/1] (1.94ns)   --->   "%mul_ln81_112 = mul i31 %sext_ln81_336, i31 %zext_ln81_240" [./components.h:81]   --->   Operation 5746 'mul' 'mul_ln81_112' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5747 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_224)   --->   "%select_ln81_446 = select i1 %and_ln81_781, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5747 'select' 'select_ln81_446' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 5748 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_224)   --->   "%select_ln81_447 = select i1 %or_ln81_335, i16 %select_ln81_446, i16 %z_o_227" [./components.h:81]   --->   Operation 5748 'select' 'select_ln81_447' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_115 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_224)   --->   "%shl_ln81_111 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_447, i10 0" [./components.h:81]   --->   Operation 5749 'bitconcatenate' 'shl_ln81_111' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_224)   --->   "%sext_ln81_337 = sext i26 %shl_ln81_111" [./components.h:81]   --->   Operation 5750 'sext' 'sext_ln81_337' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5751 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_224)   --->   "%sext_ln81_338 = sext i31 %mul_ln81_112" [./components.h:81]   --->   Operation 5751 'sext' 'sext_ln81_338' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5752 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_224 = add i32 %sext_ln81_337, i32 %sext_ln81_338" [./components.h:81]   --->   Operation 5752 'add' 'add_ln81_224' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5753 [1/1] (0.00ns)   --->   "%tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 31" [./components.h:81]   --->   Operation 5753 'bitselect' 'tmp_895' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5754 [1/1] (0.00ns) (grouped into LUT with out node z_o_229)   --->   "%z_o_228 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_224, i32 10, i32 25" [./components.h:81]   --->   Operation 5754 'partselect' 'z_o_228' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node z_o_229)   --->   "%tmp_896 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_112, i32 9" [./components.h:81]   --->   Operation 5755 'bitselect' 'tmp_896' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5756 [1/1] (0.00ns)   --->   "%trunc_ln81_112 = trunc i31 %mul_ln81_112" [./components.h:81]   --->   Operation 5756 'trunc' 'trunc_ln81_112' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5757 [1/1] (0.71ns)   --->   "%icmp_ln81_448 = icmp_ne  i9 %trunc_ln81_112, i9 0" [./components.h:81]   --->   Operation 5757 'icmp' 'icmp_ln81_448' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node z_o_229)   --->   "%tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 10" [./components.h:81]   --->   Operation 5758 'bitselect' 'tmp_898' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5759 [1/1] (0.00ns) (grouped into LUT with out node z_o_229)   --->   "%or_ln81_336 = or i1 %tmp_898, i1 %icmp_ln81_448" [./components.h:81]   --->   Operation 5759 'or' 'or_ln81_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5760 [1/1] (0.00ns) (grouped into LUT with out node z_o_229)   --->   "%and_ln81_784 = and i1 %or_ln81_336, i1 %tmp_896" [./components.h:81]   --->   Operation 5760 'and' 'and_ln81_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5761 [1/1] (0.00ns) (grouped into LUT with out node z_o_229)   --->   "%zext_ln81_112 = zext i1 %and_ln81_784" [./components.h:81]   --->   Operation 5761 'zext' 'zext_ln81_112' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5762 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_229 = add i16 %z_o_228, i16 %zext_ln81_112" [./components.h:81]   --->   Operation 5762 'add' 'z_o_229' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5763 [1/1] (0.00ns)   --->   "%tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_229, i32 15" [./components.h:81]   --->   Operation 5763 'bitselect' 'tmp_899' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5764 [1/1] (0.00ns)   --->   "%tmp_901 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_224, i32 27, i32 31" [./components.h:81]   --->   Operation 5764 'partselect' 'tmp_901' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5765 [1/1] (0.70ns)   --->   "%icmp_ln81_449 = icmp_eq  i5 %tmp_901, i5 31" [./components.h:81]   --->   Operation 5765 'icmp' 'icmp_ln81_449' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5766 [1/1] (0.00ns)   --->   "%tmp_902 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_224, i32 26, i32 31" [./components.h:81]   --->   Operation 5766 'partselect' 'tmp_902' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 5767 [1/1] (0.70ns)   --->   "%icmp_ln81_450 = icmp_eq  i6 %tmp_902, i6 63" [./components.h:81]   --->   Operation 5767 'icmp' 'icmp_ln81_450' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5768 [1/1] (0.70ns)   --->   "%icmp_ln81_451 = icmp_eq  i6 %tmp_902, i6 0" [./components.h:81]   --->   Operation 5768 'icmp' 'icmp_ln81_451' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5769 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_113 = load i16 113" [./components.h:81]   --->   Operation 5769 'load' 'P_L1_W_0_load_113' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_115 : Operation 5770 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_114 = load i16 114" [./components.h:81]   --->   Operation 5770 'load' 'P_L1_W_0_load_114' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 116 <SV = 115> <Delay = 3.59>
ST_116 : Operation 5771 [1/2] (0.58ns)   --->   "%x_load_114 = load i7 %x_addr_114" [./components.h:81]   --->   Operation 5771 'load' 'x_load_114' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_116 : Operation 5772 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_114, i15 114" [./components.h:67]   --->   Operation 5772 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_116 : Operation 5773 [1/1] (0.00ns)   --->   "%x_addr_115 = getelementptr i15 %x, i64 0, i64 115" [./components.h:67]   --->   Operation 5773 'getelementptr' 'x_addr_115' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5774 [2/2] (0.58ns)   --->   "%x_load_115 = load i7 %x_addr_115" [./components.h:81]   --->   Operation 5774 'load' 'x_load_115' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_116 : Operation 5775 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_785)   --->   "%tmp_897 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 25" [./components.h:81]   --->   Operation 5775 'bitselect' 'tmp_897' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5776 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_785)   --->   "%xor_ln81_672 = xor i1 %tmp_899, i1 1" [./components.h:81]   --->   Operation 5776 'xor' 'xor_ln81_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5777 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_785 = and i1 %tmp_897, i1 %xor_ln81_672" [./components.h:81]   --->   Operation 5777 'and' 'and_ln81_785' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_677)   --->   "%tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_224, i32 26" [./components.h:81]   --->   Operation 5778 'bitselect' 'tmp_900' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5779 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_788)   --->   "%select_ln81_448 = select i1 %and_ln81_785, i1 %icmp_ln81_450, i1 %icmp_ln81_451" [./components.h:81]   --->   Operation 5779 'select' 'select_ln81_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_677)   --->   "%xor_ln81_673 = xor i1 %tmp_900, i1 1" [./components.h:81]   --->   Operation 5780 'xor' 'xor_ln81_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5781 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_677)   --->   "%and_ln81_786 = and i1 %icmp_ln81_449, i1 %xor_ln81_673" [./components.h:81]   --->   Operation 5781 'and' 'and_ln81_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_677)   --->   "%select_ln81_449 = select i1 %and_ln81_785, i1 %and_ln81_786, i1 %icmp_ln81_450" [./components.h:81]   --->   Operation 5782 'select' 'select_ln81_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_338)   --->   "%and_ln81_787 = and i1 %and_ln81_785, i1 %icmp_ln81_450" [./components.h:81]   --->   Operation 5783 'and' 'and_ln81_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5784 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_338)   --->   "%xor_ln81_674 = xor i1 %and_ln81_787, i1 1" [./components.h:81]   --->   Operation 5784 'xor' 'xor_ln81_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_338)   --->   "%empty_124 = and i1 %tmp_895, i1 %xor_ln81_674" [./components.h:81]   --->   Operation 5785 'and' 'empty_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_788)   --->   "%xor_ln81_675 = xor i1 %select_ln81_448, i1 1" [./components.h:81]   --->   Operation 5786 'xor' 'xor_ln81_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_788)   --->   "%or_ln81_337 = or i1 %tmp_899, i1 %xor_ln81_675" [./components.h:81]   --->   Operation 5787 'or' 'or_ln81_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_788)   --->   "%xor_ln81_676 = xor i1 %tmp_895, i1 1" [./components.h:81]   --->   Operation 5788 'xor' 'xor_ln81_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5789 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_788 = and i1 %or_ln81_337, i1 %xor_ln81_676" [./components.h:81]   --->   Operation 5789 'and' 'and_ln81_788' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_677)   --->   "%and_ln81_789 = and i1 %tmp_899, i1 %select_ln81_449" [./components.h:81]   --->   Operation 5790 'and' 'and_ln81_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5791 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_677 = xor i1 %and_ln81_789, i1 1" [./components.h:81]   --->   Operation 5791 'xor' 'xor_ln81_677' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_338)   --->   "%and_ln81_790 = and i1 %empty_124, i1 %xor_ln81_677" [./components.h:81]   --->   Operation 5792 'and' 'and_ln81_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_338 = or i1 %and_ln81_788, i1 %and_ln81_790" [./components.h:81]   --->   Operation 5793 'or' 'or_ln81_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5794 [1/1] (0.00ns)   --->   "%sext_ln81_339 = sext i16 %P_L1_W_0_load_113" [./components.h:81]   --->   Operation 5794 'sext' 'sext_ln81_339' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5795 [1/1] (0.00ns)   --->   "%zext_ln81_241 = zext i15 %x_load_113" [./components.h:81]   --->   Operation 5795 'zext' 'zext_ln81_241' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5796 [1/1] (1.94ns)   --->   "%mul_ln81_113 = mul i31 %sext_ln81_339, i31 %zext_ln81_241" [./components.h:81]   --->   Operation 5796 'mul' 'mul_ln81_113' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5797 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_226)   --->   "%select_ln81_450 = select i1 %and_ln81_788, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5797 'select' 'select_ln81_450' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 5798 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_226)   --->   "%select_ln81_451 = select i1 %or_ln81_338, i16 %select_ln81_450, i16 %z_o_229" [./components.h:81]   --->   Operation 5798 'select' 'select_ln81_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_116 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_226)   --->   "%shl_ln81_112 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_451, i10 0" [./components.h:81]   --->   Operation 5799 'bitconcatenate' 'shl_ln81_112' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5800 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_226)   --->   "%sext_ln81_340 = sext i26 %shl_ln81_112" [./components.h:81]   --->   Operation 5800 'sext' 'sext_ln81_340' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5801 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_226)   --->   "%sext_ln81_341 = sext i31 %mul_ln81_113" [./components.h:81]   --->   Operation 5801 'sext' 'sext_ln81_341' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5802 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_226 = add i32 %sext_ln81_340, i32 %sext_ln81_341" [./components.h:81]   --->   Operation 5802 'add' 'add_ln81_226' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5803 [1/1] (0.00ns)   --->   "%tmp_903 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 31" [./components.h:81]   --->   Operation 5803 'bitselect' 'tmp_903' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node z_o_231)   --->   "%z_o_230 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_226, i32 10, i32 25" [./components.h:81]   --->   Operation 5804 'partselect' 'z_o_230' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5805 [1/1] (0.00ns) (grouped into LUT with out node z_o_231)   --->   "%tmp_904 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_113, i32 9" [./components.h:81]   --->   Operation 5805 'bitselect' 'tmp_904' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5806 [1/1] (0.00ns)   --->   "%trunc_ln81_113 = trunc i31 %mul_ln81_113" [./components.h:81]   --->   Operation 5806 'trunc' 'trunc_ln81_113' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5807 [1/1] (0.71ns)   --->   "%icmp_ln81_452 = icmp_ne  i9 %trunc_ln81_113, i9 0" [./components.h:81]   --->   Operation 5807 'icmp' 'icmp_ln81_452' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5808 [1/1] (0.00ns) (grouped into LUT with out node z_o_231)   --->   "%tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 10" [./components.h:81]   --->   Operation 5808 'bitselect' 'tmp_906' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5809 [1/1] (0.00ns) (grouped into LUT with out node z_o_231)   --->   "%or_ln81_339 = or i1 %tmp_906, i1 %icmp_ln81_452" [./components.h:81]   --->   Operation 5809 'or' 'or_ln81_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5810 [1/1] (0.00ns) (grouped into LUT with out node z_o_231)   --->   "%and_ln81_791 = and i1 %or_ln81_339, i1 %tmp_904" [./components.h:81]   --->   Operation 5810 'and' 'and_ln81_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5811 [1/1] (0.00ns) (grouped into LUT with out node z_o_231)   --->   "%zext_ln81_113 = zext i1 %and_ln81_791" [./components.h:81]   --->   Operation 5811 'zext' 'zext_ln81_113' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5812 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_231 = add i16 %z_o_230, i16 %zext_ln81_113" [./components.h:81]   --->   Operation 5812 'add' 'z_o_231' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5813 [1/1] (0.00ns)   --->   "%tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_231, i32 15" [./components.h:81]   --->   Operation 5813 'bitselect' 'tmp_907' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5814 [1/1] (0.00ns)   --->   "%tmp_909 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_226, i32 27, i32 31" [./components.h:81]   --->   Operation 5814 'partselect' 'tmp_909' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5815 [1/1] (0.70ns)   --->   "%icmp_ln81_453 = icmp_eq  i5 %tmp_909, i5 31" [./components.h:81]   --->   Operation 5815 'icmp' 'icmp_ln81_453' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5816 [1/1] (0.00ns)   --->   "%tmp_910 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_226, i32 26, i32 31" [./components.h:81]   --->   Operation 5816 'partselect' 'tmp_910' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 5817 [1/1] (0.70ns)   --->   "%icmp_ln81_454 = icmp_eq  i6 %tmp_910, i6 63" [./components.h:81]   --->   Operation 5817 'icmp' 'icmp_ln81_454' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5818 [1/1] (0.70ns)   --->   "%icmp_ln81_455 = icmp_eq  i6 %tmp_910, i6 0" [./components.h:81]   --->   Operation 5818 'icmp' 'icmp_ln81_455' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5819 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_114 = load i16 114" [./components.h:81]   --->   Operation 5819 'load' 'P_L1_W_0_load_114' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_116 : Operation 5820 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_115 = load i16 115" [./components.h:81]   --->   Operation 5820 'load' 'P_L1_W_0_load_115' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 117 <SV = 116> <Delay = 3.59>
ST_117 : Operation 5821 [1/2] (0.58ns)   --->   "%x_load_115 = load i7 %x_addr_115" [./components.h:81]   --->   Operation 5821 'load' 'x_load_115' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_117 : Operation 5822 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_115, i15 115" [./components.h:67]   --->   Operation 5822 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_117 : Operation 5823 [1/1] (0.00ns)   --->   "%x_addr_116 = getelementptr i15 %x, i64 0, i64 116" [./components.h:67]   --->   Operation 5823 'getelementptr' 'x_addr_116' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5824 [2/2] (0.58ns)   --->   "%x_load_116 = load i7 %x_addr_116" [./components.h:81]   --->   Operation 5824 'load' 'x_load_116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_117 : Operation 5825 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_792)   --->   "%tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 25" [./components.h:81]   --->   Operation 5825 'bitselect' 'tmp_905' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5826 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_792)   --->   "%xor_ln81_678 = xor i1 %tmp_907, i1 1" [./components.h:81]   --->   Operation 5826 'xor' 'xor_ln81_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5827 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_792 = and i1 %tmp_905, i1 %xor_ln81_678" [./components.h:81]   --->   Operation 5827 'and' 'and_ln81_792' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_683)   --->   "%tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_226, i32 26" [./components.h:81]   --->   Operation 5828 'bitselect' 'tmp_908' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5829 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_795)   --->   "%select_ln81_452 = select i1 %and_ln81_792, i1 %icmp_ln81_454, i1 %icmp_ln81_455" [./components.h:81]   --->   Operation 5829 'select' 'select_ln81_452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 5830 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_683)   --->   "%xor_ln81_679 = xor i1 %tmp_908, i1 1" [./components.h:81]   --->   Operation 5830 'xor' 'xor_ln81_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_683)   --->   "%and_ln81_793 = and i1 %icmp_ln81_453, i1 %xor_ln81_679" [./components.h:81]   --->   Operation 5831 'and' 'and_ln81_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_683)   --->   "%select_ln81_453 = select i1 %and_ln81_792, i1 %and_ln81_793, i1 %icmp_ln81_454" [./components.h:81]   --->   Operation 5832 'select' 'select_ln81_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 5833 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_341)   --->   "%and_ln81_794 = and i1 %and_ln81_792, i1 %icmp_ln81_454" [./components.h:81]   --->   Operation 5833 'and' 'and_ln81_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_341)   --->   "%xor_ln81_680 = xor i1 %and_ln81_794, i1 1" [./components.h:81]   --->   Operation 5834 'xor' 'xor_ln81_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5835 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_341)   --->   "%empty_125 = and i1 %tmp_903, i1 %xor_ln81_680" [./components.h:81]   --->   Operation 5835 'and' 'empty_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_795)   --->   "%xor_ln81_681 = xor i1 %select_ln81_452, i1 1" [./components.h:81]   --->   Operation 5836 'xor' 'xor_ln81_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5837 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_795)   --->   "%or_ln81_340 = or i1 %tmp_907, i1 %xor_ln81_681" [./components.h:81]   --->   Operation 5837 'or' 'or_ln81_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5838 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_795)   --->   "%xor_ln81_682 = xor i1 %tmp_903, i1 1" [./components.h:81]   --->   Operation 5838 'xor' 'xor_ln81_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5839 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_795 = and i1 %or_ln81_340, i1 %xor_ln81_682" [./components.h:81]   --->   Operation 5839 'and' 'and_ln81_795' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_683)   --->   "%and_ln81_796 = and i1 %tmp_907, i1 %select_ln81_453" [./components.h:81]   --->   Operation 5840 'and' 'and_ln81_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5841 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_683 = xor i1 %and_ln81_796, i1 1" [./components.h:81]   --->   Operation 5841 'xor' 'xor_ln81_683' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_341)   --->   "%and_ln81_797 = and i1 %empty_125, i1 %xor_ln81_683" [./components.h:81]   --->   Operation 5842 'and' 'and_ln81_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5843 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_341 = or i1 %and_ln81_795, i1 %and_ln81_797" [./components.h:81]   --->   Operation 5843 'or' 'or_ln81_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5844 [1/1] (0.00ns)   --->   "%sext_ln81_342 = sext i16 %P_L1_W_0_load_114" [./components.h:81]   --->   Operation 5844 'sext' 'sext_ln81_342' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5845 [1/1] (0.00ns)   --->   "%zext_ln81_242 = zext i15 %x_load_114" [./components.h:81]   --->   Operation 5845 'zext' 'zext_ln81_242' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5846 [1/1] (1.94ns)   --->   "%mul_ln81_114 = mul i31 %sext_ln81_342, i31 %zext_ln81_242" [./components.h:81]   --->   Operation 5846 'mul' 'mul_ln81_114' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_228)   --->   "%select_ln81_454 = select i1 %and_ln81_795, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5847 'select' 'select_ln81_454' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 5848 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_228)   --->   "%select_ln81_455 = select i1 %or_ln81_341, i16 %select_ln81_454, i16 %z_o_231" [./components.h:81]   --->   Operation 5848 'select' 'select_ln81_455' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_117 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_228)   --->   "%shl_ln81_113 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_455, i10 0" [./components.h:81]   --->   Operation 5849 'bitconcatenate' 'shl_ln81_113' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_228)   --->   "%sext_ln81_343 = sext i26 %shl_ln81_113" [./components.h:81]   --->   Operation 5850 'sext' 'sext_ln81_343' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5851 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_228)   --->   "%sext_ln81_344 = sext i31 %mul_ln81_114" [./components.h:81]   --->   Operation 5851 'sext' 'sext_ln81_344' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5852 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_228 = add i32 %sext_ln81_343, i32 %sext_ln81_344" [./components.h:81]   --->   Operation 5852 'add' 'add_ln81_228' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5853 [1/1] (0.00ns)   --->   "%tmp_911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 31" [./components.h:81]   --->   Operation 5853 'bitselect' 'tmp_911' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5854 [1/1] (0.00ns) (grouped into LUT with out node z_o_233)   --->   "%z_o_232 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_228, i32 10, i32 25" [./components.h:81]   --->   Operation 5854 'partselect' 'z_o_232' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node z_o_233)   --->   "%tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_114, i32 9" [./components.h:81]   --->   Operation 5855 'bitselect' 'tmp_912' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5856 [1/1] (0.00ns)   --->   "%trunc_ln81_114 = trunc i31 %mul_ln81_114" [./components.h:81]   --->   Operation 5856 'trunc' 'trunc_ln81_114' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5857 [1/1] (0.71ns)   --->   "%icmp_ln81_456 = icmp_ne  i9 %trunc_ln81_114, i9 0" [./components.h:81]   --->   Operation 5857 'icmp' 'icmp_ln81_456' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5858 [1/1] (0.00ns) (grouped into LUT with out node z_o_233)   --->   "%tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 10" [./components.h:81]   --->   Operation 5858 'bitselect' 'tmp_914' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5859 [1/1] (0.00ns) (grouped into LUT with out node z_o_233)   --->   "%or_ln81_342 = or i1 %tmp_914, i1 %icmp_ln81_456" [./components.h:81]   --->   Operation 5859 'or' 'or_ln81_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5860 [1/1] (0.00ns) (grouped into LUT with out node z_o_233)   --->   "%and_ln81_798 = and i1 %or_ln81_342, i1 %tmp_912" [./components.h:81]   --->   Operation 5860 'and' 'and_ln81_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node z_o_233)   --->   "%zext_ln81_114 = zext i1 %and_ln81_798" [./components.h:81]   --->   Operation 5861 'zext' 'zext_ln81_114' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5862 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_233 = add i16 %z_o_232, i16 %zext_ln81_114" [./components.h:81]   --->   Operation 5862 'add' 'z_o_233' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5863 [1/1] (0.00ns)   --->   "%tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_233, i32 15" [./components.h:81]   --->   Operation 5863 'bitselect' 'tmp_915' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5864 [1/1] (0.00ns)   --->   "%tmp_917 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_228, i32 27, i32 31" [./components.h:81]   --->   Operation 5864 'partselect' 'tmp_917' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5865 [1/1] (0.70ns)   --->   "%icmp_ln81_457 = icmp_eq  i5 %tmp_917, i5 31" [./components.h:81]   --->   Operation 5865 'icmp' 'icmp_ln81_457' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5866 [1/1] (0.00ns)   --->   "%tmp_918 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_228, i32 26, i32 31" [./components.h:81]   --->   Operation 5866 'partselect' 'tmp_918' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 5867 [1/1] (0.70ns)   --->   "%icmp_ln81_458 = icmp_eq  i6 %tmp_918, i6 63" [./components.h:81]   --->   Operation 5867 'icmp' 'icmp_ln81_458' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5868 [1/1] (0.70ns)   --->   "%icmp_ln81_459 = icmp_eq  i6 %tmp_918, i6 0" [./components.h:81]   --->   Operation 5868 'icmp' 'icmp_ln81_459' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5869 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_115 = load i16 115" [./components.h:81]   --->   Operation 5869 'load' 'P_L1_W_0_load_115' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_117 : Operation 5870 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_116 = load i16 116" [./components.h:81]   --->   Operation 5870 'load' 'P_L1_W_0_load_116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 118 <SV = 117> <Delay = 3.59>
ST_118 : Operation 5871 [1/2] (0.58ns)   --->   "%x_load_116 = load i7 %x_addr_116" [./components.h:81]   --->   Operation 5871 'load' 'x_load_116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_118 : Operation 5872 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_116, i15 116" [./components.h:67]   --->   Operation 5872 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_118 : Operation 5873 [1/1] (0.00ns)   --->   "%x_addr_117 = getelementptr i15 %x, i64 0, i64 117" [./components.h:67]   --->   Operation 5873 'getelementptr' 'x_addr_117' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5874 [2/2] (0.58ns)   --->   "%x_load_117 = load i7 %x_addr_117" [./components.h:81]   --->   Operation 5874 'load' 'x_load_117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_118 : Operation 5875 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_799)   --->   "%tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 25" [./components.h:81]   --->   Operation 5875 'bitselect' 'tmp_913' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5876 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_799)   --->   "%xor_ln81_684 = xor i1 %tmp_915, i1 1" [./components.h:81]   --->   Operation 5876 'xor' 'xor_ln81_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_799 = and i1 %tmp_913, i1 %xor_ln81_684" [./components.h:81]   --->   Operation 5877 'and' 'and_ln81_799' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5878 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_689)   --->   "%tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_228, i32 26" [./components.h:81]   --->   Operation 5878 'bitselect' 'tmp_916' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_802)   --->   "%select_ln81_456 = select i1 %and_ln81_799, i1 %icmp_ln81_458, i1 %icmp_ln81_459" [./components.h:81]   --->   Operation 5879 'select' 'select_ln81_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 5880 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_689)   --->   "%xor_ln81_685 = xor i1 %tmp_916, i1 1" [./components.h:81]   --->   Operation 5880 'xor' 'xor_ln81_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_689)   --->   "%and_ln81_800 = and i1 %icmp_ln81_457, i1 %xor_ln81_685" [./components.h:81]   --->   Operation 5881 'and' 'and_ln81_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5882 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_689)   --->   "%select_ln81_457 = select i1 %and_ln81_799, i1 %and_ln81_800, i1 %icmp_ln81_458" [./components.h:81]   --->   Operation 5882 'select' 'select_ln81_457' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_344)   --->   "%and_ln81_801 = and i1 %and_ln81_799, i1 %icmp_ln81_458" [./components.h:81]   --->   Operation 5883 'and' 'and_ln81_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5884 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_344)   --->   "%xor_ln81_686 = xor i1 %and_ln81_801, i1 1" [./components.h:81]   --->   Operation 5884 'xor' 'xor_ln81_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5885 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_344)   --->   "%empty_126 = and i1 %tmp_911, i1 %xor_ln81_686" [./components.h:81]   --->   Operation 5885 'and' 'empty_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5886 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_802)   --->   "%xor_ln81_687 = xor i1 %select_ln81_456, i1 1" [./components.h:81]   --->   Operation 5886 'xor' 'xor_ln81_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5887 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_802)   --->   "%or_ln81_343 = or i1 %tmp_915, i1 %xor_ln81_687" [./components.h:81]   --->   Operation 5887 'or' 'or_ln81_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5888 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_802)   --->   "%xor_ln81_688 = xor i1 %tmp_911, i1 1" [./components.h:81]   --->   Operation 5888 'xor' 'xor_ln81_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5889 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_802 = and i1 %or_ln81_343, i1 %xor_ln81_688" [./components.h:81]   --->   Operation 5889 'and' 'and_ln81_802' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5890 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_689)   --->   "%and_ln81_803 = and i1 %tmp_915, i1 %select_ln81_457" [./components.h:81]   --->   Operation 5890 'and' 'and_ln81_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5891 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_689 = xor i1 %and_ln81_803, i1 1" [./components.h:81]   --->   Operation 5891 'xor' 'xor_ln81_689' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_344)   --->   "%and_ln81_804 = and i1 %empty_126, i1 %xor_ln81_689" [./components.h:81]   --->   Operation 5892 'and' 'and_ln81_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5893 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_344 = or i1 %and_ln81_802, i1 %and_ln81_804" [./components.h:81]   --->   Operation 5893 'or' 'or_ln81_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5894 [1/1] (0.00ns)   --->   "%sext_ln81_345 = sext i16 %P_L1_W_0_load_115" [./components.h:81]   --->   Operation 5894 'sext' 'sext_ln81_345' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5895 [1/1] (0.00ns)   --->   "%zext_ln81_243 = zext i15 %x_load_115" [./components.h:81]   --->   Operation 5895 'zext' 'zext_ln81_243' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5896 [1/1] (1.94ns)   --->   "%mul_ln81_115 = mul i31 %sext_ln81_345, i31 %zext_ln81_243" [./components.h:81]   --->   Operation 5896 'mul' 'mul_ln81_115' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5897 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_230)   --->   "%select_ln81_458 = select i1 %and_ln81_802, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5897 'select' 'select_ln81_458' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 5898 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_230)   --->   "%select_ln81_459 = select i1 %or_ln81_344, i16 %select_ln81_458, i16 %z_o_233" [./components.h:81]   --->   Operation 5898 'select' 'select_ln81_459' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_118 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_230)   --->   "%shl_ln81_114 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_459, i10 0" [./components.h:81]   --->   Operation 5899 'bitconcatenate' 'shl_ln81_114' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5900 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_230)   --->   "%sext_ln81_346 = sext i26 %shl_ln81_114" [./components.h:81]   --->   Operation 5900 'sext' 'sext_ln81_346' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_230)   --->   "%sext_ln81_347 = sext i31 %mul_ln81_115" [./components.h:81]   --->   Operation 5901 'sext' 'sext_ln81_347' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5902 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_230 = add i32 %sext_ln81_346, i32 %sext_ln81_347" [./components.h:81]   --->   Operation 5902 'add' 'add_ln81_230' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5903 [1/1] (0.00ns)   --->   "%tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 31" [./components.h:81]   --->   Operation 5903 'bitselect' 'tmp_919' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5904 [1/1] (0.00ns) (grouped into LUT with out node z_o_235)   --->   "%z_o_234 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_230, i32 10, i32 25" [./components.h:81]   --->   Operation 5904 'partselect' 'z_o_234' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node z_o_235)   --->   "%tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_115, i32 9" [./components.h:81]   --->   Operation 5905 'bitselect' 'tmp_920' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5906 [1/1] (0.00ns)   --->   "%trunc_ln81_115 = trunc i31 %mul_ln81_115" [./components.h:81]   --->   Operation 5906 'trunc' 'trunc_ln81_115' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5907 [1/1] (0.71ns)   --->   "%icmp_ln81_460 = icmp_ne  i9 %trunc_ln81_115, i9 0" [./components.h:81]   --->   Operation 5907 'icmp' 'icmp_ln81_460' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node z_o_235)   --->   "%tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 10" [./components.h:81]   --->   Operation 5908 'bitselect' 'tmp_922' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5909 [1/1] (0.00ns) (grouped into LUT with out node z_o_235)   --->   "%or_ln81_345 = or i1 %tmp_922, i1 %icmp_ln81_460" [./components.h:81]   --->   Operation 5909 'or' 'or_ln81_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5910 [1/1] (0.00ns) (grouped into LUT with out node z_o_235)   --->   "%and_ln81_805 = and i1 %or_ln81_345, i1 %tmp_920" [./components.h:81]   --->   Operation 5910 'and' 'and_ln81_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node z_o_235)   --->   "%zext_ln81_115 = zext i1 %and_ln81_805" [./components.h:81]   --->   Operation 5911 'zext' 'zext_ln81_115' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5912 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_235 = add i16 %z_o_234, i16 %zext_ln81_115" [./components.h:81]   --->   Operation 5912 'add' 'z_o_235' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5913 [1/1] (0.00ns)   --->   "%tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_235, i32 15" [./components.h:81]   --->   Operation 5913 'bitselect' 'tmp_923' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5914 [1/1] (0.00ns)   --->   "%tmp_925 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_230, i32 27, i32 31" [./components.h:81]   --->   Operation 5914 'partselect' 'tmp_925' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5915 [1/1] (0.70ns)   --->   "%icmp_ln81_461 = icmp_eq  i5 %tmp_925, i5 31" [./components.h:81]   --->   Operation 5915 'icmp' 'icmp_ln81_461' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5916 [1/1] (0.00ns)   --->   "%tmp_926 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_230, i32 26, i32 31" [./components.h:81]   --->   Operation 5916 'partselect' 'tmp_926' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 5917 [1/1] (0.70ns)   --->   "%icmp_ln81_462 = icmp_eq  i6 %tmp_926, i6 63" [./components.h:81]   --->   Operation 5917 'icmp' 'icmp_ln81_462' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5918 [1/1] (0.70ns)   --->   "%icmp_ln81_463 = icmp_eq  i6 %tmp_926, i6 0" [./components.h:81]   --->   Operation 5918 'icmp' 'icmp_ln81_463' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5919 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_116 = load i16 116" [./components.h:81]   --->   Operation 5919 'load' 'P_L1_W_0_load_116' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_118 : Operation 5920 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_117 = load i16 117" [./components.h:81]   --->   Operation 5920 'load' 'P_L1_W_0_load_117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 119 <SV = 118> <Delay = 3.59>
ST_119 : Operation 5921 [1/2] (0.58ns)   --->   "%x_load_117 = load i7 %x_addr_117" [./components.h:81]   --->   Operation 5921 'load' 'x_load_117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_119 : Operation 5922 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_117, i15 117" [./components.h:67]   --->   Operation 5922 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_119 : Operation 5923 [1/1] (0.00ns)   --->   "%x_addr_118 = getelementptr i15 %x, i64 0, i64 118" [./components.h:67]   --->   Operation 5923 'getelementptr' 'x_addr_118' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5924 [2/2] (0.58ns)   --->   "%x_load_118 = load i7 %x_addr_118" [./components.h:81]   --->   Operation 5924 'load' 'x_load_118' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_119 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_806)   --->   "%tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 25" [./components.h:81]   --->   Operation 5925 'bitselect' 'tmp_921' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5926 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_806)   --->   "%xor_ln81_690 = xor i1 %tmp_923, i1 1" [./components.h:81]   --->   Operation 5926 'xor' 'xor_ln81_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5927 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_806 = and i1 %tmp_921, i1 %xor_ln81_690" [./components.h:81]   --->   Operation 5927 'and' 'and_ln81_806' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5928 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_695)   --->   "%tmp_924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_230, i32 26" [./components.h:81]   --->   Operation 5928 'bitselect' 'tmp_924' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_809)   --->   "%select_ln81_460 = select i1 %and_ln81_806, i1 %icmp_ln81_462, i1 %icmp_ln81_463" [./components.h:81]   --->   Operation 5929 'select' 'select_ln81_460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 5930 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_695)   --->   "%xor_ln81_691 = xor i1 %tmp_924, i1 1" [./components.h:81]   --->   Operation 5930 'xor' 'xor_ln81_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_695)   --->   "%and_ln81_807 = and i1 %icmp_ln81_461, i1 %xor_ln81_691" [./components.h:81]   --->   Operation 5931 'and' 'and_ln81_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5932 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_695)   --->   "%select_ln81_461 = select i1 %and_ln81_806, i1 %and_ln81_807, i1 %icmp_ln81_462" [./components.h:81]   --->   Operation 5932 'select' 'select_ln81_461' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_347)   --->   "%and_ln81_808 = and i1 %and_ln81_806, i1 %icmp_ln81_462" [./components.h:81]   --->   Operation 5933 'and' 'and_ln81_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5934 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_347)   --->   "%xor_ln81_692 = xor i1 %and_ln81_808, i1 1" [./components.h:81]   --->   Operation 5934 'xor' 'xor_ln81_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5935 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_347)   --->   "%empty_127 = and i1 %tmp_919, i1 %xor_ln81_692" [./components.h:81]   --->   Operation 5935 'and' 'empty_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5936 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_809)   --->   "%xor_ln81_693 = xor i1 %select_ln81_460, i1 1" [./components.h:81]   --->   Operation 5936 'xor' 'xor_ln81_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_809)   --->   "%or_ln81_346 = or i1 %tmp_923, i1 %xor_ln81_693" [./components.h:81]   --->   Operation 5937 'or' 'or_ln81_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5938 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_809)   --->   "%xor_ln81_694 = xor i1 %tmp_919, i1 1" [./components.h:81]   --->   Operation 5938 'xor' 'xor_ln81_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5939 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_809 = and i1 %or_ln81_346, i1 %xor_ln81_694" [./components.h:81]   --->   Operation 5939 'and' 'and_ln81_809' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5940 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_695)   --->   "%and_ln81_810 = and i1 %tmp_923, i1 %select_ln81_461" [./components.h:81]   --->   Operation 5940 'and' 'and_ln81_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5941 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_695 = xor i1 %and_ln81_810, i1 1" [./components.h:81]   --->   Operation 5941 'xor' 'xor_ln81_695' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_347)   --->   "%and_ln81_811 = and i1 %empty_127, i1 %xor_ln81_695" [./components.h:81]   --->   Operation 5942 'and' 'and_ln81_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5943 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_347 = or i1 %and_ln81_809, i1 %and_ln81_811" [./components.h:81]   --->   Operation 5943 'or' 'or_ln81_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5944 [1/1] (0.00ns)   --->   "%sext_ln81_348 = sext i16 %P_L1_W_0_load_116" [./components.h:81]   --->   Operation 5944 'sext' 'sext_ln81_348' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5945 [1/1] (0.00ns)   --->   "%zext_ln81_244 = zext i15 %x_load_116" [./components.h:81]   --->   Operation 5945 'zext' 'zext_ln81_244' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5946 [1/1] (1.94ns)   --->   "%mul_ln81_116 = mul i31 %sext_ln81_348, i31 %zext_ln81_244" [./components.h:81]   --->   Operation 5946 'mul' 'mul_ln81_116' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5947 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_232)   --->   "%select_ln81_462 = select i1 %and_ln81_809, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5947 'select' 'select_ln81_462' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 5948 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_232)   --->   "%select_ln81_463 = select i1 %or_ln81_347, i16 %select_ln81_462, i16 %z_o_235" [./components.h:81]   --->   Operation 5948 'select' 'select_ln81_463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_119 : Operation 5949 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_232)   --->   "%shl_ln81_115 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_463, i10 0" [./components.h:81]   --->   Operation 5949 'bitconcatenate' 'shl_ln81_115' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5950 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_232)   --->   "%sext_ln81_349 = sext i26 %shl_ln81_115" [./components.h:81]   --->   Operation 5950 'sext' 'sext_ln81_349' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5951 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_232)   --->   "%sext_ln81_350 = sext i31 %mul_ln81_116" [./components.h:81]   --->   Operation 5951 'sext' 'sext_ln81_350' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5952 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_232 = add i32 %sext_ln81_349, i32 %sext_ln81_350" [./components.h:81]   --->   Operation 5952 'add' 'add_ln81_232' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5953 [1/1] (0.00ns)   --->   "%tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 31" [./components.h:81]   --->   Operation 5953 'bitselect' 'tmp_927' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5954 [1/1] (0.00ns) (grouped into LUT with out node z_o_237)   --->   "%z_o_236 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_232, i32 10, i32 25" [./components.h:81]   --->   Operation 5954 'partselect' 'z_o_236' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5955 [1/1] (0.00ns) (grouped into LUT with out node z_o_237)   --->   "%tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_116, i32 9" [./components.h:81]   --->   Operation 5955 'bitselect' 'tmp_928' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5956 [1/1] (0.00ns)   --->   "%trunc_ln81_116 = trunc i31 %mul_ln81_116" [./components.h:81]   --->   Operation 5956 'trunc' 'trunc_ln81_116' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5957 [1/1] (0.71ns)   --->   "%icmp_ln81_464 = icmp_ne  i9 %trunc_ln81_116, i9 0" [./components.h:81]   --->   Operation 5957 'icmp' 'icmp_ln81_464' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5958 [1/1] (0.00ns) (grouped into LUT with out node z_o_237)   --->   "%tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 10" [./components.h:81]   --->   Operation 5958 'bitselect' 'tmp_930' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5959 [1/1] (0.00ns) (grouped into LUT with out node z_o_237)   --->   "%or_ln81_348 = or i1 %tmp_930, i1 %icmp_ln81_464" [./components.h:81]   --->   Operation 5959 'or' 'or_ln81_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node z_o_237)   --->   "%and_ln81_812 = and i1 %or_ln81_348, i1 %tmp_928" [./components.h:81]   --->   Operation 5960 'and' 'and_ln81_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node z_o_237)   --->   "%zext_ln81_116 = zext i1 %and_ln81_812" [./components.h:81]   --->   Operation 5961 'zext' 'zext_ln81_116' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5962 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_237 = add i16 %z_o_236, i16 %zext_ln81_116" [./components.h:81]   --->   Operation 5962 'add' 'z_o_237' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5963 [1/1] (0.00ns)   --->   "%tmp_931 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_237, i32 15" [./components.h:81]   --->   Operation 5963 'bitselect' 'tmp_931' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5964 [1/1] (0.00ns)   --->   "%tmp_933 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_232, i32 27, i32 31" [./components.h:81]   --->   Operation 5964 'partselect' 'tmp_933' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5965 [1/1] (0.70ns)   --->   "%icmp_ln81_465 = icmp_eq  i5 %tmp_933, i5 31" [./components.h:81]   --->   Operation 5965 'icmp' 'icmp_ln81_465' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5966 [1/1] (0.00ns)   --->   "%tmp_934 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_232, i32 26, i32 31" [./components.h:81]   --->   Operation 5966 'partselect' 'tmp_934' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 5967 [1/1] (0.70ns)   --->   "%icmp_ln81_466 = icmp_eq  i6 %tmp_934, i6 63" [./components.h:81]   --->   Operation 5967 'icmp' 'icmp_ln81_466' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5968 [1/1] (0.70ns)   --->   "%icmp_ln81_467 = icmp_eq  i6 %tmp_934, i6 0" [./components.h:81]   --->   Operation 5968 'icmp' 'icmp_ln81_467' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5969 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_117 = load i16 117" [./components.h:81]   --->   Operation 5969 'load' 'P_L1_W_0_load_117' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_119 : Operation 5970 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_118 = load i16 118" [./components.h:81]   --->   Operation 5970 'load' 'P_L1_W_0_load_118' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 120 <SV = 119> <Delay = 3.59>
ST_120 : Operation 5971 [1/2] (0.58ns)   --->   "%x_load_118 = load i7 %x_addr_118" [./components.h:81]   --->   Operation 5971 'load' 'x_load_118' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_120 : Operation 5972 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_118, i15 118" [./components.h:67]   --->   Operation 5972 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_120 : Operation 5973 [1/1] (0.00ns)   --->   "%x_addr_119 = getelementptr i15 %x, i64 0, i64 119" [./components.h:67]   --->   Operation 5973 'getelementptr' 'x_addr_119' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 5974 [2/2] (0.58ns)   --->   "%x_load_119 = load i7 %x_addr_119" [./components.h:81]   --->   Operation 5974 'load' 'x_load_119' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_120 : Operation 5975 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_813)   --->   "%tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 25" [./components.h:81]   --->   Operation 5975 'bitselect' 'tmp_929' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 5976 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_813)   --->   "%xor_ln81_696 = xor i1 %tmp_931, i1 1" [./components.h:81]   --->   Operation 5976 'xor' 'xor_ln81_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5977 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_813 = and i1 %tmp_929, i1 %xor_ln81_696" [./components.h:81]   --->   Operation 5977 'and' 'and_ln81_813' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5978 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_701)   --->   "%tmp_932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_232, i32 26" [./components.h:81]   --->   Operation 5978 'bitselect' 'tmp_932' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 5979 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_816)   --->   "%select_ln81_464 = select i1 %and_ln81_813, i1 %icmp_ln81_466, i1 %icmp_ln81_467" [./components.h:81]   --->   Operation 5979 'select' 'select_ln81_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 5980 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_701)   --->   "%xor_ln81_697 = xor i1 %tmp_932, i1 1" [./components.h:81]   --->   Operation 5980 'xor' 'xor_ln81_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5981 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_701)   --->   "%and_ln81_814 = and i1 %icmp_ln81_465, i1 %xor_ln81_697" [./components.h:81]   --->   Operation 5981 'and' 'and_ln81_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5982 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_701)   --->   "%select_ln81_465 = select i1 %and_ln81_813, i1 %and_ln81_814, i1 %icmp_ln81_466" [./components.h:81]   --->   Operation 5982 'select' 'select_ln81_465' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 5983 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_350)   --->   "%and_ln81_815 = and i1 %and_ln81_813, i1 %icmp_ln81_466" [./components.h:81]   --->   Operation 5983 'and' 'and_ln81_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5984 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_350)   --->   "%xor_ln81_698 = xor i1 %and_ln81_815, i1 1" [./components.h:81]   --->   Operation 5984 'xor' 'xor_ln81_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5985 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_350)   --->   "%empty_128 = and i1 %tmp_927, i1 %xor_ln81_698" [./components.h:81]   --->   Operation 5985 'and' 'empty_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_816)   --->   "%xor_ln81_699 = xor i1 %select_ln81_464, i1 1" [./components.h:81]   --->   Operation 5986 'xor' 'xor_ln81_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5987 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_816)   --->   "%or_ln81_349 = or i1 %tmp_931, i1 %xor_ln81_699" [./components.h:81]   --->   Operation 5987 'or' 'or_ln81_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5988 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_816)   --->   "%xor_ln81_700 = xor i1 %tmp_927, i1 1" [./components.h:81]   --->   Operation 5988 'xor' 'xor_ln81_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5989 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_816 = and i1 %or_ln81_349, i1 %xor_ln81_700" [./components.h:81]   --->   Operation 5989 'and' 'and_ln81_816' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5990 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_701)   --->   "%and_ln81_817 = and i1 %tmp_931, i1 %select_ln81_465" [./components.h:81]   --->   Operation 5990 'and' 'and_ln81_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5991 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_701 = xor i1 %and_ln81_817, i1 1" [./components.h:81]   --->   Operation 5991 'xor' 'xor_ln81_701' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_350)   --->   "%and_ln81_818 = and i1 %empty_128, i1 %xor_ln81_701" [./components.h:81]   --->   Operation 5992 'and' 'and_ln81_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5993 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_350 = or i1 %and_ln81_816, i1 %and_ln81_818" [./components.h:81]   --->   Operation 5993 'or' 'or_ln81_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5994 [1/1] (0.00ns)   --->   "%sext_ln81_351 = sext i16 %P_L1_W_0_load_117" [./components.h:81]   --->   Operation 5994 'sext' 'sext_ln81_351' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 5995 [1/1] (0.00ns)   --->   "%zext_ln81_245 = zext i15 %x_load_117" [./components.h:81]   --->   Operation 5995 'zext' 'zext_ln81_245' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 5996 [1/1] (1.94ns)   --->   "%mul_ln81_117 = mul i31 %sext_ln81_351, i31 %zext_ln81_245" [./components.h:81]   --->   Operation 5996 'mul' 'mul_ln81_117' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5997 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_234)   --->   "%select_ln81_466 = select i1 %and_ln81_816, i16 32767, i16 32768" [./components.h:81]   --->   Operation 5997 'select' 'select_ln81_466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 5998 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_234)   --->   "%select_ln81_467 = select i1 %or_ln81_350, i16 %select_ln81_466, i16 %z_o_237" [./components.h:81]   --->   Operation 5998 'select' 'select_ln81_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 5999 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_234)   --->   "%shl_ln81_116 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_467, i10 0" [./components.h:81]   --->   Operation 5999 'bitconcatenate' 'shl_ln81_116' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_234)   --->   "%sext_ln81_352 = sext i26 %shl_ln81_116" [./components.h:81]   --->   Operation 6000 'sext' 'sext_ln81_352' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_234)   --->   "%sext_ln81_353 = sext i31 %mul_ln81_117" [./components.h:81]   --->   Operation 6001 'sext' 'sext_ln81_353' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6002 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_234 = add i32 %sext_ln81_352, i32 %sext_ln81_353" [./components.h:81]   --->   Operation 6002 'add' 'add_ln81_234' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6003 [1/1] (0.00ns)   --->   "%tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 31" [./components.h:81]   --->   Operation 6003 'bitselect' 'tmp_935' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6004 [1/1] (0.00ns) (grouped into LUT with out node z_o_239)   --->   "%z_o_238 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_234, i32 10, i32 25" [./components.h:81]   --->   Operation 6004 'partselect' 'z_o_238' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6005 [1/1] (0.00ns) (grouped into LUT with out node z_o_239)   --->   "%tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_117, i32 9" [./components.h:81]   --->   Operation 6005 'bitselect' 'tmp_936' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6006 [1/1] (0.00ns)   --->   "%trunc_ln81_117 = trunc i31 %mul_ln81_117" [./components.h:81]   --->   Operation 6006 'trunc' 'trunc_ln81_117' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6007 [1/1] (0.71ns)   --->   "%icmp_ln81_468 = icmp_ne  i9 %trunc_ln81_117, i9 0" [./components.h:81]   --->   Operation 6007 'icmp' 'icmp_ln81_468' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6008 [1/1] (0.00ns) (grouped into LUT with out node z_o_239)   --->   "%tmp_938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 10" [./components.h:81]   --->   Operation 6008 'bitselect' 'tmp_938' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6009 [1/1] (0.00ns) (grouped into LUT with out node z_o_239)   --->   "%or_ln81_351 = or i1 %tmp_938, i1 %icmp_ln81_468" [./components.h:81]   --->   Operation 6009 'or' 'or_ln81_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6010 [1/1] (0.00ns) (grouped into LUT with out node z_o_239)   --->   "%and_ln81_819 = and i1 %or_ln81_351, i1 %tmp_936" [./components.h:81]   --->   Operation 6010 'and' 'and_ln81_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6011 [1/1] (0.00ns) (grouped into LUT with out node z_o_239)   --->   "%zext_ln81_117 = zext i1 %and_ln81_819" [./components.h:81]   --->   Operation 6011 'zext' 'zext_ln81_117' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6012 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_239 = add i16 %z_o_238, i16 %zext_ln81_117" [./components.h:81]   --->   Operation 6012 'add' 'z_o_239' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6013 [1/1] (0.00ns)   --->   "%tmp_939 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_239, i32 15" [./components.h:81]   --->   Operation 6013 'bitselect' 'tmp_939' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6014 [1/1] (0.00ns)   --->   "%tmp_941 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_234, i32 27, i32 31" [./components.h:81]   --->   Operation 6014 'partselect' 'tmp_941' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6015 [1/1] (0.70ns)   --->   "%icmp_ln81_469 = icmp_eq  i5 %tmp_941, i5 31" [./components.h:81]   --->   Operation 6015 'icmp' 'icmp_ln81_469' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6016 [1/1] (0.00ns)   --->   "%tmp_942 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_234, i32 26, i32 31" [./components.h:81]   --->   Operation 6016 'partselect' 'tmp_942' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 6017 [1/1] (0.70ns)   --->   "%icmp_ln81_470 = icmp_eq  i6 %tmp_942, i6 63" [./components.h:81]   --->   Operation 6017 'icmp' 'icmp_ln81_470' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6018 [1/1] (0.70ns)   --->   "%icmp_ln81_471 = icmp_eq  i6 %tmp_942, i6 0" [./components.h:81]   --->   Operation 6018 'icmp' 'icmp_ln81_471' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 6019 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_118 = load i16 118" [./components.h:81]   --->   Operation 6019 'load' 'P_L1_W_0_load_118' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_120 : Operation 6020 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_119 = load i16 119" [./components.h:81]   --->   Operation 6020 'load' 'P_L1_W_0_load_119' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 121 <SV = 120> <Delay = 3.59>
ST_121 : Operation 6021 [1/2] (0.58ns)   --->   "%x_load_119 = load i7 %x_addr_119" [./components.h:81]   --->   Operation 6021 'load' 'x_load_119' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_121 : Operation 6022 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_119, i15 119" [./components.h:67]   --->   Operation 6022 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_121 : Operation 6023 [1/1] (0.00ns)   --->   "%x_addr_120 = getelementptr i15 %x, i64 0, i64 120" [./components.h:67]   --->   Operation 6023 'getelementptr' 'x_addr_120' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6024 [2/2] (0.58ns)   --->   "%x_load_120 = load i7 %x_addr_120" [./components.h:81]   --->   Operation 6024 'load' 'x_load_120' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_121 : Operation 6025 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_820)   --->   "%tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 25" [./components.h:81]   --->   Operation 6025 'bitselect' 'tmp_937' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6026 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_820)   --->   "%xor_ln81_702 = xor i1 %tmp_939, i1 1" [./components.h:81]   --->   Operation 6026 'xor' 'xor_ln81_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_820 = and i1 %tmp_937, i1 %xor_ln81_702" [./components.h:81]   --->   Operation 6027 'and' 'and_ln81_820' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6028 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_707)   --->   "%tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_234, i32 26" [./components.h:81]   --->   Operation 6028 'bitselect' 'tmp_940' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6029 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_823)   --->   "%select_ln81_468 = select i1 %and_ln81_820, i1 %icmp_ln81_470, i1 %icmp_ln81_471" [./components.h:81]   --->   Operation 6029 'select' 'select_ln81_468' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 6030 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_707)   --->   "%xor_ln81_703 = xor i1 %tmp_940, i1 1" [./components.h:81]   --->   Operation 6030 'xor' 'xor_ln81_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_707)   --->   "%and_ln81_821 = and i1 %icmp_ln81_469, i1 %xor_ln81_703" [./components.h:81]   --->   Operation 6031 'and' 'and_ln81_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6032 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_707)   --->   "%select_ln81_469 = select i1 %and_ln81_820, i1 %and_ln81_821, i1 %icmp_ln81_470" [./components.h:81]   --->   Operation 6032 'select' 'select_ln81_469' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 6033 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_353)   --->   "%and_ln81_822 = and i1 %and_ln81_820, i1 %icmp_ln81_470" [./components.h:81]   --->   Operation 6033 'and' 'and_ln81_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6034 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_353)   --->   "%xor_ln81_704 = xor i1 %and_ln81_822, i1 1" [./components.h:81]   --->   Operation 6034 'xor' 'xor_ln81_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6035 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_353)   --->   "%empty_129 = and i1 %tmp_935, i1 %xor_ln81_704" [./components.h:81]   --->   Operation 6035 'and' 'empty_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6036 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_823)   --->   "%xor_ln81_705 = xor i1 %select_ln81_468, i1 1" [./components.h:81]   --->   Operation 6036 'xor' 'xor_ln81_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6037 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_823)   --->   "%or_ln81_352 = or i1 %tmp_939, i1 %xor_ln81_705" [./components.h:81]   --->   Operation 6037 'or' 'or_ln81_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6038 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_823)   --->   "%xor_ln81_706 = xor i1 %tmp_935, i1 1" [./components.h:81]   --->   Operation 6038 'xor' 'xor_ln81_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6039 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_823 = and i1 %or_ln81_352, i1 %xor_ln81_706" [./components.h:81]   --->   Operation 6039 'and' 'and_ln81_823' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6040 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_707)   --->   "%and_ln81_824 = and i1 %tmp_939, i1 %select_ln81_469" [./components.h:81]   --->   Operation 6040 'and' 'and_ln81_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6041 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_707 = xor i1 %and_ln81_824, i1 1" [./components.h:81]   --->   Operation 6041 'xor' 'xor_ln81_707' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6042 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_353)   --->   "%and_ln81_825 = and i1 %empty_129, i1 %xor_ln81_707" [./components.h:81]   --->   Operation 6042 'and' 'and_ln81_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6043 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_353 = or i1 %and_ln81_823, i1 %and_ln81_825" [./components.h:81]   --->   Operation 6043 'or' 'or_ln81_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6044 [1/1] (0.00ns)   --->   "%sext_ln81_354 = sext i16 %P_L1_W_0_load_118" [./components.h:81]   --->   Operation 6044 'sext' 'sext_ln81_354' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6045 [1/1] (0.00ns)   --->   "%zext_ln81_246 = zext i15 %x_load_118" [./components.h:81]   --->   Operation 6045 'zext' 'zext_ln81_246' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6046 [1/1] (1.94ns)   --->   "%mul_ln81_118 = mul i31 %sext_ln81_354, i31 %zext_ln81_246" [./components.h:81]   --->   Operation 6046 'mul' 'mul_ln81_118' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6047 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_236)   --->   "%select_ln81_470 = select i1 %and_ln81_823, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6047 'select' 'select_ln81_470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 6048 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_236)   --->   "%select_ln81_471 = select i1 %or_ln81_353, i16 %select_ln81_470, i16 %z_o_239" [./components.h:81]   --->   Operation 6048 'select' 'select_ln81_471' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_121 : Operation 6049 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_236)   --->   "%shl_ln81_117 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_471, i10 0" [./components.h:81]   --->   Operation 6049 'bitconcatenate' 'shl_ln81_117' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6050 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_236)   --->   "%sext_ln81_355 = sext i26 %shl_ln81_117" [./components.h:81]   --->   Operation 6050 'sext' 'sext_ln81_355' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6051 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_236)   --->   "%sext_ln81_356 = sext i31 %mul_ln81_118" [./components.h:81]   --->   Operation 6051 'sext' 'sext_ln81_356' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6052 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_236 = add i32 %sext_ln81_355, i32 %sext_ln81_356" [./components.h:81]   --->   Operation 6052 'add' 'add_ln81_236' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6053 [1/1] (0.00ns)   --->   "%tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 31" [./components.h:81]   --->   Operation 6053 'bitselect' 'tmp_943' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6054 [1/1] (0.00ns) (grouped into LUT with out node z_o_241)   --->   "%z_o_240 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_236, i32 10, i32 25" [./components.h:81]   --->   Operation 6054 'partselect' 'z_o_240' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6055 [1/1] (0.00ns) (grouped into LUT with out node z_o_241)   --->   "%tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_118, i32 9" [./components.h:81]   --->   Operation 6055 'bitselect' 'tmp_944' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6056 [1/1] (0.00ns)   --->   "%trunc_ln81_118 = trunc i31 %mul_ln81_118" [./components.h:81]   --->   Operation 6056 'trunc' 'trunc_ln81_118' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6057 [1/1] (0.71ns)   --->   "%icmp_ln81_472 = icmp_ne  i9 %trunc_ln81_118, i9 0" [./components.h:81]   --->   Operation 6057 'icmp' 'icmp_ln81_472' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6058 [1/1] (0.00ns) (grouped into LUT with out node z_o_241)   --->   "%tmp_946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 10" [./components.h:81]   --->   Operation 6058 'bitselect' 'tmp_946' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6059 [1/1] (0.00ns) (grouped into LUT with out node z_o_241)   --->   "%or_ln81_354 = or i1 %tmp_946, i1 %icmp_ln81_472" [./components.h:81]   --->   Operation 6059 'or' 'or_ln81_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6060 [1/1] (0.00ns) (grouped into LUT with out node z_o_241)   --->   "%and_ln81_826 = and i1 %or_ln81_354, i1 %tmp_944" [./components.h:81]   --->   Operation 6060 'and' 'and_ln81_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6061 [1/1] (0.00ns) (grouped into LUT with out node z_o_241)   --->   "%zext_ln81_118 = zext i1 %and_ln81_826" [./components.h:81]   --->   Operation 6061 'zext' 'zext_ln81_118' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6062 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_241 = add i16 %z_o_240, i16 %zext_ln81_118" [./components.h:81]   --->   Operation 6062 'add' 'z_o_241' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6063 [1/1] (0.00ns)   --->   "%tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_241, i32 15" [./components.h:81]   --->   Operation 6063 'bitselect' 'tmp_947' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6064 [1/1] (0.00ns)   --->   "%tmp_949 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_236, i32 27, i32 31" [./components.h:81]   --->   Operation 6064 'partselect' 'tmp_949' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6065 [1/1] (0.70ns)   --->   "%icmp_ln81_473 = icmp_eq  i5 %tmp_949, i5 31" [./components.h:81]   --->   Operation 6065 'icmp' 'icmp_ln81_473' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6066 [1/1] (0.00ns)   --->   "%tmp_950 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_236, i32 26, i32 31" [./components.h:81]   --->   Operation 6066 'partselect' 'tmp_950' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 6067 [1/1] (0.70ns)   --->   "%icmp_ln81_474 = icmp_eq  i6 %tmp_950, i6 63" [./components.h:81]   --->   Operation 6067 'icmp' 'icmp_ln81_474' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6068 [1/1] (0.70ns)   --->   "%icmp_ln81_475 = icmp_eq  i6 %tmp_950, i6 0" [./components.h:81]   --->   Operation 6068 'icmp' 'icmp_ln81_475' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 6069 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_119 = load i16 119" [./components.h:81]   --->   Operation 6069 'load' 'P_L1_W_0_load_119' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_121 : Operation 6070 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_120 = load i16 120" [./components.h:81]   --->   Operation 6070 'load' 'P_L1_W_0_load_120' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 122 <SV = 121> <Delay = 3.59>
ST_122 : Operation 6071 [1/2] (0.58ns)   --->   "%x_load_120 = load i7 %x_addr_120" [./components.h:81]   --->   Operation 6071 'load' 'x_load_120' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_122 : Operation 6072 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_120, i15 120" [./components.h:67]   --->   Operation 6072 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_122 : Operation 6073 [1/1] (0.00ns)   --->   "%x_addr_121 = getelementptr i15 %x, i64 0, i64 121" [./components.h:67]   --->   Operation 6073 'getelementptr' 'x_addr_121' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6074 [2/2] (0.58ns)   --->   "%x_load_121 = load i7 %x_addr_121" [./components.h:81]   --->   Operation 6074 'load' 'x_load_121' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_122 : Operation 6075 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_827)   --->   "%tmp_945 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 25" [./components.h:81]   --->   Operation 6075 'bitselect' 'tmp_945' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6076 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_827)   --->   "%xor_ln81_708 = xor i1 %tmp_947, i1 1" [./components.h:81]   --->   Operation 6076 'xor' 'xor_ln81_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6077 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_827 = and i1 %tmp_945, i1 %xor_ln81_708" [./components.h:81]   --->   Operation 6077 'and' 'and_ln81_827' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6078 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_713)   --->   "%tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_236, i32 26" [./components.h:81]   --->   Operation 6078 'bitselect' 'tmp_948' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6079 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_830)   --->   "%select_ln81_472 = select i1 %and_ln81_827, i1 %icmp_ln81_474, i1 %icmp_ln81_475" [./components.h:81]   --->   Operation 6079 'select' 'select_ln81_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 6080 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_713)   --->   "%xor_ln81_709 = xor i1 %tmp_948, i1 1" [./components.h:81]   --->   Operation 6080 'xor' 'xor_ln81_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6081 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_713)   --->   "%and_ln81_828 = and i1 %icmp_ln81_473, i1 %xor_ln81_709" [./components.h:81]   --->   Operation 6081 'and' 'and_ln81_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6082 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_713)   --->   "%select_ln81_473 = select i1 %and_ln81_827, i1 %and_ln81_828, i1 %icmp_ln81_474" [./components.h:81]   --->   Operation 6082 'select' 'select_ln81_473' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_356)   --->   "%and_ln81_829 = and i1 %and_ln81_827, i1 %icmp_ln81_474" [./components.h:81]   --->   Operation 6083 'and' 'and_ln81_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6084 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_356)   --->   "%xor_ln81_710 = xor i1 %and_ln81_829, i1 1" [./components.h:81]   --->   Operation 6084 'xor' 'xor_ln81_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6085 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_356)   --->   "%empty_130 = and i1 %tmp_943, i1 %xor_ln81_710" [./components.h:81]   --->   Operation 6085 'and' 'empty_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6086 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_830)   --->   "%xor_ln81_711 = xor i1 %select_ln81_472, i1 1" [./components.h:81]   --->   Operation 6086 'xor' 'xor_ln81_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6087 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_830)   --->   "%or_ln81_355 = or i1 %tmp_947, i1 %xor_ln81_711" [./components.h:81]   --->   Operation 6087 'or' 'or_ln81_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6088 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_830)   --->   "%xor_ln81_712 = xor i1 %tmp_943, i1 1" [./components.h:81]   --->   Operation 6088 'xor' 'xor_ln81_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6089 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_830 = and i1 %or_ln81_355, i1 %xor_ln81_712" [./components.h:81]   --->   Operation 6089 'and' 'and_ln81_830' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6090 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_713)   --->   "%and_ln81_831 = and i1 %tmp_947, i1 %select_ln81_473" [./components.h:81]   --->   Operation 6090 'and' 'and_ln81_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6091 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_713 = xor i1 %and_ln81_831, i1 1" [./components.h:81]   --->   Operation 6091 'xor' 'xor_ln81_713' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6092 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_356)   --->   "%and_ln81_832 = and i1 %empty_130, i1 %xor_ln81_713" [./components.h:81]   --->   Operation 6092 'and' 'and_ln81_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6093 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_356 = or i1 %and_ln81_830, i1 %and_ln81_832" [./components.h:81]   --->   Operation 6093 'or' 'or_ln81_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6094 [1/1] (0.00ns)   --->   "%sext_ln81_357 = sext i16 %P_L1_W_0_load_119" [./components.h:81]   --->   Operation 6094 'sext' 'sext_ln81_357' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6095 [1/1] (0.00ns)   --->   "%zext_ln81_247 = zext i15 %x_load_119" [./components.h:81]   --->   Operation 6095 'zext' 'zext_ln81_247' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6096 [1/1] (1.94ns)   --->   "%mul_ln81_119 = mul i31 %sext_ln81_357, i31 %zext_ln81_247" [./components.h:81]   --->   Operation 6096 'mul' 'mul_ln81_119' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6097 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_238)   --->   "%select_ln81_474 = select i1 %and_ln81_830, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6097 'select' 'select_ln81_474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_238)   --->   "%select_ln81_475 = select i1 %or_ln81_356, i16 %select_ln81_474, i16 %z_o_241" [./components.h:81]   --->   Operation 6098 'select' 'select_ln81_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_238)   --->   "%shl_ln81_118 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_475, i10 0" [./components.h:81]   --->   Operation 6099 'bitconcatenate' 'shl_ln81_118' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6100 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_238)   --->   "%sext_ln81_358 = sext i26 %shl_ln81_118" [./components.h:81]   --->   Operation 6100 'sext' 'sext_ln81_358' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6101 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_238)   --->   "%sext_ln81_359 = sext i31 %mul_ln81_119" [./components.h:81]   --->   Operation 6101 'sext' 'sext_ln81_359' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6102 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_238 = add i32 %sext_ln81_358, i32 %sext_ln81_359" [./components.h:81]   --->   Operation 6102 'add' 'add_ln81_238' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6103 [1/1] (0.00ns)   --->   "%tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 31" [./components.h:81]   --->   Operation 6103 'bitselect' 'tmp_951' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6104 [1/1] (0.00ns) (grouped into LUT with out node z_o_243)   --->   "%z_o_242 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_238, i32 10, i32 25" [./components.h:81]   --->   Operation 6104 'partselect' 'z_o_242' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6105 [1/1] (0.00ns) (grouped into LUT with out node z_o_243)   --->   "%tmp_952 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_119, i32 9" [./components.h:81]   --->   Operation 6105 'bitselect' 'tmp_952' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6106 [1/1] (0.00ns)   --->   "%trunc_ln81_119 = trunc i31 %mul_ln81_119" [./components.h:81]   --->   Operation 6106 'trunc' 'trunc_ln81_119' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6107 [1/1] (0.71ns)   --->   "%icmp_ln81_476 = icmp_ne  i9 %trunc_ln81_119, i9 0" [./components.h:81]   --->   Operation 6107 'icmp' 'icmp_ln81_476' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node z_o_243)   --->   "%tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 10" [./components.h:81]   --->   Operation 6108 'bitselect' 'tmp_954' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6109 [1/1] (0.00ns) (grouped into LUT with out node z_o_243)   --->   "%or_ln81_357 = or i1 %tmp_954, i1 %icmp_ln81_476" [./components.h:81]   --->   Operation 6109 'or' 'or_ln81_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node z_o_243)   --->   "%and_ln81_833 = and i1 %or_ln81_357, i1 %tmp_952" [./components.h:81]   --->   Operation 6110 'and' 'and_ln81_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6111 [1/1] (0.00ns) (grouped into LUT with out node z_o_243)   --->   "%zext_ln81_119 = zext i1 %and_ln81_833" [./components.h:81]   --->   Operation 6111 'zext' 'zext_ln81_119' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6112 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_243 = add i16 %z_o_242, i16 %zext_ln81_119" [./components.h:81]   --->   Operation 6112 'add' 'z_o_243' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6113 [1/1] (0.00ns)   --->   "%tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_243, i32 15" [./components.h:81]   --->   Operation 6113 'bitselect' 'tmp_955' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6114 [1/1] (0.00ns)   --->   "%tmp_957 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_238, i32 27, i32 31" [./components.h:81]   --->   Operation 6114 'partselect' 'tmp_957' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6115 [1/1] (0.70ns)   --->   "%icmp_ln81_477 = icmp_eq  i5 %tmp_957, i5 31" [./components.h:81]   --->   Operation 6115 'icmp' 'icmp_ln81_477' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6116 [1/1] (0.00ns)   --->   "%tmp_958 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_238, i32 26, i32 31" [./components.h:81]   --->   Operation 6116 'partselect' 'tmp_958' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 6117 [1/1] (0.70ns)   --->   "%icmp_ln81_478 = icmp_eq  i6 %tmp_958, i6 63" [./components.h:81]   --->   Operation 6117 'icmp' 'icmp_ln81_478' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6118 [1/1] (0.70ns)   --->   "%icmp_ln81_479 = icmp_eq  i6 %tmp_958, i6 0" [./components.h:81]   --->   Operation 6118 'icmp' 'icmp_ln81_479' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 6119 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_120 = load i16 120" [./components.h:81]   --->   Operation 6119 'load' 'P_L1_W_0_load_120' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_122 : Operation 6120 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_121 = load i16 121" [./components.h:81]   --->   Operation 6120 'load' 'P_L1_W_0_load_121' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 123 <SV = 122> <Delay = 3.59>
ST_123 : Operation 6121 [1/2] (0.58ns)   --->   "%x_load_121 = load i7 %x_addr_121" [./components.h:81]   --->   Operation 6121 'load' 'x_load_121' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_123 : Operation 6122 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_121, i15 121" [./components.h:67]   --->   Operation 6122 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_123 : Operation 6123 [1/1] (0.00ns)   --->   "%x_addr_122 = getelementptr i15 %x, i64 0, i64 122" [./components.h:67]   --->   Operation 6123 'getelementptr' 'x_addr_122' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6124 [2/2] (0.58ns)   --->   "%x_load_122 = load i7 %x_addr_122" [./components.h:81]   --->   Operation 6124 'load' 'x_load_122' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_123 : Operation 6125 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_834)   --->   "%tmp_953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 25" [./components.h:81]   --->   Operation 6125 'bitselect' 'tmp_953' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6126 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_834)   --->   "%xor_ln81_714 = xor i1 %tmp_955, i1 1" [./components.h:81]   --->   Operation 6126 'xor' 'xor_ln81_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_834 = and i1 %tmp_953, i1 %xor_ln81_714" [./components.h:81]   --->   Operation 6127 'and' 'and_ln81_834' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_719)   --->   "%tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_238, i32 26" [./components.h:81]   --->   Operation 6128 'bitselect' 'tmp_956' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6129 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_837)   --->   "%select_ln81_476 = select i1 %and_ln81_834, i1 %icmp_ln81_478, i1 %icmp_ln81_479" [./components.h:81]   --->   Operation 6129 'select' 'select_ln81_476' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_719)   --->   "%xor_ln81_715 = xor i1 %tmp_956, i1 1" [./components.h:81]   --->   Operation 6130 'xor' 'xor_ln81_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_719)   --->   "%and_ln81_835 = and i1 %icmp_ln81_477, i1 %xor_ln81_715" [./components.h:81]   --->   Operation 6131 'and' 'and_ln81_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_719)   --->   "%select_ln81_477 = select i1 %and_ln81_834, i1 %and_ln81_835, i1 %icmp_ln81_478" [./components.h:81]   --->   Operation 6132 'select' 'select_ln81_477' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 6133 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_359)   --->   "%and_ln81_836 = and i1 %and_ln81_834, i1 %icmp_ln81_478" [./components.h:81]   --->   Operation 6133 'and' 'and_ln81_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6134 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_359)   --->   "%xor_ln81_716 = xor i1 %and_ln81_836, i1 1" [./components.h:81]   --->   Operation 6134 'xor' 'xor_ln81_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6135 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_359)   --->   "%empty_131 = and i1 %tmp_951, i1 %xor_ln81_716" [./components.h:81]   --->   Operation 6135 'and' 'empty_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6136 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_837)   --->   "%xor_ln81_717 = xor i1 %select_ln81_476, i1 1" [./components.h:81]   --->   Operation 6136 'xor' 'xor_ln81_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6137 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_837)   --->   "%or_ln81_358 = or i1 %tmp_955, i1 %xor_ln81_717" [./components.h:81]   --->   Operation 6137 'or' 'or_ln81_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6138 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_837)   --->   "%xor_ln81_718 = xor i1 %tmp_951, i1 1" [./components.h:81]   --->   Operation 6138 'xor' 'xor_ln81_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6139 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_837 = and i1 %or_ln81_358, i1 %xor_ln81_718" [./components.h:81]   --->   Operation 6139 'and' 'and_ln81_837' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_719)   --->   "%and_ln81_838 = and i1 %tmp_955, i1 %select_ln81_477" [./components.h:81]   --->   Operation 6140 'and' 'and_ln81_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6141 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_719 = xor i1 %and_ln81_838, i1 1" [./components.h:81]   --->   Operation 6141 'xor' 'xor_ln81_719' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6142 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_359)   --->   "%and_ln81_839 = and i1 %empty_131, i1 %xor_ln81_719" [./components.h:81]   --->   Operation 6142 'and' 'and_ln81_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6143 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_359 = or i1 %and_ln81_837, i1 %and_ln81_839" [./components.h:81]   --->   Operation 6143 'or' 'or_ln81_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6144 [1/1] (0.00ns)   --->   "%sext_ln81_360 = sext i16 %P_L1_W_0_load_120" [./components.h:81]   --->   Operation 6144 'sext' 'sext_ln81_360' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6145 [1/1] (0.00ns)   --->   "%zext_ln81_248 = zext i15 %x_load_120" [./components.h:81]   --->   Operation 6145 'zext' 'zext_ln81_248' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6146 [1/1] (1.94ns)   --->   "%mul_ln81_120 = mul i31 %sext_ln81_360, i31 %zext_ln81_248" [./components.h:81]   --->   Operation 6146 'mul' 'mul_ln81_120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6147 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_240)   --->   "%select_ln81_478 = select i1 %and_ln81_837, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6147 'select' 'select_ln81_478' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 6148 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_240)   --->   "%select_ln81_479 = select i1 %or_ln81_359, i16 %select_ln81_478, i16 %z_o_243" [./components.h:81]   --->   Operation 6148 'select' 'select_ln81_479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_123 : Operation 6149 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_240)   --->   "%shl_ln81_119 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_479, i10 0" [./components.h:81]   --->   Operation 6149 'bitconcatenate' 'shl_ln81_119' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6150 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_240)   --->   "%sext_ln81_361 = sext i26 %shl_ln81_119" [./components.h:81]   --->   Operation 6150 'sext' 'sext_ln81_361' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6151 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_240)   --->   "%sext_ln81_362 = sext i31 %mul_ln81_120" [./components.h:81]   --->   Operation 6151 'sext' 'sext_ln81_362' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6152 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_240 = add i32 %sext_ln81_361, i32 %sext_ln81_362" [./components.h:81]   --->   Operation 6152 'add' 'add_ln81_240' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6153 [1/1] (0.00ns)   --->   "%tmp_959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 31" [./components.h:81]   --->   Operation 6153 'bitselect' 'tmp_959' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6154 [1/1] (0.00ns) (grouped into LUT with out node z_o_245)   --->   "%z_o_244 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_240, i32 10, i32 25" [./components.h:81]   --->   Operation 6154 'partselect' 'z_o_244' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6155 [1/1] (0.00ns) (grouped into LUT with out node z_o_245)   --->   "%tmp_960 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_120, i32 9" [./components.h:81]   --->   Operation 6155 'bitselect' 'tmp_960' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6156 [1/1] (0.00ns)   --->   "%trunc_ln81_120 = trunc i31 %mul_ln81_120" [./components.h:81]   --->   Operation 6156 'trunc' 'trunc_ln81_120' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6157 [1/1] (0.71ns)   --->   "%icmp_ln81_480 = icmp_ne  i9 %trunc_ln81_120, i9 0" [./components.h:81]   --->   Operation 6157 'icmp' 'icmp_ln81_480' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6158 [1/1] (0.00ns) (grouped into LUT with out node z_o_245)   --->   "%tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 10" [./components.h:81]   --->   Operation 6158 'bitselect' 'tmp_962' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6159 [1/1] (0.00ns) (grouped into LUT with out node z_o_245)   --->   "%or_ln81_360 = or i1 %tmp_962, i1 %icmp_ln81_480" [./components.h:81]   --->   Operation 6159 'or' 'or_ln81_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6160 [1/1] (0.00ns) (grouped into LUT with out node z_o_245)   --->   "%and_ln81_840 = and i1 %or_ln81_360, i1 %tmp_960" [./components.h:81]   --->   Operation 6160 'and' 'and_ln81_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node z_o_245)   --->   "%zext_ln81_120 = zext i1 %and_ln81_840" [./components.h:81]   --->   Operation 6161 'zext' 'zext_ln81_120' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6162 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_245 = add i16 %z_o_244, i16 %zext_ln81_120" [./components.h:81]   --->   Operation 6162 'add' 'z_o_245' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6163 [1/1] (0.00ns)   --->   "%tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_245, i32 15" [./components.h:81]   --->   Operation 6163 'bitselect' 'tmp_963' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6164 [1/1] (0.00ns)   --->   "%tmp_965 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_240, i32 27, i32 31" [./components.h:81]   --->   Operation 6164 'partselect' 'tmp_965' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6165 [1/1] (0.70ns)   --->   "%icmp_ln81_481 = icmp_eq  i5 %tmp_965, i5 31" [./components.h:81]   --->   Operation 6165 'icmp' 'icmp_ln81_481' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6166 [1/1] (0.00ns)   --->   "%tmp_966 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_240, i32 26, i32 31" [./components.h:81]   --->   Operation 6166 'partselect' 'tmp_966' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 6167 [1/1] (0.70ns)   --->   "%icmp_ln81_482 = icmp_eq  i6 %tmp_966, i6 63" [./components.h:81]   --->   Operation 6167 'icmp' 'icmp_ln81_482' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6168 [1/1] (0.70ns)   --->   "%icmp_ln81_483 = icmp_eq  i6 %tmp_966, i6 0" [./components.h:81]   --->   Operation 6168 'icmp' 'icmp_ln81_483' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 6169 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_121 = load i16 121" [./components.h:81]   --->   Operation 6169 'load' 'P_L1_W_0_load_121' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_123 : Operation 6170 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_122 = load i16 122" [./components.h:81]   --->   Operation 6170 'load' 'P_L1_W_0_load_122' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 124 <SV = 123> <Delay = 3.59>
ST_124 : Operation 6171 [1/2] (0.58ns)   --->   "%x_load_122 = load i7 %x_addr_122" [./components.h:81]   --->   Operation 6171 'load' 'x_load_122' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_124 : Operation 6172 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_122, i15 122" [./components.h:67]   --->   Operation 6172 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_124 : Operation 6173 [1/1] (0.00ns)   --->   "%x_addr_123 = getelementptr i15 %x, i64 0, i64 123" [./components.h:67]   --->   Operation 6173 'getelementptr' 'x_addr_123' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6174 [2/2] (0.58ns)   --->   "%x_load_123 = load i7 %x_addr_123" [./components.h:81]   --->   Operation 6174 'load' 'x_load_123' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_124 : Operation 6175 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_841)   --->   "%tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 25" [./components.h:81]   --->   Operation 6175 'bitselect' 'tmp_961' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6176 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_841)   --->   "%xor_ln81_720 = xor i1 %tmp_963, i1 1" [./components.h:81]   --->   Operation 6176 'xor' 'xor_ln81_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6177 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_841 = and i1 %tmp_961, i1 %xor_ln81_720" [./components.h:81]   --->   Operation 6177 'and' 'and_ln81_841' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_725)   --->   "%tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_240, i32 26" [./components.h:81]   --->   Operation 6178 'bitselect' 'tmp_964' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_844)   --->   "%select_ln81_480 = select i1 %and_ln81_841, i1 %icmp_ln81_482, i1 %icmp_ln81_483" [./components.h:81]   --->   Operation 6179 'select' 'select_ln81_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 6180 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_725)   --->   "%xor_ln81_721 = xor i1 %tmp_964, i1 1" [./components.h:81]   --->   Operation 6180 'xor' 'xor_ln81_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_725)   --->   "%and_ln81_842 = and i1 %icmp_ln81_481, i1 %xor_ln81_721" [./components.h:81]   --->   Operation 6181 'and' 'and_ln81_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6182 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_725)   --->   "%select_ln81_481 = select i1 %and_ln81_841, i1 %and_ln81_842, i1 %icmp_ln81_482" [./components.h:81]   --->   Operation 6182 'select' 'select_ln81_481' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 6183 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_362)   --->   "%and_ln81_843 = and i1 %and_ln81_841, i1 %icmp_ln81_482" [./components.h:81]   --->   Operation 6183 'and' 'and_ln81_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6184 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_362)   --->   "%xor_ln81_722 = xor i1 %and_ln81_843, i1 1" [./components.h:81]   --->   Operation 6184 'xor' 'xor_ln81_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6185 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_362)   --->   "%empty_132 = and i1 %tmp_959, i1 %xor_ln81_722" [./components.h:81]   --->   Operation 6185 'and' 'empty_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_844)   --->   "%xor_ln81_723 = xor i1 %select_ln81_480, i1 1" [./components.h:81]   --->   Operation 6186 'xor' 'xor_ln81_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6187 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_844)   --->   "%or_ln81_361 = or i1 %tmp_963, i1 %xor_ln81_723" [./components.h:81]   --->   Operation 6187 'or' 'or_ln81_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6188 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_844)   --->   "%xor_ln81_724 = xor i1 %tmp_959, i1 1" [./components.h:81]   --->   Operation 6188 'xor' 'xor_ln81_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_844 = and i1 %or_ln81_361, i1 %xor_ln81_724" [./components.h:81]   --->   Operation 6189 'and' 'and_ln81_844' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6190 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_725)   --->   "%and_ln81_845 = and i1 %tmp_963, i1 %select_ln81_481" [./components.h:81]   --->   Operation 6190 'and' 'and_ln81_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6191 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_725 = xor i1 %and_ln81_845, i1 1" [./components.h:81]   --->   Operation 6191 'xor' 'xor_ln81_725' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6192 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_362)   --->   "%and_ln81_846 = and i1 %empty_132, i1 %xor_ln81_725" [./components.h:81]   --->   Operation 6192 'and' 'and_ln81_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_362 = or i1 %and_ln81_844, i1 %and_ln81_846" [./components.h:81]   --->   Operation 6193 'or' 'or_ln81_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6194 [1/1] (0.00ns)   --->   "%sext_ln81_363 = sext i16 %P_L1_W_0_load_121" [./components.h:81]   --->   Operation 6194 'sext' 'sext_ln81_363' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6195 [1/1] (0.00ns)   --->   "%zext_ln81_249 = zext i15 %x_load_121" [./components.h:81]   --->   Operation 6195 'zext' 'zext_ln81_249' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6196 [1/1] (1.94ns)   --->   "%mul_ln81_121 = mul i31 %sext_ln81_363, i31 %zext_ln81_249" [./components.h:81]   --->   Operation 6196 'mul' 'mul_ln81_121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6197 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_242)   --->   "%select_ln81_482 = select i1 %and_ln81_844, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6197 'select' 'select_ln81_482' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 6198 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_242)   --->   "%select_ln81_483 = select i1 %or_ln81_362, i16 %select_ln81_482, i16 %z_o_245" [./components.h:81]   --->   Operation 6198 'select' 'select_ln81_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_124 : Operation 6199 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_242)   --->   "%shl_ln81_120 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_483, i10 0" [./components.h:81]   --->   Operation 6199 'bitconcatenate' 'shl_ln81_120' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6200 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_242)   --->   "%sext_ln81_364 = sext i26 %shl_ln81_120" [./components.h:81]   --->   Operation 6200 'sext' 'sext_ln81_364' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6201 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_242)   --->   "%sext_ln81_365 = sext i31 %mul_ln81_121" [./components.h:81]   --->   Operation 6201 'sext' 'sext_ln81_365' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6202 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_242 = add i32 %sext_ln81_364, i32 %sext_ln81_365" [./components.h:81]   --->   Operation 6202 'add' 'add_ln81_242' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6203 [1/1] (0.00ns)   --->   "%tmp_967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 31" [./components.h:81]   --->   Operation 6203 'bitselect' 'tmp_967' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6204 [1/1] (0.00ns) (grouped into LUT with out node z_o_247)   --->   "%z_o_246 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_242, i32 10, i32 25" [./components.h:81]   --->   Operation 6204 'partselect' 'z_o_246' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node z_o_247)   --->   "%tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_121, i32 9" [./components.h:81]   --->   Operation 6205 'bitselect' 'tmp_968' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6206 [1/1] (0.00ns)   --->   "%trunc_ln81_121 = trunc i31 %mul_ln81_121" [./components.h:81]   --->   Operation 6206 'trunc' 'trunc_ln81_121' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6207 [1/1] (0.71ns)   --->   "%icmp_ln81_484 = icmp_ne  i9 %trunc_ln81_121, i9 0" [./components.h:81]   --->   Operation 6207 'icmp' 'icmp_ln81_484' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6208 [1/1] (0.00ns) (grouped into LUT with out node z_o_247)   --->   "%tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 10" [./components.h:81]   --->   Operation 6208 'bitselect' 'tmp_970' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6209 [1/1] (0.00ns) (grouped into LUT with out node z_o_247)   --->   "%or_ln81_363 = or i1 %tmp_970, i1 %icmp_ln81_484" [./components.h:81]   --->   Operation 6209 'or' 'or_ln81_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6210 [1/1] (0.00ns) (grouped into LUT with out node z_o_247)   --->   "%and_ln81_847 = and i1 %or_ln81_363, i1 %tmp_968" [./components.h:81]   --->   Operation 6210 'and' 'and_ln81_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6211 [1/1] (0.00ns) (grouped into LUT with out node z_o_247)   --->   "%zext_ln81_121 = zext i1 %and_ln81_847" [./components.h:81]   --->   Operation 6211 'zext' 'zext_ln81_121' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6212 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_247 = add i16 %z_o_246, i16 %zext_ln81_121" [./components.h:81]   --->   Operation 6212 'add' 'z_o_247' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6213 [1/1] (0.00ns)   --->   "%tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_247, i32 15" [./components.h:81]   --->   Operation 6213 'bitselect' 'tmp_971' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6214 [1/1] (0.00ns)   --->   "%tmp_973 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_242, i32 27, i32 31" [./components.h:81]   --->   Operation 6214 'partselect' 'tmp_973' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6215 [1/1] (0.70ns)   --->   "%icmp_ln81_485 = icmp_eq  i5 %tmp_973, i5 31" [./components.h:81]   --->   Operation 6215 'icmp' 'icmp_ln81_485' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6216 [1/1] (0.00ns)   --->   "%tmp_974 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_242, i32 26, i32 31" [./components.h:81]   --->   Operation 6216 'partselect' 'tmp_974' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 6217 [1/1] (0.70ns)   --->   "%icmp_ln81_486 = icmp_eq  i6 %tmp_974, i6 63" [./components.h:81]   --->   Operation 6217 'icmp' 'icmp_ln81_486' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6218 [1/1] (0.70ns)   --->   "%icmp_ln81_487 = icmp_eq  i6 %tmp_974, i6 0" [./components.h:81]   --->   Operation 6218 'icmp' 'icmp_ln81_487' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 6219 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_122 = load i16 122" [./components.h:81]   --->   Operation 6219 'load' 'P_L1_W_0_load_122' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_124 : Operation 6220 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_123 = load i16 123" [./components.h:81]   --->   Operation 6220 'load' 'P_L1_W_0_load_123' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 125 <SV = 124> <Delay = 3.59>
ST_125 : Operation 6221 [1/2] (0.58ns)   --->   "%x_load_123 = load i7 %x_addr_123" [./components.h:81]   --->   Operation 6221 'load' 'x_load_123' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_125 : Operation 6222 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_123, i15 123" [./components.h:67]   --->   Operation 6222 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_125 : Operation 6223 [1/1] (0.00ns)   --->   "%x_addr_124 = getelementptr i15 %x, i64 0, i64 124" [./components.h:67]   --->   Operation 6223 'getelementptr' 'x_addr_124' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6224 [2/2] (0.58ns)   --->   "%x_load_124 = load i7 %x_addr_124" [./components.h:81]   --->   Operation 6224 'load' 'x_load_124' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_125 : Operation 6225 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_848)   --->   "%tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 25" [./components.h:81]   --->   Operation 6225 'bitselect' 'tmp_969' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_848)   --->   "%xor_ln81_726 = xor i1 %tmp_971, i1 1" [./components.h:81]   --->   Operation 6226 'xor' 'xor_ln81_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_848 = and i1 %tmp_969, i1 %xor_ln81_726" [./components.h:81]   --->   Operation 6227 'and' 'and_ln81_848' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6228 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_731)   --->   "%tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_242, i32 26" [./components.h:81]   --->   Operation 6228 'bitselect' 'tmp_972' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6229 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_851)   --->   "%select_ln81_484 = select i1 %and_ln81_848, i1 %icmp_ln81_486, i1 %icmp_ln81_487" [./components.h:81]   --->   Operation 6229 'select' 'select_ln81_484' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 6230 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_731)   --->   "%xor_ln81_727 = xor i1 %tmp_972, i1 1" [./components.h:81]   --->   Operation 6230 'xor' 'xor_ln81_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_731)   --->   "%and_ln81_849 = and i1 %icmp_ln81_485, i1 %xor_ln81_727" [./components.h:81]   --->   Operation 6231 'and' 'and_ln81_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6232 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_731)   --->   "%select_ln81_485 = select i1 %and_ln81_848, i1 %and_ln81_849, i1 %icmp_ln81_486" [./components.h:81]   --->   Operation 6232 'select' 'select_ln81_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 6233 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_365)   --->   "%and_ln81_850 = and i1 %and_ln81_848, i1 %icmp_ln81_486" [./components.h:81]   --->   Operation 6233 'and' 'and_ln81_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6234 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_365)   --->   "%xor_ln81_728 = xor i1 %and_ln81_850, i1 1" [./components.h:81]   --->   Operation 6234 'xor' 'xor_ln81_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6235 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_365)   --->   "%empty_133 = and i1 %tmp_967, i1 %xor_ln81_728" [./components.h:81]   --->   Operation 6235 'and' 'empty_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6236 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_851)   --->   "%xor_ln81_729 = xor i1 %select_ln81_484, i1 1" [./components.h:81]   --->   Operation 6236 'xor' 'xor_ln81_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6237 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_851)   --->   "%or_ln81_364 = or i1 %tmp_971, i1 %xor_ln81_729" [./components.h:81]   --->   Operation 6237 'or' 'or_ln81_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6238 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_851)   --->   "%xor_ln81_730 = xor i1 %tmp_967, i1 1" [./components.h:81]   --->   Operation 6238 'xor' 'xor_ln81_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_851 = and i1 %or_ln81_364, i1 %xor_ln81_730" [./components.h:81]   --->   Operation 6239 'and' 'and_ln81_851' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_731)   --->   "%and_ln81_852 = and i1 %tmp_971, i1 %select_ln81_485" [./components.h:81]   --->   Operation 6240 'and' 'and_ln81_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6241 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_731 = xor i1 %and_ln81_852, i1 1" [./components.h:81]   --->   Operation 6241 'xor' 'xor_ln81_731' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6242 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_365)   --->   "%and_ln81_853 = and i1 %empty_133, i1 %xor_ln81_731" [./components.h:81]   --->   Operation 6242 'and' 'and_ln81_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_365 = or i1 %and_ln81_851, i1 %and_ln81_853" [./components.h:81]   --->   Operation 6243 'or' 'or_ln81_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6244 [1/1] (0.00ns)   --->   "%sext_ln81_366 = sext i16 %P_L1_W_0_load_122" [./components.h:81]   --->   Operation 6244 'sext' 'sext_ln81_366' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6245 [1/1] (0.00ns)   --->   "%zext_ln81_250 = zext i15 %x_load_122" [./components.h:81]   --->   Operation 6245 'zext' 'zext_ln81_250' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6246 [1/1] (1.94ns)   --->   "%mul_ln81_122 = mul i31 %sext_ln81_366, i31 %zext_ln81_250" [./components.h:81]   --->   Operation 6246 'mul' 'mul_ln81_122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6247 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_244)   --->   "%select_ln81_486 = select i1 %and_ln81_851, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6247 'select' 'select_ln81_486' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_244)   --->   "%select_ln81_487 = select i1 %or_ln81_365, i16 %select_ln81_486, i16 %z_o_247" [./components.h:81]   --->   Operation 6248 'select' 'select_ln81_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_125 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_244)   --->   "%shl_ln81_121 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_487, i10 0" [./components.h:81]   --->   Operation 6249 'bitconcatenate' 'shl_ln81_121' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_244)   --->   "%sext_ln81_367 = sext i26 %shl_ln81_121" [./components.h:81]   --->   Operation 6250 'sext' 'sext_ln81_367' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_244)   --->   "%sext_ln81_368 = sext i31 %mul_ln81_122" [./components.h:81]   --->   Operation 6251 'sext' 'sext_ln81_368' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6252 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_244 = add i32 %sext_ln81_367, i32 %sext_ln81_368" [./components.h:81]   --->   Operation 6252 'add' 'add_ln81_244' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6253 [1/1] (0.00ns)   --->   "%tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 31" [./components.h:81]   --->   Operation 6253 'bitselect' 'tmp_975' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node z_o_249)   --->   "%z_o_248 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_244, i32 10, i32 25" [./components.h:81]   --->   Operation 6254 'partselect' 'z_o_248' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node z_o_249)   --->   "%tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_122, i32 9" [./components.h:81]   --->   Operation 6255 'bitselect' 'tmp_976' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6256 [1/1] (0.00ns)   --->   "%trunc_ln81_122 = trunc i31 %mul_ln81_122" [./components.h:81]   --->   Operation 6256 'trunc' 'trunc_ln81_122' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6257 [1/1] (0.71ns)   --->   "%icmp_ln81_488 = icmp_ne  i9 %trunc_ln81_122, i9 0" [./components.h:81]   --->   Operation 6257 'icmp' 'icmp_ln81_488' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node z_o_249)   --->   "%tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 10" [./components.h:81]   --->   Operation 6258 'bitselect' 'tmp_978' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node z_o_249)   --->   "%or_ln81_366 = or i1 %tmp_978, i1 %icmp_ln81_488" [./components.h:81]   --->   Operation 6259 'or' 'or_ln81_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node z_o_249)   --->   "%and_ln81_854 = and i1 %or_ln81_366, i1 %tmp_976" [./components.h:81]   --->   Operation 6260 'and' 'and_ln81_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node z_o_249)   --->   "%zext_ln81_122 = zext i1 %and_ln81_854" [./components.h:81]   --->   Operation 6261 'zext' 'zext_ln81_122' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6262 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_249 = add i16 %z_o_248, i16 %zext_ln81_122" [./components.h:81]   --->   Operation 6262 'add' 'z_o_249' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6263 [1/1] (0.00ns)   --->   "%tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_249, i32 15" [./components.h:81]   --->   Operation 6263 'bitselect' 'tmp_979' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6264 [1/1] (0.00ns)   --->   "%tmp_981 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_244, i32 27, i32 31" [./components.h:81]   --->   Operation 6264 'partselect' 'tmp_981' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6265 [1/1] (0.70ns)   --->   "%icmp_ln81_489 = icmp_eq  i5 %tmp_981, i5 31" [./components.h:81]   --->   Operation 6265 'icmp' 'icmp_ln81_489' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6266 [1/1] (0.00ns)   --->   "%tmp_982 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_244, i32 26, i32 31" [./components.h:81]   --->   Operation 6266 'partselect' 'tmp_982' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 6267 [1/1] (0.70ns)   --->   "%icmp_ln81_490 = icmp_eq  i6 %tmp_982, i6 63" [./components.h:81]   --->   Operation 6267 'icmp' 'icmp_ln81_490' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6268 [1/1] (0.70ns)   --->   "%icmp_ln81_491 = icmp_eq  i6 %tmp_982, i6 0" [./components.h:81]   --->   Operation 6268 'icmp' 'icmp_ln81_491' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 6269 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_123 = load i16 123" [./components.h:81]   --->   Operation 6269 'load' 'P_L1_W_0_load_123' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_125 : Operation 6270 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_124 = load i16 124" [./components.h:81]   --->   Operation 6270 'load' 'P_L1_W_0_load_124' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 126 <SV = 125> <Delay = 3.59>
ST_126 : Operation 6271 [1/2] (0.58ns)   --->   "%x_load_124 = load i7 %x_addr_124" [./components.h:81]   --->   Operation 6271 'load' 'x_load_124' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_126 : Operation 6272 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_124, i15 124" [./components.h:67]   --->   Operation 6272 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_126 : Operation 6273 [1/1] (0.00ns)   --->   "%x_addr_125 = getelementptr i15 %x, i64 0, i64 125" [./components.h:67]   --->   Operation 6273 'getelementptr' 'x_addr_125' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6274 [2/2] (0.58ns)   --->   "%x_load_125 = load i7 %x_addr_125" [./components.h:81]   --->   Operation 6274 'load' 'x_load_125' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_126 : Operation 6275 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_855)   --->   "%tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 25" [./components.h:81]   --->   Operation 6275 'bitselect' 'tmp_977' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_855)   --->   "%xor_ln81_732 = xor i1 %tmp_979, i1 1" [./components.h:81]   --->   Operation 6276 'xor' 'xor_ln81_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_855 = and i1 %tmp_977, i1 %xor_ln81_732" [./components.h:81]   --->   Operation 6277 'and' 'and_ln81_855' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6278 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_737)   --->   "%tmp_980 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_244, i32 26" [./components.h:81]   --->   Operation 6278 'bitselect' 'tmp_980' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6279 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_858)   --->   "%select_ln81_488 = select i1 %and_ln81_855, i1 %icmp_ln81_490, i1 %icmp_ln81_491" [./components.h:81]   --->   Operation 6279 'select' 'select_ln81_488' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 6280 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_737)   --->   "%xor_ln81_733 = xor i1 %tmp_980, i1 1" [./components.h:81]   --->   Operation 6280 'xor' 'xor_ln81_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6281 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_737)   --->   "%and_ln81_856 = and i1 %icmp_ln81_489, i1 %xor_ln81_733" [./components.h:81]   --->   Operation 6281 'and' 'and_ln81_856' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_737)   --->   "%select_ln81_489 = select i1 %and_ln81_855, i1 %and_ln81_856, i1 %icmp_ln81_490" [./components.h:81]   --->   Operation 6282 'select' 'select_ln81_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 6283 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_368)   --->   "%and_ln81_857 = and i1 %and_ln81_855, i1 %icmp_ln81_490" [./components.h:81]   --->   Operation 6283 'and' 'and_ln81_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6284 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_368)   --->   "%xor_ln81_734 = xor i1 %and_ln81_857, i1 1" [./components.h:81]   --->   Operation 6284 'xor' 'xor_ln81_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6285 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_368)   --->   "%empty_134 = and i1 %tmp_975, i1 %xor_ln81_734" [./components.h:81]   --->   Operation 6285 'and' 'empty_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6286 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_858)   --->   "%xor_ln81_735 = xor i1 %select_ln81_488, i1 1" [./components.h:81]   --->   Operation 6286 'xor' 'xor_ln81_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_858)   --->   "%or_ln81_367 = or i1 %tmp_979, i1 %xor_ln81_735" [./components.h:81]   --->   Operation 6287 'or' 'or_ln81_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_858)   --->   "%xor_ln81_736 = xor i1 %tmp_975, i1 1" [./components.h:81]   --->   Operation 6288 'xor' 'xor_ln81_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_858 = and i1 %or_ln81_367, i1 %xor_ln81_736" [./components.h:81]   --->   Operation 6289 'and' 'and_ln81_858' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6290 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_737)   --->   "%and_ln81_859 = and i1 %tmp_979, i1 %select_ln81_489" [./components.h:81]   --->   Operation 6290 'and' 'and_ln81_859' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6291 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_737 = xor i1 %and_ln81_859, i1 1" [./components.h:81]   --->   Operation 6291 'xor' 'xor_ln81_737' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_368)   --->   "%and_ln81_860 = and i1 %empty_134, i1 %xor_ln81_737" [./components.h:81]   --->   Operation 6292 'and' 'and_ln81_860' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6293 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_368 = or i1 %and_ln81_858, i1 %and_ln81_860" [./components.h:81]   --->   Operation 6293 'or' 'or_ln81_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6294 [1/1] (0.00ns)   --->   "%sext_ln81_369 = sext i16 %P_L1_W_0_load_123" [./components.h:81]   --->   Operation 6294 'sext' 'sext_ln81_369' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6295 [1/1] (0.00ns)   --->   "%zext_ln81_251 = zext i15 %x_load_123" [./components.h:81]   --->   Operation 6295 'zext' 'zext_ln81_251' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6296 [1/1] (1.94ns)   --->   "%mul_ln81_123 = mul i31 %sext_ln81_369, i31 %zext_ln81_251" [./components.h:81]   --->   Operation 6296 'mul' 'mul_ln81_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6297 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_246)   --->   "%select_ln81_490 = select i1 %and_ln81_858, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6297 'select' 'select_ln81_490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_246)   --->   "%select_ln81_491 = select i1 %or_ln81_368, i16 %select_ln81_490, i16 %z_o_249" [./components.h:81]   --->   Operation 6298 'select' 'select_ln81_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_126 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_246)   --->   "%shl_ln81_122 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_491, i10 0" [./components.h:81]   --->   Operation 6299 'bitconcatenate' 'shl_ln81_122' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_246)   --->   "%sext_ln81_370 = sext i26 %shl_ln81_122" [./components.h:81]   --->   Operation 6300 'sext' 'sext_ln81_370' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_246)   --->   "%sext_ln81_371 = sext i31 %mul_ln81_123" [./components.h:81]   --->   Operation 6301 'sext' 'sext_ln81_371' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6302 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_246 = add i32 %sext_ln81_370, i32 %sext_ln81_371" [./components.h:81]   --->   Operation 6302 'add' 'add_ln81_246' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6303 [1/1] (0.00ns)   --->   "%tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 31" [./components.h:81]   --->   Operation 6303 'bitselect' 'tmp_983' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6304 [1/1] (0.00ns) (grouped into LUT with out node z_o_251)   --->   "%z_o_250 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_246, i32 10, i32 25" [./components.h:81]   --->   Operation 6304 'partselect' 'z_o_250' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6305 [1/1] (0.00ns) (grouped into LUT with out node z_o_251)   --->   "%tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_123, i32 9" [./components.h:81]   --->   Operation 6305 'bitselect' 'tmp_984' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6306 [1/1] (0.00ns)   --->   "%trunc_ln81_123 = trunc i31 %mul_ln81_123" [./components.h:81]   --->   Operation 6306 'trunc' 'trunc_ln81_123' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6307 [1/1] (0.71ns)   --->   "%icmp_ln81_492 = icmp_ne  i9 %trunc_ln81_123, i9 0" [./components.h:81]   --->   Operation 6307 'icmp' 'icmp_ln81_492' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6308 [1/1] (0.00ns) (grouped into LUT with out node z_o_251)   --->   "%tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 10" [./components.h:81]   --->   Operation 6308 'bitselect' 'tmp_986' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node z_o_251)   --->   "%or_ln81_369 = or i1 %tmp_986, i1 %icmp_ln81_492" [./components.h:81]   --->   Operation 6309 'or' 'or_ln81_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6310 [1/1] (0.00ns) (grouped into LUT with out node z_o_251)   --->   "%and_ln81_861 = and i1 %or_ln81_369, i1 %tmp_984" [./components.h:81]   --->   Operation 6310 'and' 'and_ln81_861' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6311 [1/1] (0.00ns) (grouped into LUT with out node z_o_251)   --->   "%zext_ln81_123 = zext i1 %and_ln81_861" [./components.h:81]   --->   Operation 6311 'zext' 'zext_ln81_123' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6312 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_251 = add i16 %z_o_250, i16 %zext_ln81_123" [./components.h:81]   --->   Operation 6312 'add' 'z_o_251' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6313 [1/1] (0.00ns)   --->   "%tmp_987 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_251, i32 15" [./components.h:81]   --->   Operation 6313 'bitselect' 'tmp_987' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6314 [1/1] (0.00ns)   --->   "%tmp_989 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_246, i32 27, i32 31" [./components.h:81]   --->   Operation 6314 'partselect' 'tmp_989' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6315 [1/1] (0.70ns)   --->   "%icmp_ln81_493 = icmp_eq  i5 %tmp_989, i5 31" [./components.h:81]   --->   Operation 6315 'icmp' 'icmp_ln81_493' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6316 [1/1] (0.00ns)   --->   "%tmp_990 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_246, i32 26, i32 31" [./components.h:81]   --->   Operation 6316 'partselect' 'tmp_990' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 6317 [1/1] (0.70ns)   --->   "%icmp_ln81_494 = icmp_eq  i6 %tmp_990, i6 63" [./components.h:81]   --->   Operation 6317 'icmp' 'icmp_ln81_494' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6318 [1/1] (0.70ns)   --->   "%icmp_ln81_495 = icmp_eq  i6 %tmp_990, i6 0" [./components.h:81]   --->   Operation 6318 'icmp' 'icmp_ln81_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6319 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_124 = load i16 124" [./components.h:81]   --->   Operation 6319 'load' 'P_L1_W_0_load_124' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_126 : Operation 6320 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_125 = load i16 125" [./components.h:81]   --->   Operation 6320 'load' 'P_L1_W_0_load_125' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 127 <SV = 126> <Delay = 3.59>
ST_127 : Operation 6321 [1/2] (0.58ns)   --->   "%x_load_125 = load i7 %x_addr_125" [./components.h:81]   --->   Operation 6321 'load' 'x_load_125' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_127 : Operation 6322 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_125, i15 125" [./components.h:67]   --->   Operation 6322 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_127 : Operation 6323 [1/1] (0.00ns)   --->   "%x_addr_126 = getelementptr i15 %x, i64 0, i64 126" [./components.h:67]   --->   Operation 6323 'getelementptr' 'x_addr_126' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6324 [2/2] (0.58ns)   --->   "%x_load_126 = load i7 %x_addr_126" [./components.h:81]   --->   Operation 6324 'load' 'x_load_126' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_127 : Operation 6325 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_862)   --->   "%tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 25" [./components.h:81]   --->   Operation 6325 'bitselect' 'tmp_985' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6326 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_862)   --->   "%xor_ln81_738 = xor i1 %tmp_987, i1 1" [./components.h:81]   --->   Operation 6326 'xor' 'xor_ln81_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_862 = and i1 %tmp_985, i1 %xor_ln81_738" [./components.h:81]   --->   Operation 6327 'and' 'and_ln81_862' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_743)   --->   "%tmp_988 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_246, i32 26" [./components.h:81]   --->   Operation 6328 'bitselect' 'tmp_988' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6329 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_865)   --->   "%select_ln81_492 = select i1 %and_ln81_862, i1 %icmp_ln81_494, i1 %icmp_ln81_495" [./components.h:81]   --->   Operation 6329 'select' 'select_ln81_492' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 6330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_743)   --->   "%xor_ln81_739 = xor i1 %tmp_988, i1 1" [./components.h:81]   --->   Operation 6330 'xor' 'xor_ln81_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_743)   --->   "%and_ln81_863 = and i1 %icmp_ln81_493, i1 %xor_ln81_739" [./components.h:81]   --->   Operation 6331 'and' 'and_ln81_863' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_743)   --->   "%select_ln81_493 = select i1 %and_ln81_862, i1 %and_ln81_863, i1 %icmp_ln81_494" [./components.h:81]   --->   Operation 6332 'select' 'select_ln81_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 6333 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_371)   --->   "%and_ln81_864 = and i1 %and_ln81_862, i1 %icmp_ln81_494" [./components.h:81]   --->   Operation 6333 'and' 'and_ln81_864' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_371)   --->   "%xor_ln81_740 = xor i1 %and_ln81_864, i1 1" [./components.h:81]   --->   Operation 6334 'xor' 'xor_ln81_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6335 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_371)   --->   "%empty_135 = and i1 %tmp_983, i1 %xor_ln81_740" [./components.h:81]   --->   Operation 6335 'and' 'empty_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6336 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_865)   --->   "%xor_ln81_741 = xor i1 %select_ln81_492, i1 1" [./components.h:81]   --->   Operation 6336 'xor' 'xor_ln81_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6337 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_865)   --->   "%or_ln81_370 = or i1 %tmp_987, i1 %xor_ln81_741" [./components.h:81]   --->   Operation 6337 'or' 'or_ln81_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6338 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_865)   --->   "%xor_ln81_742 = xor i1 %tmp_983, i1 1" [./components.h:81]   --->   Operation 6338 'xor' 'xor_ln81_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6339 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_865 = and i1 %or_ln81_370, i1 %xor_ln81_742" [./components.h:81]   --->   Operation 6339 'and' 'and_ln81_865' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_743)   --->   "%and_ln81_866 = and i1 %tmp_987, i1 %select_ln81_493" [./components.h:81]   --->   Operation 6340 'and' 'and_ln81_866' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6341 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_743 = xor i1 %and_ln81_866, i1 1" [./components.h:81]   --->   Operation 6341 'xor' 'xor_ln81_743' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6342 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_371)   --->   "%and_ln81_867 = and i1 %empty_135, i1 %xor_ln81_743" [./components.h:81]   --->   Operation 6342 'and' 'and_ln81_867' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6343 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_371 = or i1 %and_ln81_865, i1 %and_ln81_867" [./components.h:81]   --->   Operation 6343 'or' 'or_ln81_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6344 [1/1] (0.00ns)   --->   "%sext_ln81_372 = sext i16 %P_L1_W_0_load_124" [./components.h:81]   --->   Operation 6344 'sext' 'sext_ln81_372' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6345 [1/1] (0.00ns)   --->   "%zext_ln81_252 = zext i15 %x_load_124" [./components.h:81]   --->   Operation 6345 'zext' 'zext_ln81_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6346 [1/1] (1.94ns)   --->   "%mul_ln81_124 = mul i31 %sext_ln81_372, i31 %zext_ln81_252" [./components.h:81]   --->   Operation 6346 'mul' 'mul_ln81_124' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6347 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_248)   --->   "%select_ln81_494 = select i1 %and_ln81_865, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6347 'select' 'select_ln81_494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 6348 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_248)   --->   "%select_ln81_495 = select i1 %or_ln81_371, i16 %select_ln81_494, i16 %z_o_251" [./components.h:81]   --->   Operation 6348 'select' 'select_ln81_495' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_248)   --->   "%shl_ln81_123 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_495, i10 0" [./components.h:81]   --->   Operation 6349 'bitconcatenate' 'shl_ln81_123' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_248)   --->   "%sext_ln81_373 = sext i26 %shl_ln81_123" [./components.h:81]   --->   Operation 6350 'sext' 'sext_ln81_373' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_248)   --->   "%sext_ln81_374 = sext i31 %mul_ln81_124" [./components.h:81]   --->   Operation 6351 'sext' 'sext_ln81_374' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6352 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_248 = add i32 %sext_ln81_373, i32 %sext_ln81_374" [./components.h:81]   --->   Operation 6352 'add' 'add_ln81_248' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6353 [1/1] (0.00ns)   --->   "%tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 31" [./components.h:81]   --->   Operation 6353 'bitselect' 'tmp_991' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6354 [1/1] (0.00ns) (grouped into LUT with out node z_o_253)   --->   "%z_o_252 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_248, i32 10, i32 25" [./components.h:81]   --->   Operation 6354 'partselect' 'z_o_252' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6355 [1/1] (0.00ns) (grouped into LUT with out node z_o_253)   --->   "%tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_124, i32 9" [./components.h:81]   --->   Operation 6355 'bitselect' 'tmp_992' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6356 [1/1] (0.00ns)   --->   "%trunc_ln81_124 = trunc i31 %mul_ln81_124" [./components.h:81]   --->   Operation 6356 'trunc' 'trunc_ln81_124' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6357 [1/1] (0.71ns)   --->   "%icmp_ln81_496 = icmp_ne  i9 %trunc_ln81_124, i9 0" [./components.h:81]   --->   Operation 6357 'icmp' 'icmp_ln81_496' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6358 [1/1] (0.00ns) (grouped into LUT with out node z_o_253)   --->   "%tmp_994 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 10" [./components.h:81]   --->   Operation 6358 'bitselect' 'tmp_994' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6359 [1/1] (0.00ns) (grouped into LUT with out node z_o_253)   --->   "%or_ln81_372 = or i1 %tmp_994, i1 %icmp_ln81_496" [./components.h:81]   --->   Operation 6359 'or' 'or_ln81_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6360 [1/1] (0.00ns) (grouped into LUT with out node z_o_253)   --->   "%and_ln81_868 = and i1 %or_ln81_372, i1 %tmp_992" [./components.h:81]   --->   Operation 6360 'and' 'and_ln81_868' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6361 [1/1] (0.00ns) (grouped into LUT with out node z_o_253)   --->   "%zext_ln81_124 = zext i1 %and_ln81_868" [./components.h:81]   --->   Operation 6361 'zext' 'zext_ln81_124' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6362 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_253 = add i16 %z_o_252, i16 %zext_ln81_124" [./components.h:81]   --->   Operation 6362 'add' 'z_o_253' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6363 [1/1] (0.00ns)   --->   "%tmp_995 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_253, i32 15" [./components.h:81]   --->   Operation 6363 'bitselect' 'tmp_995' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6364 [1/1] (0.00ns)   --->   "%tmp_997 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_248, i32 27, i32 31" [./components.h:81]   --->   Operation 6364 'partselect' 'tmp_997' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6365 [1/1] (0.70ns)   --->   "%icmp_ln81_497 = icmp_eq  i5 %tmp_997, i5 31" [./components.h:81]   --->   Operation 6365 'icmp' 'icmp_ln81_497' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6366 [1/1] (0.00ns)   --->   "%tmp_998 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_248, i32 26, i32 31" [./components.h:81]   --->   Operation 6366 'partselect' 'tmp_998' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 6367 [1/1] (0.70ns)   --->   "%icmp_ln81_498 = icmp_eq  i6 %tmp_998, i6 63" [./components.h:81]   --->   Operation 6367 'icmp' 'icmp_ln81_498' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6368 [1/1] (0.70ns)   --->   "%icmp_ln81_499 = icmp_eq  i6 %tmp_998, i6 0" [./components.h:81]   --->   Operation 6368 'icmp' 'icmp_ln81_499' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6369 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_125 = load i16 125" [./components.h:81]   --->   Operation 6369 'load' 'P_L1_W_0_load_125' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_127 : Operation 6370 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_126 = load i16 126" [./components.h:81]   --->   Operation 6370 'load' 'P_L1_W_0_load_126' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 128 <SV = 127> <Delay = 3.59>
ST_128 : Operation 6371 [1/2] (0.58ns)   --->   "%x_load_126 = load i7 %x_addr_126" [./components.h:81]   --->   Operation 6371 'load' 'x_load_126' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_128 : Operation 6372 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_126, i15 126" [./components.h:67]   --->   Operation 6372 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_128 : Operation 6373 [1/1] (0.00ns)   --->   "%x_addr_127 = getelementptr i15 %x, i64 0, i64 127" [./components.h:67]   --->   Operation 6373 'getelementptr' 'x_addr_127' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6374 [2/2] (0.58ns)   --->   "%x_load_127 = load i7 %x_addr_127" [./components.h:81]   --->   Operation 6374 'load' 'x_load_127' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_128 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_869)   --->   "%tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 25" [./components.h:81]   --->   Operation 6375 'bitselect' 'tmp_993' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6376 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_869)   --->   "%xor_ln81_744 = xor i1 %tmp_995, i1 1" [./components.h:81]   --->   Operation 6376 'xor' 'xor_ln81_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_869 = and i1 %tmp_993, i1 %xor_ln81_744" [./components.h:81]   --->   Operation 6377 'and' 'and_ln81_869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6378 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_749)   --->   "%tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_248, i32 26" [./components.h:81]   --->   Operation 6378 'bitselect' 'tmp_996' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6379 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_872)   --->   "%select_ln81_496 = select i1 %and_ln81_869, i1 %icmp_ln81_498, i1 %icmp_ln81_499" [./components.h:81]   --->   Operation 6379 'select' 'select_ln81_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 6380 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_749)   --->   "%xor_ln81_745 = xor i1 %tmp_996, i1 1" [./components.h:81]   --->   Operation 6380 'xor' 'xor_ln81_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_749)   --->   "%and_ln81_870 = and i1 %icmp_ln81_497, i1 %xor_ln81_745" [./components.h:81]   --->   Operation 6381 'and' 'and_ln81_870' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_749)   --->   "%select_ln81_497 = select i1 %and_ln81_869, i1 %and_ln81_870, i1 %icmp_ln81_498" [./components.h:81]   --->   Operation 6382 'select' 'select_ln81_497' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_374)   --->   "%and_ln81_871 = and i1 %and_ln81_869, i1 %icmp_ln81_498" [./components.h:81]   --->   Operation 6383 'and' 'and_ln81_871' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_374)   --->   "%xor_ln81_746 = xor i1 %and_ln81_871, i1 1" [./components.h:81]   --->   Operation 6384 'xor' 'xor_ln81_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6385 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_374)   --->   "%empty_136 = and i1 %tmp_991, i1 %xor_ln81_746" [./components.h:81]   --->   Operation 6385 'and' 'empty_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6386 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_872)   --->   "%xor_ln81_747 = xor i1 %select_ln81_496, i1 1" [./components.h:81]   --->   Operation 6386 'xor' 'xor_ln81_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6387 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_872)   --->   "%or_ln81_373 = or i1 %tmp_995, i1 %xor_ln81_747" [./components.h:81]   --->   Operation 6387 'or' 'or_ln81_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6388 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_872)   --->   "%xor_ln81_748 = xor i1 %tmp_991, i1 1" [./components.h:81]   --->   Operation 6388 'xor' 'xor_ln81_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6389 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_872 = and i1 %or_ln81_373, i1 %xor_ln81_748" [./components.h:81]   --->   Operation 6389 'and' 'and_ln81_872' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_749)   --->   "%and_ln81_873 = and i1 %tmp_995, i1 %select_ln81_497" [./components.h:81]   --->   Operation 6390 'and' 'and_ln81_873' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6391 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_749 = xor i1 %and_ln81_873, i1 1" [./components.h:81]   --->   Operation 6391 'xor' 'xor_ln81_749' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6392 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_374)   --->   "%and_ln81_874 = and i1 %empty_136, i1 %xor_ln81_749" [./components.h:81]   --->   Operation 6392 'and' 'and_ln81_874' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_374 = or i1 %and_ln81_872, i1 %and_ln81_874" [./components.h:81]   --->   Operation 6393 'or' 'or_ln81_374' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6394 [1/1] (0.00ns)   --->   "%sext_ln81_375 = sext i16 %P_L1_W_0_load_125" [./components.h:81]   --->   Operation 6394 'sext' 'sext_ln81_375' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6395 [1/1] (0.00ns)   --->   "%zext_ln81_253 = zext i15 %x_load_125" [./components.h:81]   --->   Operation 6395 'zext' 'zext_ln81_253' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6396 [1/1] (1.94ns)   --->   "%mul_ln81_125 = mul i31 %sext_ln81_375, i31 %zext_ln81_253" [./components.h:81]   --->   Operation 6396 'mul' 'mul_ln81_125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6397 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_250)   --->   "%select_ln81_498 = select i1 %and_ln81_872, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6397 'select' 'select_ln81_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 6398 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_250)   --->   "%select_ln81_499 = select i1 %or_ln81_374, i16 %select_ln81_498, i16 %z_o_253" [./components.h:81]   --->   Operation 6398 'select' 'select_ln81_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_128 : Operation 6399 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_250)   --->   "%shl_ln81_124 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_499, i10 0" [./components.h:81]   --->   Operation 6399 'bitconcatenate' 'shl_ln81_124' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6400 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_250)   --->   "%sext_ln81_376 = sext i26 %shl_ln81_124" [./components.h:81]   --->   Operation 6400 'sext' 'sext_ln81_376' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6401 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_250)   --->   "%sext_ln81_377 = sext i31 %mul_ln81_125" [./components.h:81]   --->   Operation 6401 'sext' 'sext_ln81_377' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6402 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_250 = add i32 %sext_ln81_376, i32 %sext_ln81_377" [./components.h:81]   --->   Operation 6402 'add' 'add_ln81_250' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6403 [1/1] (0.00ns)   --->   "%tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 31" [./components.h:81]   --->   Operation 6403 'bitselect' 'tmp_999' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6404 [1/1] (0.00ns) (grouped into LUT with out node z_o_255)   --->   "%z_o_254 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_250, i32 10, i32 25" [./components.h:81]   --->   Operation 6404 'partselect' 'z_o_254' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6405 [1/1] (0.00ns) (grouped into LUT with out node z_o_255)   --->   "%tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_125, i32 9" [./components.h:81]   --->   Operation 6405 'bitselect' 'tmp_1000' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6406 [1/1] (0.00ns)   --->   "%trunc_ln81_125 = trunc i31 %mul_ln81_125" [./components.h:81]   --->   Operation 6406 'trunc' 'trunc_ln81_125' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6407 [1/1] (0.71ns)   --->   "%icmp_ln81_500 = icmp_ne  i9 %trunc_ln81_125, i9 0" [./components.h:81]   --->   Operation 6407 'icmp' 'icmp_ln81_500' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6408 [1/1] (0.00ns) (grouped into LUT with out node z_o_255)   --->   "%tmp_1002 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 10" [./components.h:81]   --->   Operation 6408 'bitselect' 'tmp_1002' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node z_o_255)   --->   "%or_ln81_375 = or i1 %tmp_1002, i1 %icmp_ln81_500" [./components.h:81]   --->   Operation 6409 'or' 'or_ln81_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6410 [1/1] (0.00ns) (grouped into LUT with out node z_o_255)   --->   "%and_ln81_875 = and i1 %or_ln81_375, i1 %tmp_1000" [./components.h:81]   --->   Operation 6410 'and' 'and_ln81_875' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6411 [1/1] (0.00ns) (grouped into LUT with out node z_o_255)   --->   "%zext_ln81_125 = zext i1 %and_ln81_875" [./components.h:81]   --->   Operation 6411 'zext' 'zext_ln81_125' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6412 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_255 = add i16 %z_o_254, i16 %zext_ln81_125" [./components.h:81]   --->   Operation 6412 'add' 'z_o_255' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6413 [1/1] (0.00ns)   --->   "%tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_255, i32 15" [./components.h:81]   --->   Operation 6413 'bitselect' 'tmp_1003' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6414 [1/1] (0.00ns)   --->   "%tmp_1005 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_250, i32 27, i32 31" [./components.h:81]   --->   Operation 6414 'partselect' 'tmp_1005' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6415 [1/1] (0.70ns)   --->   "%icmp_ln81_501 = icmp_eq  i5 %tmp_1005, i5 31" [./components.h:81]   --->   Operation 6415 'icmp' 'icmp_ln81_501' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6416 [1/1] (0.00ns)   --->   "%tmp_1006 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_250, i32 26, i32 31" [./components.h:81]   --->   Operation 6416 'partselect' 'tmp_1006' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 6417 [1/1] (0.70ns)   --->   "%icmp_ln81_502 = icmp_eq  i6 %tmp_1006, i6 63" [./components.h:81]   --->   Operation 6417 'icmp' 'icmp_ln81_502' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6418 [1/1] (0.70ns)   --->   "%icmp_ln81_503 = icmp_eq  i6 %tmp_1006, i6 0" [./components.h:81]   --->   Operation 6418 'icmp' 'icmp_ln81_503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6419 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_126 = load i16 126" [./components.h:81]   --->   Operation 6419 'load' 'P_L1_W_0_load_126' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_128 : Operation 6420 [2/2] (0.58ns)   --->   "%P_L1_W_0_load_127 = load i16 127" [./components.h:81]   --->   Operation 6420 'load' 'P_L1_W_0_load_127' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 129 <SV = 128> <Delay = 3.59>
ST_129 : Operation 6421 [1/2] (0.58ns)   --->   "%x_load_127 = load i7 %x_addr_127" [./components.h:81]   --->   Operation 6421 'load' 'x_load_127' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_129 : Operation 6422 [1/1] (0.58ns)   --->   "%store_ln67 = store i15 %x_load_127, i15 127" [./components.h:67]   --->   Operation 6422 'store' 'store_ln67' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 128> <RAM>
ST_129 : Operation 6423 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_876)   --->   "%tmp_1001 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 25" [./components.h:81]   --->   Operation 6423 'bitselect' 'tmp_1001' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6424 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_876)   --->   "%xor_ln81_750 = xor i1 %tmp_1003, i1 1" [./components.h:81]   --->   Operation 6424 'xor' 'xor_ln81_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6425 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_876 = and i1 %tmp_1001, i1 %xor_ln81_750" [./components.h:81]   --->   Operation 6425 'and' 'and_ln81_876' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6426 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_755)   --->   "%tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_250, i32 26" [./components.h:81]   --->   Operation 6426 'bitselect' 'tmp_1004' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6427 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_879)   --->   "%select_ln81_500 = select i1 %and_ln81_876, i1 %icmp_ln81_502, i1 %icmp_ln81_503" [./components.h:81]   --->   Operation 6427 'select' 'select_ln81_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 6428 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_755)   --->   "%xor_ln81_751 = xor i1 %tmp_1004, i1 1" [./components.h:81]   --->   Operation 6428 'xor' 'xor_ln81_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_755)   --->   "%and_ln81_877 = and i1 %icmp_ln81_501, i1 %xor_ln81_751" [./components.h:81]   --->   Operation 6429 'and' 'and_ln81_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_755)   --->   "%select_ln81_501 = select i1 %and_ln81_876, i1 %and_ln81_877, i1 %icmp_ln81_502" [./components.h:81]   --->   Operation 6430 'select' 'select_ln81_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 6431 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_377)   --->   "%and_ln81_878 = and i1 %and_ln81_876, i1 %icmp_ln81_502" [./components.h:81]   --->   Operation 6431 'and' 'and_ln81_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6432 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_377)   --->   "%xor_ln81_752 = xor i1 %and_ln81_878, i1 1" [./components.h:81]   --->   Operation 6432 'xor' 'xor_ln81_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6433 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_377)   --->   "%empty_137 = and i1 %tmp_999, i1 %xor_ln81_752" [./components.h:81]   --->   Operation 6433 'and' 'empty_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6434 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_879)   --->   "%xor_ln81_753 = xor i1 %select_ln81_500, i1 1" [./components.h:81]   --->   Operation 6434 'xor' 'xor_ln81_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_879)   --->   "%or_ln81_376 = or i1 %tmp_1003, i1 %xor_ln81_753" [./components.h:81]   --->   Operation 6435 'or' 'or_ln81_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6436 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_879)   --->   "%xor_ln81_754 = xor i1 %tmp_999, i1 1" [./components.h:81]   --->   Operation 6436 'xor' 'xor_ln81_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_879 = and i1 %or_ln81_376, i1 %xor_ln81_754" [./components.h:81]   --->   Operation 6437 'and' 'and_ln81_879' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_755)   --->   "%and_ln81_880 = and i1 %tmp_1003, i1 %select_ln81_501" [./components.h:81]   --->   Operation 6438 'and' 'and_ln81_880' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6439 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_755 = xor i1 %and_ln81_880, i1 1" [./components.h:81]   --->   Operation 6439 'xor' 'xor_ln81_755' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6440 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_377)   --->   "%and_ln81_881 = and i1 %empty_137, i1 %xor_ln81_755" [./components.h:81]   --->   Operation 6440 'and' 'and_ln81_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6441 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_377 = or i1 %and_ln81_879, i1 %and_ln81_881" [./components.h:81]   --->   Operation 6441 'or' 'or_ln81_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln81_378 = sext i16 %P_L1_W_0_load_126" [./components.h:81]   --->   Operation 6442 'sext' 'sext_ln81_378' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6443 [1/1] (0.00ns)   --->   "%zext_ln81_254 = zext i15 %x_load_126" [./components.h:81]   --->   Operation 6443 'zext' 'zext_ln81_254' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6444 [1/1] (1.94ns)   --->   "%mul_ln81_126 = mul i31 %sext_ln81_378, i31 %zext_ln81_254" [./components.h:81]   --->   Operation 6444 'mul' 'mul_ln81_126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_252)   --->   "%select_ln81_502 = select i1 %and_ln81_879, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6445 'select' 'select_ln81_502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 6446 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_252)   --->   "%select_ln81_503 = select i1 %or_ln81_377, i16 %select_ln81_502, i16 %z_o_255" [./components.h:81]   --->   Operation 6446 'select' 'select_ln81_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_252)   --->   "%shl_ln81_125 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_503, i10 0" [./components.h:81]   --->   Operation 6447 'bitconcatenate' 'shl_ln81_125' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6448 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_252)   --->   "%sext_ln81_379 = sext i26 %shl_ln81_125" [./components.h:81]   --->   Operation 6448 'sext' 'sext_ln81_379' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6449 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_252)   --->   "%sext_ln81_380 = sext i31 %mul_ln81_126" [./components.h:81]   --->   Operation 6449 'sext' 'sext_ln81_380' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6450 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_252 = add i32 %sext_ln81_379, i32 %sext_ln81_380" [./components.h:81]   --->   Operation 6450 'add' 'add_ln81_252' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6451 [1/1] (0.00ns)   --->   "%tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 31" [./components.h:81]   --->   Operation 6451 'bitselect' 'tmp_1007' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6452 [1/1] (0.00ns) (grouped into LUT with out node z_o_257)   --->   "%z_o_256 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_252, i32 10, i32 25" [./components.h:81]   --->   Operation 6452 'partselect' 'z_o_256' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6453 [1/1] (0.00ns) (grouped into LUT with out node z_o_257)   --->   "%tmp_1008 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_126, i32 9" [./components.h:81]   --->   Operation 6453 'bitselect' 'tmp_1008' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6454 [1/1] (0.00ns)   --->   "%trunc_ln81_126 = trunc i31 %mul_ln81_126" [./components.h:81]   --->   Operation 6454 'trunc' 'trunc_ln81_126' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6455 [1/1] (0.71ns)   --->   "%icmp_ln81_504 = icmp_ne  i9 %trunc_ln81_126, i9 0" [./components.h:81]   --->   Operation 6455 'icmp' 'icmp_ln81_504' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6456 [1/1] (0.00ns) (grouped into LUT with out node z_o_257)   --->   "%tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 10" [./components.h:81]   --->   Operation 6456 'bitselect' 'tmp_1010' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6457 [1/1] (0.00ns) (grouped into LUT with out node z_o_257)   --->   "%or_ln81_378 = or i1 %tmp_1010, i1 %icmp_ln81_504" [./components.h:81]   --->   Operation 6457 'or' 'or_ln81_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6458 [1/1] (0.00ns) (grouped into LUT with out node z_o_257)   --->   "%and_ln81_882 = and i1 %or_ln81_378, i1 %tmp_1008" [./components.h:81]   --->   Operation 6458 'and' 'and_ln81_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6459 [1/1] (0.00ns) (grouped into LUT with out node z_o_257)   --->   "%zext_ln81_126 = zext i1 %and_ln81_882" [./components.h:81]   --->   Operation 6459 'zext' 'zext_ln81_126' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6460 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_257 = add i16 %z_o_256, i16 %zext_ln81_126" [./components.h:81]   --->   Operation 6460 'add' 'z_o_257' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6461 [1/1] (0.00ns)   --->   "%tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_257, i32 15" [./components.h:81]   --->   Operation 6461 'bitselect' 'tmp_1011' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6462 [1/1] (0.00ns)   --->   "%tmp_1013 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_252, i32 27, i32 31" [./components.h:81]   --->   Operation 6462 'partselect' 'tmp_1013' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6463 [1/1] (0.70ns)   --->   "%icmp_ln81_505 = icmp_eq  i5 %tmp_1013, i5 31" [./components.h:81]   --->   Operation 6463 'icmp' 'icmp_ln81_505' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6464 [1/1] (0.00ns)   --->   "%tmp_1014 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_252, i32 26, i32 31" [./components.h:81]   --->   Operation 6464 'partselect' 'tmp_1014' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 6465 [1/1] (0.70ns)   --->   "%icmp_ln81_506 = icmp_eq  i6 %tmp_1014, i6 63" [./components.h:81]   --->   Operation 6465 'icmp' 'icmp_ln81_506' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6466 [1/1] (0.70ns)   --->   "%icmp_ln81_507 = icmp_eq  i6 %tmp_1014, i6 0" [./components.h:81]   --->   Operation 6466 'icmp' 'icmp_ln81_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6467 [1/2] (0.58ns)   --->   "%P_L1_W_0_load_127 = load i16 127" [./components.h:81]   --->   Operation 6467 'load' 'P_L1_W_0_load_127' <Predicate = true> <Delay = 0.58> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.58> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>

State 130 <SV = 129> <Delay = 3.59>
ST_130 : Operation 6468 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_883)   --->   "%tmp_1009 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 25" [./components.h:81]   --->   Operation 6468 'bitselect' 'tmp_1009' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6469 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_883)   --->   "%xor_ln81_756 = xor i1 %tmp_1011, i1 1" [./components.h:81]   --->   Operation 6469 'xor' 'xor_ln81_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6470 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_883 = and i1 %tmp_1009, i1 %xor_ln81_756" [./components.h:81]   --->   Operation 6470 'and' 'and_ln81_883' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_761)   --->   "%tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_252, i32 26" [./components.h:81]   --->   Operation 6471 'bitselect' 'tmp_1012' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6472 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_886)   --->   "%select_ln81_504 = select i1 %and_ln81_883, i1 %icmp_ln81_506, i1 %icmp_ln81_507" [./components.h:81]   --->   Operation 6472 'select' 'select_ln81_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 6473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_761)   --->   "%xor_ln81_757 = xor i1 %tmp_1012, i1 1" [./components.h:81]   --->   Operation 6473 'xor' 'xor_ln81_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_761)   --->   "%and_ln81_884 = and i1 %icmp_ln81_505, i1 %xor_ln81_757" [./components.h:81]   --->   Operation 6474 'and' 'and_ln81_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6475 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_761)   --->   "%select_ln81_505 = select i1 %and_ln81_883, i1 %and_ln81_884, i1 %icmp_ln81_506" [./components.h:81]   --->   Operation 6475 'select' 'select_ln81_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 6476 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_380)   --->   "%and_ln81_885 = and i1 %and_ln81_883, i1 %icmp_ln81_506" [./components.h:81]   --->   Operation 6476 'and' 'and_ln81_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6477 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_380)   --->   "%xor_ln81_758 = xor i1 %and_ln81_885, i1 1" [./components.h:81]   --->   Operation 6477 'xor' 'xor_ln81_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6478 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_380)   --->   "%empty_138 = and i1 %tmp_1007, i1 %xor_ln81_758" [./components.h:81]   --->   Operation 6478 'and' 'empty_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_886)   --->   "%xor_ln81_759 = xor i1 %select_ln81_504, i1 1" [./components.h:81]   --->   Operation 6479 'xor' 'xor_ln81_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6480 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_886)   --->   "%or_ln81_379 = or i1 %tmp_1011, i1 %xor_ln81_759" [./components.h:81]   --->   Operation 6480 'or' 'or_ln81_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6481 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_886)   --->   "%xor_ln81_760 = xor i1 %tmp_1007, i1 1" [./components.h:81]   --->   Operation 6481 'xor' 'xor_ln81_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6482 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_886 = and i1 %or_ln81_379, i1 %xor_ln81_760" [./components.h:81]   --->   Operation 6482 'and' 'and_ln81_886' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_761)   --->   "%and_ln81_887 = and i1 %tmp_1011, i1 %select_ln81_505" [./components.h:81]   --->   Operation 6483 'and' 'and_ln81_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6484 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_761 = xor i1 %and_ln81_887, i1 1" [./components.h:81]   --->   Operation 6484 'xor' 'xor_ln81_761' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6485 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_380)   --->   "%and_ln81_888 = and i1 %empty_138, i1 %xor_ln81_761" [./components.h:81]   --->   Operation 6485 'and' 'and_ln81_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6486 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_380 = or i1 %and_ln81_886, i1 %and_ln81_888" [./components.h:81]   --->   Operation 6486 'or' 'or_ln81_380' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6487 [1/1] (0.00ns)   --->   "%sext_ln81_381 = sext i16 %P_L1_W_0_load_127" [./components.h:81]   --->   Operation 6487 'sext' 'sext_ln81_381' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6488 [1/1] (0.00ns)   --->   "%zext_ln81_255 = zext i15 %x_load_127" [./components.h:81]   --->   Operation 6488 'zext' 'zext_ln81_255' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6489 [1/1] (1.94ns)   --->   "%mul_ln81_127 = mul i31 %sext_ln81_381, i31 %zext_ln81_255" [./components.h:81]   --->   Operation 6489 'mul' 'mul_ln81_127' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6490 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_254)   --->   "%select_ln81_506 = select i1 %and_ln81_886, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6490 'select' 'select_ln81_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 6491 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_254)   --->   "%select_ln81_507 = select i1 %or_ln81_380, i16 %select_ln81_506, i16 %z_o_257" [./components.h:81]   --->   Operation 6491 'select' 'select_ln81_507' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_130 : Operation 6492 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_254)   --->   "%shl_ln81_126 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %select_ln81_507, i10 0" [./components.h:81]   --->   Operation 6492 'bitconcatenate' 'shl_ln81_126' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6493 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_254)   --->   "%sext_ln81_382 = sext i26 %shl_ln81_126" [./components.h:81]   --->   Operation 6493 'sext' 'sext_ln81_382' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6494 [1/1] (0.00ns) (grouped into LUT with out node add_ln81_254)   --->   "%sext_ln81_383 = sext i31 %mul_ln81_127" [./components.h:81]   --->   Operation 6494 'sext' 'sext_ln81_383' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6495 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln81_254 = add i32 %sext_ln81_382, i32 %sext_ln81_383" [./components.h:81]   --->   Operation 6495 'add' 'add_ln81_254' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6496 [1/1] (0.00ns)   --->   "%tmp_1015 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 31" [./components.h:81]   --->   Operation 6496 'bitselect' 'tmp_1015' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6497 [1/1] (0.00ns) (grouped into LUT with out node z_o_259)   --->   "%z_o_258 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln81_254, i32 10, i32 25" [./components.h:81]   --->   Operation 6497 'partselect' 'z_o_258' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6498 [1/1] (0.00ns) (grouped into LUT with out node z_o_259)   --->   "%tmp_1016 = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %mul_ln81_127, i32 9" [./components.h:81]   --->   Operation 6498 'bitselect' 'tmp_1016' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6499 [1/1] (0.00ns)   --->   "%trunc_ln81_127 = trunc i31 %mul_ln81_127" [./components.h:81]   --->   Operation 6499 'trunc' 'trunc_ln81_127' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6500 [1/1] (0.71ns)   --->   "%icmp_ln81_508 = icmp_ne  i9 %trunc_ln81_127, i9 0" [./components.h:81]   --->   Operation 6500 'icmp' 'icmp_ln81_508' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6501 [1/1] (0.00ns) (grouped into LUT with out node z_o_259)   --->   "%tmp_1018 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 10" [./components.h:81]   --->   Operation 6501 'bitselect' 'tmp_1018' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6502 [1/1] (0.00ns) (grouped into LUT with out node z_o_259)   --->   "%or_ln81_381 = or i1 %tmp_1018, i1 %icmp_ln81_508" [./components.h:81]   --->   Operation 6502 'or' 'or_ln81_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node z_o_259)   --->   "%and_ln81_889 = and i1 %or_ln81_381, i1 %tmp_1016" [./components.h:81]   --->   Operation 6503 'and' 'and_ln81_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6504 [1/1] (0.00ns) (grouped into LUT with out node z_o_259)   --->   "%zext_ln81_127 = zext i1 %and_ln81_889" [./components.h:81]   --->   Operation 6504 'zext' 'zext_ln81_127' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6505 [1/1] (0.78ns) (out node of the LUT)   --->   "%z_o_259 = add i16 %z_o_258, i16 %zext_ln81_127" [./components.h:81]   --->   Operation 6505 'add' 'z_o_259' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6506 [1/1] (0.00ns)   --->   "%tmp_1019 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %z_o_259, i32 15" [./components.h:81]   --->   Operation 6506 'bitselect' 'tmp_1019' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6507 [1/1] (0.00ns)   --->   "%tmp_1021 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %add_ln81_254, i32 27, i32 31" [./components.h:81]   --->   Operation 6507 'partselect' 'tmp_1021' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6508 [1/1] (0.70ns)   --->   "%icmp_ln81_509 = icmp_eq  i5 %tmp_1021, i5 31" [./components.h:81]   --->   Operation 6508 'icmp' 'icmp_ln81_509' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6509 [1/1] (0.00ns)   --->   "%tmp_1022 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %add_ln81_254, i32 26, i32 31" [./components.h:81]   --->   Operation 6509 'partselect' 'tmp_1022' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 6510 [1/1] (0.70ns)   --->   "%icmp_ln81_510 = icmp_eq  i6 %tmp_1022, i6 63" [./components.h:81]   --->   Operation 6510 'icmp' 'icmp_ln81_510' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6511 [1/1] (0.70ns)   --->   "%icmp_ln81_511 = icmp_eq  i6 %tmp_1022, i6 0" [./components.h:81]   --->   Operation 6511 'icmp' 'icmp_ln81_511' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 0.76>
ST_131 : Operation 6512 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_890)   --->   "%tmp_1017 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 25" [./components.h:81]   --->   Operation 6512 'bitselect' 'tmp_1017' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 6513 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_890)   --->   "%xor_ln81_762 = xor i1 %tmp_1019, i1 1" [./components.h:81]   --->   Operation 6513 'xor' 'xor_ln81_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6514 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln81_890 = and i1 %tmp_1017, i1 %xor_ln81_762" [./components.h:81]   --->   Operation 6514 'and' 'and_ln81_890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6515 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_767)   --->   "%tmp_1020 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln81_254, i32 26" [./components.h:81]   --->   Operation 6515 'bitselect' 'tmp_1020' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_893)   --->   "%select_ln81_508 = select i1 %and_ln81_890, i1 %icmp_ln81_510, i1 %icmp_ln81_511" [./components.h:81]   --->   Operation 6516 'select' 'select_ln81_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 6517 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_767)   --->   "%xor_ln81_763 = xor i1 %tmp_1020, i1 1" [./components.h:81]   --->   Operation 6517 'xor' 'xor_ln81_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_767)   --->   "%and_ln81_891 = and i1 %icmp_ln81_509, i1 %xor_ln81_763" [./components.h:81]   --->   Operation 6518 'and' 'and_ln81_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_767)   --->   "%select_ln81_509 = select i1 %and_ln81_890, i1 %and_ln81_891, i1 %icmp_ln81_510" [./components.h:81]   --->   Operation 6519 'select' 'select_ln81_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_383)   --->   "%and_ln81_892 = and i1 %and_ln81_890, i1 %icmp_ln81_510" [./components.h:81]   --->   Operation 6520 'and' 'and_ln81_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6521 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_383)   --->   "%xor_ln81_764 = xor i1 %and_ln81_892, i1 1" [./components.h:81]   --->   Operation 6521 'xor' 'xor_ln81_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6522 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_383)   --->   "%empty_139 = and i1 %tmp_1015, i1 %xor_ln81_764" [./components.h:81]   --->   Operation 6522 'and' 'empty_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6523 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_893)   --->   "%xor_ln81_765 = xor i1 %select_ln81_508, i1 1" [./components.h:81]   --->   Operation 6523 'xor' 'xor_ln81_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6524 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_893)   --->   "%or_ln81_382 = or i1 %tmp_1019, i1 %xor_ln81_765" [./components.h:81]   --->   Operation 6524 'or' 'or_ln81_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6525 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_893)   --->   "%xor_ln81_766 = xor i1 %tmp_1015, i1 1" [./components.h:81]   --->   Operation 6525 'xor' 'xor_ln81_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6526 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln81_893 = and i1 %or_ln81_382, i1 %xor_ln81_766" [./components.h:81]   --->   Operation 6526 'and' 'and_ln81_893' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6527 [1/1] (0.00ns) (grouped into LUT with out node xor_ln81_767)   --->   "%and_ln81_894 = and i1 %tmp_1019, i1 %select_ln81_509" [./components.h:81]   --->   Operation 6527 'and' 'and_ln81_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6528 [1/1] (0.27ns) (out node of the LUT)   --->   "%xor_ln81_767 = xor i1 %and_ln81_894, i1 1" [./components.h:81]   --->   Operation 6528 'xor' 'xor_ln81_767' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6529 [1/1] (0.00ns) (grouped into LUT with out node or_ln81_383)   --->   "%and_ln81_895 = and i1 %empty_139, i1 %xor_ln81_767" [./components.h:81]   --->   Operation 6529 'and' 'and_ln81_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6530 [1/1] (0.00ns) (grouped into LUT with out node z_o_260)   --->   "%select_ln81_510 = select i1 %and_ln81_893, i16 32767, i16 32768" [./components.h:81]   --->   Operation 6530 'select' 'select_ln81_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 6531 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln81_383 = or i1 %and_ln81_893, i1 %and_ln81_895" [./components.h:81]   --->   Operation 6531 'or' 'or_ln81_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6532 [1/1] (0.24ns) (out node of the LUT)   --->   "%z_o_260 = select i1 %or_ln81_383, i16 %select_ln81_510, i16 %z_o_259" [./components.h:81]   --->   Operation 6532 'select' 'z_o_260' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_131 : Operation 6533 [1/1] (0.00ns)   --->   "%ret_ln86 = ret i16 %z_o_260" [./components.h:86]   --->   Operation 6533 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.585ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('x_addr', ./components.h:57) [3]  (0.000 ns)
	'load' operation 15 bit ('x_load', ./components.h:81) on array 'x' [4]  (0.585 ns)

 <State 2>: 1.170ns
The critical path consists of the following:
	'load' operation 15 bit ('x_load', ./components.h:81) on array 'x' [4]  (0.585 ns)
	'store' operation 0 bit ('store_ln67', ./components.h:67) of variable 'x_load', ./components.h:81 on array 'C_C1_x_copy' [5]  (0.585 ns)

 <State 3>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81', ./components.h:81) [391]  (1.940 ns)
	'add' operation 32 bit ('add_ln81', ./components.h:81) [395]  (0.874 ns)
	'or' operation 1 bit ('or_ln81', ./components.h:81) [403]  (0.000 ns)
	'and' operation 1 bit ('and_ln81', ./components.h:81) [404]  (0.000 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [406]  (0.785 ns)

 <State 4>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_1', ./components.h:81) [434]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_2', ./components.h:81) [440]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [451]  (0.785 ns)

 <State 5>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_2', ./components.h:81) [479]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_4', ./components.h:81) [485]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [496]  (0.785 ns)

 <State 6>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_3', ./components.h:81) [524]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_6', ./components.h:81) [530]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [541]  (0.785 ns)

 <State 7>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_4', ./components.h:81) [569]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_8', ./components.h:81) [575]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [586]  (0.785 ns)

 <State 8>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_5', ./components.h:81) [614]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_10', ./components.h:81) [620]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [631]  (0.785 ns)

 <State 9>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_6', ./components.h:81) [659]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_12', ./components.h:81) [665]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [676]  (0.785 ns)

 <State 10>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_7', ./components.h:81) [704]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_14', ./components.h:81) [710]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [721]  (0.785 ns)

 <State 11>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_8', ./components.h:81) [749]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_16', ./components.h:81) [755]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [766]  (0.785 ns)

 <State 12>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_9', ./components.h:81) [794]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_18', ./components.h:81) [800]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [811]  (0.785 ns)

 <State 13>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_10', ./components.h:81) [839]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_20', ./components.h:81) [845]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [856]  (0.785 ns)

 <State 14>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_11', ./components.h:81) [884]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_22', ./components.h:81) [890]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [901]  (0.785 ns)

 <State 15>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_12', ./components.h:81) [929]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_24', ./components.h:81) [935]  (0.874 ns)
	'or' operation 1 bit ('or_ln81_36', ./components.h:81) [943]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_84', ./components.h:81) [944]  (0.000 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [946]  (0.785 ns)

 <State 16>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_13', ./components.h:81) [974]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_26', ./components.h:81) [980]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [991]  (0.785 ns)

 <State 17>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_14', ./components.h:81) [1019]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_28', ./components.h:81) [1025]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1036]  (0.785 ns)

 <State 18>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_15', ./components.h:81) [1064]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_30', ./components.h:81) [1070]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1081]  (0.785 ns)

 <State 19>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_16', ./components.h:81) [1109]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_32', ./components.h:81) [1115]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1126]  (0.785 ns)

 <State 20>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_17', ./components.h:81) [1154]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_34', ./components.h:81) [1160]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1171]  (0.785 ns)

 <State 21>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_18', ./components.h:81) [1199]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_36', ./components.h:81) [1205]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1216]  (0.785 ns)

 <State 22>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_19', ./components.h:81) [1244]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_38', ./components.h:81) [1250]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1261]  (0.785 ns)

 <State 23>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_20', ./components.h:81) [1289]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_40', ./components.h:81) [1295]  (0.874 ns)
	'or' operation 1 bit ('or_ln81_60', ./components.h:81) [1303]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_140', ./components.h:81) [1304]  (0.000 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1306]  (0.785 ns)

 <State 24>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_21', ./components.h:81) [1334]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_42', ./components.h:81) [1340]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1351]  (0.785 ns)

 <State 25>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_22', ./components.h:81) [1379]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_44', ./components.h:81) [1385]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1396]  (0.785 ns)

 <State 26>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_23', ./components.h:81) [1424]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_46', ./components.h:81) [1430]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1441]  (0.785 ns)

 <State 27>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_24', ./components.h:81) [1469]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_48', ./components.h:81) [1475]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1486]  (0.785 ns)

 <State 28>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_25', ./components.h:81) [1514]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_50', ./components.h:81) [1520]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1531]  (0.785 ns)

 <State 29>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_26', ./components.h:81) [1559]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_52', ./components.h:81) [1565]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1576]  (0.785 ns)

 <State 30>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_27', ./components.h:81) [1604]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_54', ./components.h:81) [1610]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1621]  (0.785 ns)

 <State 31>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_28', ./components.h:81) [1649]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_56', ./components.h:81) [1655]  (0.874 ns)
	'or' operation 1 bit ('or_ln81_84', ./components.h:81) [1663]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_196', ./components.h:81) [1664]  (0.000 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1666]  (0.785 ns)

 <State 32>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_29', ./components.h:81) [1694]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_58', ./components.h:81) [1700]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1711]  (0.785 ns)

 <State 33>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_30', ./components.h:81) [1739]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_60', ./components.h:81) [1745]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1756]  (0.785 ns)

 <State 34>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_31', ./components.h:81) [1784]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_62', ./components.h:81) [1790]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1801]  (0.785 ns)

 <State 35>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_32', ./components.h:81) [1829]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_64', ./components.h:81) [1835]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1846]  (0.785 ns)

 <State 36>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_33', ./components.h:81) [1874]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_66', ./components.h:81) [1880]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1891]  (0.785 ns)

 <State 37>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_34', ./components.h:81) [1919]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_68', ./components.h:81) [1925]  (0.874 ns)
	'or' operation 1 bit ('or_ln81_102', ./components.h:81) [1933]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_238', ./components.h:81) [1934]  (0.000 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1936]  (0.785 ns)

 <State 38>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_35', ./components.h:81) [1964]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_70', ./components.h:81) [1970]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [1981]  (0.785 ns)

 <State 39>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_36', ./components.h:81) [2009]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_72', ./components.h:81) [2015]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2026]  (0.785 ns)

 <State 40>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_37', ./components.h:81) [2054]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_74', ./components.h:81) [2060]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2071]  (0.785 ns)

 <State 41>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_38', ./components.h:81) [2099]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_76', ./components.h:81) [2105]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2116]  (0.785 ns)

 <State 42>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_39', ./components.h:81) [2144]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_78', ./components.h:81) [2150]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2161]  (0.785 ns)

 <State 43>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_40', ./components.h:81) [2189]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_80', ./components.h:81) [2195]  (0.874 ns)
	'or' operation 1 bit ('or_ln81_120', ./components.h:81) [2203]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_280', ./components.h:81) [2204]  (0.000 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2206]  (0.785 ns)

 <State 44>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_41', ./components.h:81) [2234]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_82', ./components.h:81) [2240]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2251]  (0.785 ns)

 <State 45>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_42', ./components.h:81) [2279]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_84', ./components.h:81) [2285]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2296]  (0.785 ns)

 <State 46>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_43', ./components.h:81) [2324]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_86', ./components.h:81) [2330]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2341]  (0.785 ns)

 <State 47>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_44', ./components.h:81) [2369]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_88', ./components.h:81) [2375]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2386]  (0.785 ns)

 <State 48>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_45', ./components.h:81) [2414]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_90', ./components.h:81) [2420]  (0.874 ns)
	'or' operation 1 bit ('or_ln81_135', ./components.h:81) [2428]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_315', ./components.h:81) [2429]  (0.000 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2431]  (0.785 ns)

 <State 49>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_46', ./components.h:81) [2459]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_92', ./components.h:81) [2465]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2476]  (0.785 ns)

 <State 50>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_47', ./components.h:81) [2504]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_94', ./components.h:81) [2510]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2521]  (0.785 ns)

 <State 51>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_48', ./components.h:81) [2549]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_96', ./components.h:81) [2555]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2566]  (0.785 ns)

 <State 52>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_49', ./components.h:81) [2594]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_98', ./components.h:81) [2600]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2611]  (0.785 ns)

 <State 53>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_50', ./components.h:81) [2639]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_100', ./components.h:81) [2645]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2656]  (0.785 ns)

 <State 54>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_51', ./components.h:81) [2684]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_102', ./components.h:81) [2690]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2701]  (0.785 ns)

 <State 55>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_52', ./components.h:81) [2729]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_104', ./components.h:81) [2735]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2746]  (0.785 ns)

 <State 56>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_53', ./components.h:81) [2774]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_106', ./components.h:81) [2780]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2791]  (0.785 ns)

 <State 57>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_54', ./components.h:81) [2819]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_108', ./components.h:81) [2825]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2836]  (0.785 ns)

 <State 58>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_55', ./components.h:81) [2864]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_110', ./components.h:81) [2870]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2881]  (0.785 ns)

 <State 59>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_56', ./components.h:81) [2909]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_112', ./components.h:81) [2915]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2926]  (0.785 ns)

 <State 60>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_57', ./components.h:81) [2954]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_114', ./components.h:81) [2960]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [2971]  (0.785 ns)

 <State 61>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_58', ./components.h:81) [2999]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_116', ./components.h:81) [3005]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3016]  (0.785 ns)

 <State 62>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_59', ./components.h:81) [3044]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_118', ./components.h:81) [3050]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3061]  (0.785 ns)

 <State 63>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_60', ./components.h:81) [3089]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_120', ./components.h:81) [3095]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3106]  (0.785 ns)

 <State 64>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_61', ./components.h:81) [3134]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_122', ./components.h:81) [3140]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3151]  (0.785 ns)

 <State 65>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_62', ./components.h:81) [3179]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_124', ./components.h:81) [3185]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3196]  (0.785 ns)

 <State 66>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_63', ./components.h:81) [3224]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_126', ./components.h:81) [3230]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3241]  (0.785 ns)

 <State 67>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_64', ./components.h:81) [3269]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_128', ./components.h:81) [3275]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3286]  (0.785 ns)

 <State 68>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_65', ./components.h:81) [3314]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_130', ./components.h:81) [3320]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3331]  (0.785 ns)

 <State 69>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_66', ./components.h:81) [3359]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_132', ./components.h:81) [3365]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3376]  (0.785 ns)

 <State 70>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_67', ./components.h:81) [3404]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_134', ./components.h:81) [3410]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3421]  (0.785 ns)

 <State 71>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_68', ./components.h:81) [3449]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_136', ./components.h:81) [3455]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3466]  (0.785 ns)

 <State 72>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_69', ./components.h:81) [3494]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_138', ./components.h:81) [3500]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3511]  (0.785 ns)

 <State 73>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_70', ./components.h:81) [3539]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_140', ./components.h:81) [3545]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3556]  (0.785 ns)

 <State 74>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_71', ./components.h:81) [3584]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_142', ./components.h:81) [3590]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3601]  (0.785 ns)

 <State 75>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_72', ./components.h:81) [3629]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_144', ./components.h:81) [3635]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3646]  (0.785 ns)

 <State 76>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_73', ./components.h:81) [3674]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_146', ./components.h:81) [3680]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3691]  (0.785 ns)

 <State 77>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_74', ./components.h:81) [3719]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_148', ./components.h:81) [3725]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3736]  (0.785 ns)

 <State 78>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_75', ./components.h:81) [3764]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_150', ./components.h:81) [3770]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3781]  (0.785 ns)

 <State 79>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_76', ./components.h:81) [3809]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_152', ./components.h:81) [3815]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3826]  (0.785 ns)

 <State 80>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_77', ./components.h:81) [3854]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_154', ./components.h:81) [3860]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3871]  (0.785 ns)

 <State 81>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_78', ./components.h:81) [3899]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_156', ./components.h:81) [3905]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3916]  (0.785 ns)

 <State 82>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_79', ./components.h:81) [3944]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_158', ./components.h:81) [3950]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [3961]  (0.785 ns)

 <State 83>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_80', ./components.h:81) [3989]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_160', ./components.h:81) [3995]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4006]  (0.785 ns)

 <State 84>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_81', ./components.h:81) [4034]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_162', ./components.h:81) [4040]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4051]  (0.785 ns)

 <State 85>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_82', ./components.h:81) [4079]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_164', ./components.h:81) [4085]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4096]  (0.785 ns)

 <State 86>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_83', ./components.h:81) [4124]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_166', ./components.h:81) [4130]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4141]  (0.785 ns)

 <State 87>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_84', ./components.h:81) [4169]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_168', ./components.h:81) [4175]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4186]  (0.785 ns)

 <State 88>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_85', ./components.h:81) [4214]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_170', ./components.h:81) [4220]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4231]  (0.785 ns)

 <State 89>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_86', ./components.h:81) [4259]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_172', ./components.h:81) [4265]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4276]  (0.785 ns)

 <State 90>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_87', ./components.h:81) [4304]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_174', ./components.h:81) [4310]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4321]  (0.785 ns)

 <State 91>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_88', ./components.h:81) [4349]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_176', ./components.h:81) [4355]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4366]  (0.785 ns)

 <State 92>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_89', ./components.h:81) [4394]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_178', ./components.h:81) [4400]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4411]  (0.785 ns)

 <State 93>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_90', ./components.h:81) [4439]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_180', ./components.h:81) [4445]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4456]  (0.785 ns)

 <State 94>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_91', ./components.h:81) [4484]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_182', ./components.h:81) [4490]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4501]  (0.785 ns)

 <State 95>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_92', ./components.h:81) [4529]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_184', ./components.h:81) [4535]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4546]  (0.785 ns)

 <State 96>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_93', ./components.h:81) [4574]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_186', ./components.h:81) [4580]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4591]  (0.785 ns)

 <State 97>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_94', ./components.h:81) [4619]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_188', ./components.h:81) [4625]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4636]  (0.785 ns)

 <State 98>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_95', ./components.h:81) [4664]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_190', ./components.h:81) [4670]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4681]  (0.785 ns)

 <State 99>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_96', ./components.h:81) [4709]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_192', ./components.h:81) [4715]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4726]  (0.785 ns)

 <State 100>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_97', ./components.h:81) [4754]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_194', ./components.h:81) [4760]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4771]  (0.785 ns)

 <State 101>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_98', ./components.h:81) [4799]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_196', ./components.h:81) [4805]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4816]  (0.785 ns)

 <State 102>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_99', ./components.h:81) [4844]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_198', ./components.h:81) [4850]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4861]  (0.785 ns)

 <State 103>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_100', ./components.h:81) [4889]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_200', ./components.h:81) [4895]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4906]  (0.785 ns)

 <State 104>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_101', ./components.h:81) [4934]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_202', ./components.h:81) [4940]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4951]  (0.785 ns)

 <State 105>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_102', ./components.h:81) [4979]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_204', ./components.h:81) [4985]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [4996]  (0.785 ns)

 <State 106>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_103', ./components.h:81) [5024]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_206', ./components.h:81) [5030]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5041]  (0.785 ns)

 <State 107>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_104', ./components.h:81) [5069]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_208', ./components.h:81) [5075]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5086]  (0.785 ns)

 <State 108>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_105', ./components.h:81) [5114]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_210', ./components.h:81) [5120]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5131]  (0.785 ns)

 <State 109>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_106', ./components.h:81) [5159]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_212', ./components.h:81) [5165]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5176]  (0.785 ns)

 <State 110>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_107', ./components.h:81) [5204]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_214', ./components.h:81) [5210]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5221]  (0.785 ns)

 <State 111>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_108', ./components.h:81) [5249]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_216', ./components.h:81) [5255]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5266]  (0.785 ns)

 <State 112>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_109', ./components.h:81) [5294]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_218', ./components.h:81) [5300]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5311]  (0.785 ns)

 <State 113>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_110', ./components.h:81) [5339]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_220', ./components.h:81) [5345]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5356]  (0.785 ns)

 <State 114>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_111', ./components.h:81) [5384]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_222', ./components.h:81) [5390]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5401]  (0.785 ns)

 <State 115>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_112', ./components.h:81) [5429]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_224', ./components.h:81) [5435]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5446]  (0.785 ns)

 <State 116>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_113', ./components.h:81) [5474]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_226', ./components.h:81) [5480]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5491]  (0.785 ns)

 <State 117>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_114', ./components.h:81) [5519]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_228', ./components.h:81) [5525]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5536]  (0.785 ns)

 <State 118>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_115', ./components.h:81) [5564]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_230', ./components.h:81) [5570]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5581]  (0.785 ns)

 <State 119>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_116', ./components.h:81) [5609]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_232', ./components.h:81) [5615]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5626]  (0.785 ns)

 <State 120>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_117', ./components.h:81) [5654]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_234', ./components.h:81) [5660]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5671]  (0.785 ns)

 <State 121>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_118', ./components.h:81) [5699]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_236', ./components.h:81) [5705]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5716]  (0.785 ns)

 <State 122>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_119', ./components.h:81) [5744]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_238', ./components.h:81) [5750]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5761]  (0.785 ns)

 <State 123>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_120', ./components.h:81) [5789]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_240', ./components.h:81) [5795]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5806]  (0.785 ns)

 <State 124>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_121', ./components.h:81) [5834]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_242', ./components.h:81) [5840]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5851]  (0.785 ns)

 <State 125>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_122', ./components.h:81) [5879]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_244', ./components.h:81) [5885]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5896]  (0.785 ns)

 <State 126>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_123', ./components.h:81) [5924]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_246', ./components.h:81) [5930]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5941]  (0.785 ns)

 <State 127>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_124', ./components.h:81) [5969]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_248', ./components.h:81) [5975]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [5986]  (0.785 ns)

 <State 128>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_125', ./components.h:81) [6014]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_250', ./components.h:81) [6020]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [6031]  (0.785 ns)

 <State 129>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_126', ./components.h:81) [6059]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_252', ./components.h:81) [6065]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [6076]  (0.785 ns)

 <State 130>: 3.599ns
The critical path consists of the following:
	'mul' operation 31 bit ('mul_ln81_127', ./components.h:81) [6104]  (1.940 ns)
	'add' operation 32 bit ('add_ln81_254', ./components.h:81) [6110]  (0.874 ns)
	'add' operation 16 bit ('z_o', ./components.h:81) [6121]  (0.785 ns)

 <State 131>: 0.765ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln81_890', ./components.h:81) [6124]  (0.122 ns)
	'select' operation 1 bit ('select_ln81_508', ./components.h:81) [6131]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln81_765', ./components.h:81) [6138]  (0.000 ns)
	'or' operation 1 bit ('or_ln81_382', ./components.h:81) [6139]  (0.000 ns)
	'and' operation 1 bit ('and_ln81_893', ./components.h:81) [6141]  (0.278 ns)
	'or' operation 1 bit ('or_ln81_383', ./components.h:81) [6146]  (0.122 ns)
	'select' operation 16 bit ('z_o', ./components.h:81) [6147]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
