{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455566988426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455566988427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 15 15:09:48 2016 " "Processing started: Mon Feb 15 15:09:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455566988427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455566988427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_phase1 -c cpu_phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_phase1 -c cpu_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455566988427 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455566988703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-description " "Found design unit 1: reg32bit-description" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/reg32bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989211 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "reg32bit.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/reg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455566989211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux_24to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_mux_24to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux_24to5-description " "Found design unit 1: bus_mux_24to5-description" {  } { { "bus_mux_24to5.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_mux_24to5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989213 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux_24to5 " "Found entity 1: bus_mux_24to5" {  } { { "bus_mux_24to5.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_mux_24to5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455566989213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_phase1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bus_phase1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_phase1-description " "Found design unit 1: bus_phase1-description" {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989215 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_phase1 " "Found entity 1: bus_phase1" {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455566989215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder32to5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder32to5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32to5-description " "Found design unit 1: encoder32to5-description" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/encoder32to5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989217 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32to5 " "Found entity 1: encoder32to5" {  } { { "encoder32to5.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/encoder32to5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455566989217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mdr_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MDR_unit-bdf_type " "Found design unit 1: MDR_unit-bdf_type" {  } { { "MDR_unit.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/MDR_unit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989219 ""} { "Info" "ISGN_ENTITY_NAME" "1 MDR_unit " "Found entity 1: MDR_unit" {  } { { "MDR_unit.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/MDR_unit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455566989219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455566989219 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus_phase1 " "Elaborating entity \"bus_phase1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1455566989249 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output bus_phase1.vhd(9) " "VHDL Signal Declaration warning at bus_phase1.vhd(9): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989253 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_sig bus_phase1.vhd(52) " "VHDL Signal Declaration warning at bus_phase1.vhd(52): used implicit default value for signal \"in_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989253 "|bus_phase1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdr_s bus_phase1.vhd(55) " "Verilog HDL or VHDL warning at bus_phase1.vhd(55): object \"mdr_s\" assigned a value but never read" {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1455566989253 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_mdr_s bus_phase1.vhd(61) " "VHDL Signal Declaration warning at bus_phase1.vhd(61): used implicit default value for signal \"q_mdr_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989253 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld00_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld00_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld01_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld01_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld02_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld02_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld03_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld03_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld04_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld04_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld05_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld05_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld06_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld06_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld07_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld07_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld08_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld08_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld09_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld09_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld10_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld10_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld11_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld11_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989254 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld12_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld12_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld13_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld13_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld14_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld14_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld15_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld15_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_hi_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_hi_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_lo_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_lo_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_z_hi_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_z_hi_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_z_lo_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_z_lo_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_pc_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_pc_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_mdr_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_mdr_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_inport_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_inport_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld_c_sign_extended_s bus_phase1.vhd(66) " "VHDL Signal Declaration warning at bus_phase1.vhd(66): used implicit default value for signal \"ld_c_sign_extended_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_s bus_phase1.vhd(73) " "VHDL Signal Declaration warning at bus_phase1.vhd(73): used implicit default value for signal \"clk_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 73 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rst_n_s bus_phase1.vhd(74) " "VHDL Signal Declaration warning at bus_phase1.vhd(74): used implicit default value for signal \"rst_n_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989255 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mdatain_s bus_phase1.vhd(76) " "VHDL Signal Declaration warning at bus_phase1.vhd(76): used implicit default value for signal \"Mdatain_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989256 "|bus_phase1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_sel_s bus_phase1.vhd(77) " "VHDL Signal Declaration warning at bus_phase1.vhd(77): used implicit default value for signal \"read_sel_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bus_phase1.vhd" "" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1455566989256 "|bus_phase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder32to5 encoder32to5:encoder " "Elaborating entity \"encoder32to5\" for hierarchy \"encoder32to5:encoder\"" {  } { { "bus_phase1.vhd" "encoder" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455566989257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux_24to5 bus_mux_24to5:mux " "Elaborating entity \"bus_mux_24to5\" for hierarchy \"bus_mux_24to5:mux\"" {  } { { "bus_phase1.vhd" "mux" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455566989260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_unit MDR_unit:phase1_mdr " "Elaborating entity \"MDR_unit\" for hierarchy \"MDR_unit:phase1_mdr\"" {  } { { "bus_phase1.vhd" "phase1_mdr" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/bus_phase1.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455566989264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bit MDR_unit:phase1_mdr\|reg32bit:mdr_reg " "Elaborating entity \"reg32bit\" for hierarchy \"MDR_unit:phase1_mdr\|reg32bit:mdr_reg\"" {  } { { "MDR_unit.vhd" "mdr_reg" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/MDR_unit.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455566989284 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mdr_mux mdrmux " "Node instance \"mdr_mux\" instantiates undefined entity \"mdrmux\"" {  } { { "MDR_unit.vhd" "mdr_mux" { Text "C:/Users/Sam/Documents/ELEC 374/ELEC 374/PHASE1/MDR_unit.vhd" 67 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1455566989311 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455566989431 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 15 15:09:49 2016 " "Processing ended: Mon Feb 15 15:09:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455566989431 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455566989431 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455566989431 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455566989431 ""}
