

================================================================
== Vitis HLS Report for 'load_matrix_from_dram'
================================================================
* Date:           Sun Feb 22 21:56:41 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                                          |                                                                |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                                 Instance                                 |                             Module                             |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68  |load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |   102402|   102402|  1.024 ms|  1.024 ms|  102401|  102401|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80  |load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        ?|        ?|         ?|         ?|       0|       0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +--------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t_capacity"   --->   Operation 5 'read' 't_capacity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.70ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %t_capacity_read, i32 64" [gp.cpp:45]   --->   Operation 6 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.79ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i32 64, i32 %t_capacity_read" [gp.cpp:45]   --->   Operation 7 'select' 'select_ln45' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %select_ln45, i32 %M_t_capacity" [gp.cpp:45]   --->   Operation 8 'store' 'store_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 10 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 11 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 12 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %rows_read"   --->   Operation 13 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %rows_read, i32 %M_rows" [gp.cpp:42]   --->   Operation 14 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %cols_read, i32 %M_cols" [gp.cpp:43]   --->   Operation 15 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (3.79ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/1] (2.70ns)   --->   "%empty_23 = icmp_sgt  i32 %rows_read, i32 0"   --->   Operation 17 'icmp' 'empty_23' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.94ns)   --->   "%smax = select i1 %empty_23, i31 %empty_22, i31 0"   --->   Operation 18 'select' 'smax' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.70ns)   --->   "%empty_24 = icmp_sgt  i32 %cols_read, i32 0"   --->   Operation 19 'icmp' 'empty_24' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.94ns)   --->   "%smax2 = select i1 %empty_24, i31 %empty, i31 0"   --->   Operation 20 'select' 'smax2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.22>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%A_dram_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %A_dram_read"   --->   Operation 21 'read' 'A_dram_read_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax"   --->   Operation 22 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%smax2_cast = zext i31 %smax2"   --->   Operation 23 'zext' 'smax2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (8.22ns)   --->   "%bound5 = mul i62 %smax_cast, i62 %smax2_cast"   --->   Operation 24 'mul' 'bound5' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %bound5, i32 %A_dram_read_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 0, i32 %M_t" [gp.cpp:44]   --->   Operation 30 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %bound5, i32 %A_dram_read_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [gp.cpp:62]   --->   Operation 32 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_dram_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_t]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_t_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_capacity_read (read       ) [ 00000]
icmp_ln45       (icmp       ) [ 00000]
select_ln45     (select     ) [ 00000]
store_ln45      (store      ) [ 00000]
cols_read       (read       ) [ 00011]
rows_read       (read       ) [ 00000]
empty           (trunc      ) [ 00000]
empty_22        (trunc      ) [ 00000]
store_ln42      (store      ) [ 00000]
store_ln43      (store      ) [ 00000]
call_ln0        (call       ) [ 00000]
empty_23        (icmp       ) [ 00000]
smax            (select     ) [ 00010]
empty_24        (icmp       ) [ 00000]
smax2           (select     ) [ 00010]
A_dram_read_2   (read       ) [ 00001]
smax_cast       (zext       ) [ 00000]
smax2_cast      (zext       ) [ 00000]
bound5          (mul        ) [ 00001]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
specmemcore_ln0 (specmemcore) [ 00000]
store_ln44      (store      ) [ 00000]
call_ln0        (call       ) [ 00000]
ret_ln62        (ret        ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_dram_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="t_capacity">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_capacity"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_t">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_t_capacity">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_t_capacity"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M_e_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="M_e_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="M_e_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="M_e_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="t_capacity_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_capacity_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="cols_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="rows_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_dram_read_2_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_dram_read_2/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="0" index="3" bw="32" slack="0"/>
<pin id="73" dir="0" index="4" bw="32" slack="0"/>
<pin id="74" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="1"/>
<pin id="83" dir="0" index="2" bw="62" slack="0"/>
<pin id="84" dir="0" index="3" bw="32" slack="0"/>
<pin id="85" dir="0" index="4" bw="32" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="0"/>
<pin id="87" dir="0" index="6" bw="32" slack="0"/>
<pin id="88" dir="0" index="7" bw="32" slack="0"/>
<pin id="89" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bound5_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="31" slack="0"/>
<pin id="98" dir="0" index="1" bw="31" slack="0"/>
<pin id="99" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound5/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln45_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="select_ln45_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="0"/>
<pin id="110" dir="0" index="2" bw="32" slack="0"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln45_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="empty_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="empty_22_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln42_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln43_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="empty_23_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="smax_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="31" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="empty_24_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="smax2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="31" slack="0"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="smax_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="1"/>
<pin id="171" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="smax2_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="31" slack="1"/>
<pin id="175" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax2_cast/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln44_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="cols_read_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="smax_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="1"/>
<pin id="190" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="193" class="1005" name="smax2_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="1"/>
<pin id="195" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="A_dram_read_2_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_dram_read_2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="bound5_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="62" slack="1"/>
<pin id="205" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="24" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="90"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="62" pin="2"/><net_sink comp="80" pin=3"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="100"><net_src comp="96" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="105"><net_src comp="44" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="44" pin="2"/><net_sink comp="107" pin=2"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="50" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="56" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="56" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="50" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="56" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="30" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="125" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="50" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="121" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="50" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="191"><net_src comp="147" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="196"><net_src comp="161" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="201"><net_src comp="62" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="80" pin=3"/></net>

<net id="206"><net_src comp="96" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_rows | {2 }
	Port: M_cols | {2 }
	Port: M_t | {4 }
	Port: M_t_capacity | {1 }
	Port: M_e_0 | {1 2 3 4 }
	Port: M_e_1 | {1 2 3 4 }
	Port: M_e_2 | {1 2 3 4 }
	Port: M_e_3 | {1 2 3 4 }
 - Input state : 
	Port: load_matrix_from_dram : A_dram_read | {3 }
	Port: load_matrix_from_dram : rows | {2 }
	Port: load_matrix_from_dram : cols | {2 }
	Port: load_matrix_from_dram : t_capacity | {1 }
  - Chain level:
	State 1
		select_ln45 : 1
		store_ln45 : 2
	State 2
		smax : 1
		smax2 : 1
	State 3
		bound5 : 1
		call_ln0 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|
| Operation|                              Functional Unit                             |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68 |    0    |    52   |   144   |
|          | grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80 |    0    |   268   |   375   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|          |                             icmp_ln45_fu_101                             |    0    |    0    |    39   |
|   icmp   |                              empty_23_fu_141                             |    0    |    0    |    39   |
|          |                              empty_24_fu_155                             |    0    |    0    |    39   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|          |                            select_ln45_fu_107                            |    0    |    0    |    32   |
|  select  |                                smax_fu_147                               |    0    |    0    |    31   |
|          |                               smax2_fu_161                               |    0    |    0    |    31   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|    mul   |                               bound5_fu_96                               |    4    |    0    |    24   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|          |                        t_capacity_read_read_fu_44                        |    0    |    0    |    0    |
|   read   |                           cols_read_read_fu_50                           |    0    |    0    |    0    |
|          |                           rows_read_read_fu_56                           |    0    |    0    |    0    |
|          |                         A_dram_read_2_read_fu_62                         |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                               empty_fu_121                               |    0    |    0    |    0    |
|          |                              empty_22_fu_125                             |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                             smax_cast_fu_169                             |    0    |    0    |    0    |
|          |                             smax2_cast_fu_173                            |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                          |    4    |   320   |   754   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|A_dram_read_2_reg_198|   32   |
|    bound5_reg_203   |   62   |
|  cols_read_reg_183  |   32   |
|    smax2_reg_193    |   31   |
|     smax_reg_188    |   31   |
+---------------------+--------+
|        Total        |   188  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                   Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80 |  p2  |   2  |  62  |   124  ||    0    ||    9    |
| grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80 |  p3  |   2  |  32  |   64   ||    0    ||    9    |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                                   Total                                  |      |      |      |   188  ||   3.22  ||    0    ||    18   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   320  |   754  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   188  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   508  |   772  |
+-----------+--------+--------+--------+--------+
