<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="223" />
   <irq preferredWidth="63" />
   <export preferredWidth="274" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="306" />
   <clocksource preferredWidth="306" />
   <frequency preferredWidth="287" />
  </columns>
 </clocktable>
 <window width="1920" height="952" x="0" y="60" />
 <library
   expandedCategories="Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Configuration and Programming,Library/Interface Protocols/Ethernet/Reference Design Components,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/Processors and Peripherals,Library/Interface Protocols/Ethernet,Library/Processors and Peripherals/Hard Processor Systems,Library/University Program/Audio &amp; Video,Library/Interface Protocols/Audio &amp; Video,Library/Qsys Interconnect/Interrupt,Library/Basic Functions,Library/Basic Functions/On Chip Memory,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/Basic Functions/Clocks; PLLs and Resets,Library/Interface Protocols,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/DSP/Video and Image Processing,Library/University Program/Clock,Library/DSP,Library/University Program,Library/Interface Protocols/PCI Express,Library/Basic Functions/Bridges and Adaptors/Clock,Library/Basic Functions/Bridges and Adaptors,Library/Qsys Interconnect,Library" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
