

================================================================
== Vitis HLS Report for 'vector_add2'
================================================================
* Date:           Wed May  3 16:43:49 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        vec_vec_op_streaming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.765 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BLOCK_CACHE_LOOP  |        3|        3|         2|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     269|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      70|    -|
|Register         |        -|     -|     182|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     182|     339|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln118_fu_210_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln126_10_fu_622_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln126_11_fu_628_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln126_12_fu_634_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln126_13_fu_640_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln126_14_fu_646_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln126_15_fu_652_p2            |         +|   0|  0|  15|           8|           8|
    |add_ln126_1_fu_568_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_2_fu_574_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_3_fu_580_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_4_fu_586_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_5_fu_592_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_6_fu_598_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_7_fu_604_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_8_fu_610_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_9_fu_616_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln126_fu_562_p2               |         +|   0|  0|  15|           8|           8|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln118_fu_216_p2              |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 269|         139|         138|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |j_reg_199                |   9|          2|    2|          4|
    |vec1_TDATA_blk_n         |   9|          2|    1|          2|
    |vec2_TDATA_blk_n         |   9|          2|    1|          2|
    |vec_out_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  70|         15|    7|         17|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln126_10_reg_768     |   8|   0|    8|          0|
    |add_ln126_11_reg_773     |   8|   0|    8|          0|
    |add_ln126_12_reg_778     |   8|   0|    8|          0|
    |add_ln126_13_reg_783     |   8|   0|    8|          0|
    |add_ln126_14_reg_788     |   8|   0|    8|          0|
    |add_ln126_15_reg_793     |   8|   0|    8|          0|
    |add_ln126_1_reg_723      |   8|   0|    8|          0|
    |add_ln126_2_reg_728      |   8|   0|    8|          0|
    |add_ln126_3_reg_733      |   8|   0|    8|          0|
    |add_ln126_4_reg_738      |   8|   0|    8|          0|
    |add_ln126_5_reg_743      |   8|   0|    8|          0|
    |add_ln126_6_reg_748      |   8|   0|    8|          0|
    |add_ln126_7_reg_753      |   8|   0|    8|          0|
    |add_ln126_8_reg_758      |   8|   0|    8|          0|
    |add_ln126_9_reg_763      |   8|   0|    8|          0|
    |add_ln126_reg_718        |   8|   0|    8|          0|
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln118_reg_684       |   1|   0|    1|          0|
    |j_reg_199                |   2|   0|    2|          0|
    |ref_tmp_dest_reg_713     |   6|   0|    6|          0|
    |ref_tmp_id_reg_708       |   5|   0|    5|          0|
    |ref_tmp_keep_reg_688     |  16|   0|   16|          0|
    |ref_tmp_last_reg_703     |   1|   0|    1|          0|
    |ref_tmp_strb_reg_693     |  16|   0|   16|          0|
    |ref_tmp_user_reg_698     |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 182|   0|  182|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|       vector_add2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|       vector_add2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|       vector_add2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|       vector_add2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|       vector_add2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|       vector_add2|  return value|
|vec1_TDATA      |   in|  128|        axis|     vec1_V_data_V|       pointer|
|vec1_TVALID     |   in|    1|        axis|     vec1_V_data_V|       pointer|
|vec1_TREADY     |  out|    1|        axis|     vec1_V_dest_V|       pointer|
|vec1_TDEST      |   in|    6|        axis|     vec1_V_dest_V|       pointer|
|vec1_TKEEP      |   in|   16|        axis|     vec1_V_keep_V|       pointer|
|vec1_TSTRB      |   in|   16|        axis|     vec1_V_strb_V|       pointer|
|vec1_TUSER      |   in|    2|        axis|     vec1_V_user_V|       pointer|
|vec1_TLAST      |   in|    1|        axis|     vec1_V_last_V|       pointer|
|vec1_TID        |   in|    5|        axis|       vec1_V_id_V|       pointer|
|vec2_TDATA      |   in|  128|        axis|     vec2_V_data_V|       pointer|
|vec2_TVALID     |   in|    1|        axis|     vec2_V_data_V|       pointer|
|vec2_TREADY     |  out|    1|        axis|     vec2_V_dest_V|       pointer|
|vec2_TDEST      |   in|    6|        axis|     vec2_V_dest_V|       pointer|
|vec2_TKEEP      |   in|   16|        axis|     vec2_V_keep_V|       pointer|
|vec2_TSTRB      |   in|   16|        axis|     vec2_V_strb_V|       pointer|
|vec2_TUSER      |   in|    2|        axis|     vec2_V_user_V|       pointer|
|vec2_TLAST      |   in|    1|        axis|     vec2_V_last_V|       pointer|
|vec2_TID        |   in|    5|        axis|       vec2_V_id_V|       pointer|
|vec_out_TDATA   |  out|  128|        axis|  vec_out_V_data_V|       pointer|
|vec_out_TREADY  |   in|    1|        axis|  vec_out_V_data_V|       pointer|
|vec_out_TVALID  |  out|    1|        axis|  vec_out_V_dest_V|       pointer|
|vec_out_TDEST   |  out|    6|        axis|  vec_out_V_dest_V|       pointer|
|vec_out_TKEEP   |  out|   16|        axis|  vec_out_V_keep_V|       pointer|
|vec_out_TSTRB   |  out|   16|        axis|  vec_out_V_strb_V|       pointer|
|vec_out_TUSER   |  out|    2|        axis|  vec_out_V_user_V|       pointer|
|vec_out_TLAST   |  out|    1|        axis|  vec_out_V_last_V|       pointer|
|vec_out_TID     |  out|    5|        axis|    vec_out_V_id_V|       pointer|
+----------------+-----+-----+------------+------------------+--------------+

