module rx_logic(
input clk,
input reset,//é«˜æœ‰æ•?

input [431:0] gptp_rv_data,//å‰é¢çš„fifoä¸?å®šè¦ä¿æŒè¾“å‡º
input gptp_rv_vaild,
output gptp_rv_ready,//readyç½®é«˜å¯è¯»å…?

input rx_rev_wr_ready,//readyç½®é«˜è¡¨ç¤ºå¯ä»¥è¯»ä¸‹ä¸?ä¸ªæ•°æ?
output reg rx_rev_wr_vaild,//å­˜å¸§ï¼Œä¸¥æ ¼ç½®é«?1clk
input rx_rev_wr_v_ready,
output [7:0] rx_rev_wr_addr, //æŒ‡æ˜å¸§ç±»å?
output [79:0] rx_rev_wr_data1,//pdelay_respè¦ç”¨ä¸¤ä¸ªæ•°æ®ä½ç½® //jæ¥æ”¶æ—¶é—´æˆ?
output [79:0] rx_rev_wr_data2 //å¸§æºå¸¦çš„æ—¶é—´æˆ?
);



dec_frame dec_frame1(
.gptp_rv_data(gptp_rv_data),
.rx_rev_wr_addr(rx_rev_wr_addr),
.rx_rev_wr_data1(rx_rev_wr_data1),
.rx_rev_wr_data2(rx_rev_wr_data2)
);


reg [3:0] state;
localparam idle=4'd0;
localparam rv=4'd1;
localparam dec=4'd2;
localparam store1=4'd3;
localparam store2=4'd4;

reg [31:0] cnt;
wire [31:0] cnt_max=32'd2;

always@(posedge clk)
begin
 if(~reset) begin
  state<=4'b0;
  rx_rev_wr_vaild<=1'b0;
  cnt<=32'b0;
 end
 else begin
  case(state)
   idle:begin
	 rx_rev_wr_vaild<=1'b0;
	 cnt<=32'b0;
    state<=rv;
   end
   
	rv:begin//ç­‰å¾…æ¥æ”¶æ•°æ®
    if(gptp_rv_vaild) begin
	  state<=dec;
	 end
	end
	
	
   dec:begin//è§£æå¸? ç»„åˆç”µè·¯
	 if(cnt==cnt_max) begin
	   state<=store1;
	 end
	 else begin
	   cnt<=cnt+32'b1; 
	 end
	end
	
	store1:begin//æŠŠå¸§å­˜å…¥bufferå†?
	if(rx_rev_wr_v_ready) begin
	 rx_rev_wr_vaild<=1'b1;
	 state<=store2;
	end
	end
	
	store2:begin
	 rx_rev_wr_vaild<=1'b0;
	 if(rx_rev_wr_ready) begin
	  state<=idle;
	 end
	end
	
	default:begin
	 state<=idle;
	end
  endcase
 end
end


assign gptp_rv_ready=(state==rv);

endmodule
