Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc3s500e-5-ft256

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA_LOGIC.v" in library work
Compiling verilog file "Gun.v" in library work
Module <VGA_LOGIC> compiled
Compiling verilog file "Ducks_Drawer.v" in library work
Module <Gun> compiled
Compiling verilog file "Control_Drawer.v" in library work
Module <Ducks_Drawer> compiled
Compiling verilog file "Main.v" in library work
Module <Control_Drawer> compiled
Module <Main> compiled
No errors in compilation
Analysis of file <"Main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Main> in library <work>.

Analyzing hierarchy for module <Ducks_Drawer> in library <work>.

Analyzing hierarchy for module <Gun> in library <work>.

Analyzing hierarchy for module <Control_Drawer> in library <work>.

Analyzing hierarchy for module <VGA_LOGIC> in library <work>.

WARNING:Xst:2591 - "Main.v" line 23: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "Main.v" line 23: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Main>.
Module <Main> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vga_clock_dcm> in unit <Main>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vga_clock_dcm> in unit <Main>.
Analyzing module <Ducks_Drawer> in library <work>.
Module <Ducks_Drawer> is correct for synthesis.
 
Analyzing module <Gun> in library <work>.
Module <Gun> is correct for synthesis.
 
Analyzing module <Control_Drawer> in library <work>.
Module <Control_Drawer> is correct for synthesis.
 
Analyzing module <VGA_LOGIC> in library <work>.
Module <VGA_LOGIC> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <data> in unit <Gun> has a constant value of 000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Ducks_Drawer>.
    Related source file is "Ducks_Drawer.v".
WARNING:Xst:1305 - Output <data> is never assigned. Tied to value 000000.
    Found 1-bit register for signal <draw>.
    Found 15-bit up counter for signal <address>.
    Found 10-bit comparator less for signal <address$cmp_lt0000> created at line 19.
    Found 10-bit comparator greatequal for signal <draw$cmp_ge0000> created at line 17.
    Found 10-bit comparator greatequal for signal <draw$cmp_ge0001> created at line 19.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Ducks_Drawer> synthesized.


Synthesizing Unit <Gun>.
    Related source file is "Gun.v".
WARNING:Xst:647 - Input <fire> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <draw>.
    Found 10-bit adder carry out for signal <add0000$addsub0000> created at line 28.
    Found 10-bit adder carry out for signal <add0001$addsub0000> created at line 20.
    Found 10-bit adder carry out for signal <add0002$addsub0000> created at line 20.
    Found 20-bit up counter for signal <contador>.
    Found 20-bit comparator greatequal for signal <contador$cmp_ge0000> created at line 35.
    Found 10-bit comparator greatequal for signal <draw$cmp_ge0000> created at line 28.
    Found 11-bit comparator greatequal for signal <draw$cmp_ge0001> created at line 20.
    Found 10-bit comparator greater for signal <draw$cmp_gt0000> created at line 26.
    Found 10-bit comparator greater for signal <draw$cmp_gt0001> created at line 19.
    Found 11-bit comparator lessequal for signal <draw$cmp_le0000> created at line 28.
    Found 10-bit comparator lessequal for signal <draw$cmp_le0001> created at line 19.
    Found 11-bit comparator lessequal for signal <draw$cmp_le0002> created at line 20.
    Found 10-bit comparator less for signal <draw$cmp_lt0000> created at line 26.
    Found 10-bit updown counter for signal <offset>.
    Found 10-bit comparator greatequal for signal <offset$cmp_ge0000> created at line 42.
    Found 10-bit comparator lessequal for signal <offset$cmp_le0000> created at line 38.
    Found 20-bit comparator less for signal <offset$cmp_lt0000> created at line 35.
    Found 20-bit adder for signal <old_contador_1$add0000> created at line 34.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <Gun> synthesized.


Synthesizing Unit <Control_Drawer>.
    Related source file is "Control_Drawer.v".
    Found 1-bit register for signal <draw>.
    Found 6-bit register for signal <data>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <Control_Drawer> synthesized.


Synthesizing Unit <VGA_LOGIC>.
    Related source file is "VGA_LOGIC.v".
WARNING:Xst:1780 - Signal <contColumn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <vsync>.
    Found 2-bit register for signal <blue_out>.
    Found 2-bit register for signal <red_out>.
    Found 2-bit register for signal <green_out>.
    Found 1-bit register for signal <hsync>.
    Found 6-bit register for signal <color>.
    Found 10-bit comparator less for signal <color$cmp_lt0000> created at line 60.
    Found 10-bit comparator less for signal <color$cmp_lt0001> created at line 63.
    Found 10-bit register for signal <hcount>.
    Found 10-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 42.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 42.
    Found 10-bit adder for signal <old_hcount_3$addsub0000> created at line 33.
    Found 10-bit adder for signal <old_vcount_2$addsub0000> created at line 30.
    Found 10-bit comparator less for signal <red_out$cmp_lt0000> created at line 48.
    Found 10-bit comparator less for signal <red_out$cmp_lt0001> created at line 48.
    Found 10-bit register for signal <vcount>.
    Found 10-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 36.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 36.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <VGA_LOGIC> synthesized.


Synthesizing Unit <Main>.
    Related source file is "Main.v".
WARNING:Xst:646 - Signal <gun_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 10-bit adder carry out                                : 3
 20-bit adder                                          : 1
# Counters                                             : 2
 10-bit updown counter                                 : 1
 20-bit up counter                                     : 1
# Registers                                            : 12
 1-bit register                                        : 5
 10-bit register                                       : 2
 2-bit register                                        : 3
 6-bit register                                        : 2
# Comparators                                          : 22
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 7
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator lessequal                           : 2
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <data_0> in Unit <CD> is equivalent to the following 5 FFs/Latches, which will be removed : <data_1> <data_2> <data_3> <data_4> <data_5> 
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 0 in block <CD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_4> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <color_5> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <red_out_0> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <red_out_1> (without init value) has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 2
 10-bit adder carry out                                : 3
 20-bit adder                                          : 1
# Counters                                             : 2
 10-bit updown counter                                 : 1
 20-bit up counter                                     : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 22
 10-bit comparator greatequal                          : 6
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 7
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 1
 11-bit comparator lessequal                           : 2
 20-bit comparator greatequal                          : 1
 20-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <data_0> in Unit <Control_Drawer> is equivalent to the following 5 FFs/Latches, which will be removed : <data_1> <data_2> <data_3> <data_4> <data_5> 
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 0 in block <Control_Drawer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance vga_clock_dcm in unit Main of type DCM has been replaced by DCM_SP

Optimizing unit <Main> ...

Optimizing unit <Gun> ...

Optimizing unit <VGA_LOGIC> ...
WARNING:Xst:1293 - FF/Latch <vga/color_5> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga/color_4> has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga/red_out_1> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga/red_out_0> (without init value) has a constant value of 0 in block <Main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vga/color_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <vga/color_0> 
INFO:Xst:2261 - The FF/Latch <vga/blue_out_1> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <vga/blue_out_0> 
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Main.ngr
Top Level Output File Name         : Main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 439
#      GND                         : 1
#      INV                         : 18
#      LUT1                        : 68
#      LUT2                        : 64
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 12
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 42
#      LUT4_D                      : 6
#      LUT4_L                      : 5
#      MUXCY                       : 134
#      VCC                         : 1
#      XORCY                       : 83
# FlipFlops/Latches                : 61
#      FD                          : 17
#      FDE                         : 3
#      FDR                         : 30
#      FDRE                        : 10
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 12
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500eft256-5 

 Number of Slices:                      115  out of   4656     2%  
 Number of Slice Flip Flops:             61  out of   9312     0%  
 Number of 4 input LUTs:                220  out of   9312     2%  
 Number of IOs:                          13
 Number of bonded IOBs:                  12  out of    190     6%  
 Number of GCLKs:                         1  out of     24     4%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50mhz                           | vga_clock_dcm:CLKFX    | 61    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.285ns (Maximum Frequency: 233.375MHz)
   Minimum input arrival time before clock: 5.908ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50mhz'
  Clock period: 4.285ns (frequency: 233.375MHz)
  Total number of paths / destination ports: 9261 / 101
-------------------------------------------------------------------------
Delay:               8.570ns (Levels of Logic = 12)
  Source:            vga/vcount_2 (FF)
  Destination:       vga/vsync (FF)
  Source Clock:      clk50mhz rising 0.5X
  Destination Clock: clk50mhz rising 0.5X

  Data Path: vga/vcount_2 to vga/vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.514   0.849  vga/vcount_2 (vga/vcount_2)
     LUT1:I0->O            1   0.612   0.000  vga/Madd_old_vcount_2_addsub0000_cy<2>_rt (vga/Madd_old_vcount_2_addsub0000_cy<2>_rt)
     MUXCY:S->O            1   0.404   0.000  vga/Madd_old_vcount_2_addsub0000_cy<2> (vga/Madd_old_vcount_2_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  vga/Madd_old_vcount_2_addsub0000_cy<3> (vga/Madd_old_vcount_2_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  vga/Madd_old_vcount_2_addsub0000_cy<4> (vga/Madd_old_vcount_2_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  vga/Madd_old_vcount_2_addsub0000_cy<5> (vga/Madd_old_vcount_2_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  vga/Madd_old_vcount_2_addsub0000_cy<6> (vga/Madd_old_vcount_2_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  vga/Madd_old_vcount_2_addsub0000_cy<7> (vga/Madd_old_vcount_2_addsub0000_cy<7>)
     XORCY:CI->O           1   0.699   0.387  vga/Madd_old_vcount_2_addsub0000_xor<8> (vga/old_vcount_2_addsub0000<8>)
     LUT4:I2->O            5   0.612   0.690  vga/_old_vcount_2<8>1 (vga/_old_vcount_2<8>)
     LUT4:I0->O            3   0.612   0.454  vga/vsync_and000038 (vga/color_and000021)
     LUT4_L:I3->LO         1   0.612   0.103  vga/vsync_and000048 (vga/vsync_and000048)
     LUT4:I3->O            1   0.612   0.357  vga/vsync_and000075 (vga/vsync_and0000)
     FDR:R                     0.795          vga/vsync
    ----------------------------------------
    Total                      8.570ns (5.729ns logic, 2.840ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50mhz'
  Total number of paths / destination ports: 106 / 31
-------------------------------------------------------------------------
Offset:              5.908ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       DD/draw (FF)
  Destination Clock: clk50mhz rising 0.5X

  Data Path: reset to DD/draw
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.106   0.945  reset_IBUF (reset_IBUF)
     LUT2:I0->O            1   0.612   0.509  DD/draw_or00000 (DD/draw_or00000)
     LUT4:I0->O            1   0.612   0.360  DD/draw_or000020 (DD/draw_or000020)
     LUT4:I3->O            1   0.612   0.357  DD/draw_or000051 (DD/draw_or0000)
     FDR:R                     0.795          DD/draw
    ----------------------------------------
    Total                      5.908ns (3.737ns logic, 2.171ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50mhz'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            vga/blue_out_1 (FF)
  Destination:       blue_out<1> (PAD)
  Source Clock:      clk50mhz rising 0.5X

  Data Path: vga/blue_out_1 to blue_out<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  vga/blue_out_1 (vga/blue_out_1)
     OBUF:I->O                 3.169          blue_out_0_OBUF (blue_out<0>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.91 secs
 
--> 

Total memory usage is 210048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    6 (   0 filtered)

