# Computer Architecture 2017 Project

## Project 1

### Requirement

#### Instruction Set

- [ ] lw
- [ ] sw
- [ ] beq
- [ ] j

#### Pipelining

- [ ] ​

#### Hazard Handling

- [ ] Data Hazard
- [ ] Control Hazard

#### Report

- [ ] Members & Teamwork(分工)
- [ ] How do we implement Pipelined CPU
- [ ] Explain the implementation of each module
- [ ] Problems and solution of this project

#### Modules

- [ ] PC
- [ ] IF_ID
- [ ] ID_EX
- [ ] EX_MEM
- [ ] MEM_WB
- [ ] MUX32
- [ ] MUX5
- [ ] ADDER
- [ ] EQ
- [ ] FW
- [ ] ALU
- [ ] ALU_control
- [ ] Control
- [ ] HD
- [ ] Data_memory
- [ ] Shift_left
- [ ] Registers
- [ ] Sign_extend
- [ ] Instruction_memory




## Project 2