$date
	Sun Jan 14 11:22:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_first $end
$var wire 1 ! b $end
$var reg 1 " a $end
$scope module f1 $end
$var wire 1 " a $end
$var wire 1 ! b $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#2
1!
0"
#4
0!
1"
#5
