INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/ENCODEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ENCODEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sources_1/new/APB_Slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module APB_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_FIFO_0_0/sim/design_1_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_ENCODEC_0_0/sim/design_1_ENCODEC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ENCODEC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Master_0_0/sim/design_1_APB_Master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/ip/design_1_APB_Slave_0_0/sim/design_1_APB_Slave_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_APB_Slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kaush/Desktop/Vicharak/Testing/Decoder_APB_Test_2/Decoder_APB_Test_2.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
