
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. BaseDesign, 5438, 10109, 1107, 0, 2, 138, 6, 4, 19
.	. CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. CCC_CCC_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	. CoreAHBL, 31, 94, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBL_CoreAHBL_0_CoreAHBLite_Z7, 31, 94, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MATRIX4X16_1_1_0_128_0_0_0_0s, 31, 94, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0, 27, 45, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1_0, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_2, 4, 49, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z4_1_0, 3, 17, 0, 0, 0, 0, 0, 0, 0
.	. CoreAHBL1, 58, 120, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAHBL1_CoreAHBL1_0_CoreAHBLite_Z5, 58, 120, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAHBLITE_MATRIX4X16_1_1_0_256_0_0_0_0s, 58, 120, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0, 44, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_DEFAULTSLAVESM_0s_0_1, 1, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREAHBLITE_SLAVESTAGE_0s_0_0_0, 14, 73, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAHBLITE_SLAVEARBITER_Z4_1, 13, 38, 0, 0, 0, 0, 0, 0, 0
.	. CoreAHB_APB3, 99, 45, 0, 0, 0, 0, 0, 0, 0
.	.	. COREAHBTOAPB3_15s_0s, 99, 45, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4, 9, 26, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAHBtoAPB3_ApbAddrData_0s, 88, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CoreAHBtoAPB3_PenableScheduler_0s_0_1_2, 2, 2, 0, 0, 0, 0, 0, 0, 0
.	. CoreGPIO_0, 32, 1, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreGPIO_0_CoreGPIO_0_0_CoreGPIO_Z8, 32, 1, 0, 0, 0, 0, 0, 0, 0
.	. CoreTimer0, 118, 89, 44, 0, 0, 0, 0, 0, 0
.	.	. CoreTimer_32s_1s_19s_0s, 118, 89, 44, 0, 0, 0, 0, 0, 0
.	. CoreTimer1, 118, 87, 44, 0, 0, 0, 0, 0, 0
.	.	. CoreTimer_32s_1s_19s_0s_0, 118, 87, 44, 0, 0, 0, 0, 0, 0
.	. CoreUART_apb, 114, 138, 19, 0, 0, 0, 0, 0, 0
.	.	. CoreUART_apb_CoreUART_apb_0_CoreUARTapb_Z9, 114, 138, 19, 0, 0, 0, 0, 0, 0
.	.	.	. CoreUART_apb_CoreUART_apb_0_COREUART_0s_0s_0s_26s_0s_0s, 90, 111, 19, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUART_apb_CoreUART_apb_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUART_apb_CoreUART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s, 41, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreUART_apb_CoreUART_apb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s, 21, 22, 5, 0, 0, 0, 0, 0, 0
.	. Core_APB3, 0, 66, 0, 0, 0, 0, 0, 0, 0
.	.	. CoreAPB3_Z1, 0, 66, 0, 0, 0, 0, 0, 0, 0
.	.	.	. COREAPB3_MUXPTOB3, 0, 66, 0, 0, 0, 0, 0, 0, 0
.	. GPIO_OUT_0, 8, 1, 0, 0, 0, 0, 0, 0, 0
.	.	. GPIO_OUT_0_GPIO_OUT_0_0_CoreGPIO_Z10, 8, 1, 0, 0, 0, 0, 0, 0, 0
.	. JTAGDebug, 16, 96, 0, 0, 0, 0, 0, 2, 0
.	.	. COREJTAGDEBUG_85_1s, 16, 96, 0, 0, 0, 0, 0, 2, 0
.	.	.	. uj_jtag_85, 16, 94, 0, 0, 0, 0, 0, 0, 0
.	. LSRAM, 66, 32, 0, 0, 0, 128, 0, 0, 0
.	.	. LSRAM_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_26s_262144s_0s_0s_18_32s_32s, 66, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	. LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSramIf_Z11, 30, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	. LSRAM_COREAHBLSRAM_PF_0_CoreAHBLSRAM_SramCtrlIf_0s_262144s_18_0s_32s_0_1_2, 36, 12, 0, 0, 0, 0, 0, 0, 0
.	.	. LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM, 0, 0, 0, 0, 0, 128, 0, 0, 0
.	. MIV_RV32IMA, 4774, 9339, 1000, 0, 2, 10, 6, 0, 0
.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_24576_0_2s_5s_34s_2s, 4774, 9339, 1000, 0, 2, 10, 6, 0, 0
.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP, 4774, 9339, 1000, 0, 2, 10, 6, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_COREPLEX_LOCAL_INTERRUPTER_CLINT, 129, 95, 192, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DEBUG_TRANSPORT_MODULE_JTAG, 166, 200, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_CHAIN, 32, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN, 32, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_1, 41, 72, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER, 15, 39, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CAPTURE_UPDATE_CHAIN_2, 5, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_JTAG_STATE_MACHINE, 4, 18, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_90, 4, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_68, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_69, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_70, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_71, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_NEGATIVE_EDGE_LATCH_2, 5, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING, 8, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_1, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_1, 3, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_72, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_73, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SYNC_ROCKET_TILE_TILE, 1955, 4518, 691, 0, 2, 10, 6, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_INT_XING_XING, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET_TILE_ROCKET, 1951, 4518, 691, 0, 2, 10, 6, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE, 390, 789, 120, 0, 0, 5, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_AMOALU, 0, 186, 64, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER, 0, 83, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ARBITER_1, 0, 146, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_D_CACHE_DATA_ARRAY, 11, 19, 0, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB, 0, 67, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_FRONTEND_FRONTEND, 576, 912, 52, 0, 0, 5, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE, 183, 469, 22, 0, 0, 5, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_SHIFT_QUEUE, 325, 348, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLB_1, 0, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ROCKET, 972, 2693, 508, 0, 2, 0, 6, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ALU, 0, 450, 33, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_BREAKPOINT_UNIT, 0, 27, 192, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_CSR_FILE, 420, 633, 124, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_MUL_DIV, 120, 318, 121, 0, 2, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_TILE_BUS, 13, 124, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TLPLIC_PLIC, 141, 262, 12, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_13, 70, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ATOMIC_AUTOMATA, 122, 435, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1, 235, 191, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_0, 53, 56, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1, 76, 80, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_0, 40, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_1_1, 39, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_4, 9, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_5, 12, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_7, 5, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_8, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_2, 222, 124, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_0, 79, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_9, 143, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_ERROR, 26, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_23, 9, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_24, 12, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_26, 5, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_SYSTEM_BUS, 371, 214, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_14, 161, 87, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_15, 93, 50, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_16, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_17, 109, 60, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_18, 7, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_CACHE_CORK, 31, 160, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_1, 13, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_10_2, 5, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_DEBUG, 795, 1920, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_ASYNC_DM_INNER, 672, 1841, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_2, 24, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_23, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_24, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_25, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_28, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_3_1, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_28, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_32, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_0_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_4_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_5_1, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_32, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_36, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_37, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_RESET_CATCH_AND_SYNC_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_89_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_33_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_38, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_39, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK, 83, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK_1, 46, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_4, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_5, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_6, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_2, 37, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_11, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_12, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_13, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_16, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_17, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_0_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_18, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_INNER_DM_INNER, 562, 1833, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_ASYNC_DM_OUTER, 123, 79, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE_1, 24, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_24, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_56, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_25, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_57, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_26, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_58, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_27, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_59, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_28, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_60, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_0, 4, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_1_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_1_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_29, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_61, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_62, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_63, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_32, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_64, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2_0_0, 3, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_65, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_66, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_67, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_DMI_TO_TL_DMI2TL, 0, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SOURCE_DM_INNER, 83, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK, 37, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_12, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_44, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_13, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_45, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_14, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_46, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_15, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_47, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_16, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_48, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE, 46, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_0, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_32, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_1, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_33, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_34, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_3, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_35, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2_4, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_36, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER, 15, 44, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC, 14, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_0, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_15, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_16, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_17, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_18, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_19, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_20, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_21, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_22, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_23, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_24, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_29, 1, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_30, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_1_2, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_2_31, 1, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_DMI_XBAR, 1, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_ERROR_ERROR, 56, 101, 42, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_21, 9, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_22, 5, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_FRAGMENTER_1, 108, 210, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_0, 23, 19, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_1, 33, 31, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_REPEATER_2, 19, 21, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB, 180, 207, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_20, 81, 87, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_TO_AHB_CONVERTER, 193, 234, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_QUEUE_19, 83, 73, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_PERIPHERY_BUS, 9, 204, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. MIV_RV32IMA_MIV_RV32IMA_0_MIV_RV32IMA_L1_AHB_TL_XBAR_SYSTEM_BUS, 17, 249, 10, 0, 0, 0, 0, 0, 0
.	. PF_OSC_0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. PF_OSC_0_PF_OSC_0_0_PF_OSC, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	. reset_synchronizer, 4, 1, 0, 0, 0, 0, 0, 0, 0