$date
	Tue Jul  7 10:54:35 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$var wire 1 ! s $end
$var wire 1 " r $end
$var wire 1 # qb $end
$var wire 1 $ q $end
$var integer 32 % all_inputs [31:0] $end
$var integer 32 & i [31:0] $end
$scope module testing $end
$var wire 1 $ Q $end
$var wire 1 # Qbar $end
$var wire 1 " R $end
$var wire 1 ! S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
x$
x#
0"
0!
$end
#5
1$
0#
1!
b1 %
b1 &
#10
1#
0$
0!
1"
b10 %
b10 &
#15
0#
1!
b11 %
b11 &
#20
1$
0!
0"
b100 %
b100 &
#25
1!
b101 %
b101 &
#30
1#
0$
0!
1"
b110 %
b110 &
#35
0#
1!
b111 %
b111 &
#40
b1000 &
