Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 18:00:35 2020
| Host         : DESKTOP-IAE150N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   172 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     7 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             307 |          154 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             721 |          234 |
| Yes          | No                    | No                     |             390 |          217 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3722 |         1154 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |            Enable Signal           |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                      |                                    | u2/ready_i_1_n_2                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | sign_temp1_out                     |                                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u2/u4/count_out[5]_i_1_n_2         | rst_IBUF                                         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                      | u2/u6/NaN_output                   |                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                      | u6/strIndex0                       |                                                  |                2 |              4 |         2.00 |
|  u2/u3/product_shift_reg[5]_i_2_n_2 |                                    |                                                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | u2/u4/expon_shift_b[5]_i_1_n_2                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | u2/u4/expon_shift_a[5]_i_1_n_2                   |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG                      | u6/uartSend                        |                                                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                      | u1/d1/E[0]                         | rst_IBUF                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                      | u6/strIndex                        | u6/uartData[6]_i_1_n_2                           |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                      | u2/sel                             | u2/ready_i_1_n_2                                 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | u2/u4/expon_uf_term_4[11]_i_1_n_2                |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG                      | u2/sub_enable                      | u2/u2/exponent[10]_i_1_n_2                       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                      | u2/sub_enable                      | u2/u2/exponent_2[10]_i_1_n_2                     |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                      | u2/mul_enable                      | u2/u3/exponent_5[11]_i_1_n_2                     |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | u2/u4/expon_final_2[11]_i_1_n_2                  |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | u2/u4/expon_final_3[11]_i_1_n_2                  |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      |                                    | u2/u4/exponent_out[11]_i_1_n_2                   |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                      | u2/mul_enable                      | u2/u3/exponent_2[11]_i_1_n_2                     |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | u2/u4/expon_uf_term_1[11]_i_1_n_2                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | u2/u4/expon_uf_term_2[11]_i_1_n_2                |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      | u2/mul_enable                      | u2/u3/exponent_4[11]_i_1_n_2                     |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                      |                                    | u6/Inst_UART_TX_CTRL/bitTmr                      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | u1/d2/count_reg[0]_0               |                                                  |                6 |             15 |         2.50 |
|  clk_IBUF_BUFG                      | u1/d2/count_reg[0]_1               |                                                  |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG                      | u1/d2/FSM_onehot_state_reg[3]      |                                                  |                7 |             15 |         2.14 |
|  clk_IBUF_BUFG                      | u1/d2/FSM_onehot_state_reg[4]      |                                                  |                9 |             15 |         1.67 |
|  clk_IBUF_BUFG                      | u1/d2/count_reg[0]_2               |                                                  |               12 |             15 |         1.25 |
|  clk_IBUF_BUFG                      | u1/d2/count_reg[0]                 |                                                  |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG                      |                                    | u6/Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_2 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                      | u1/d2/FSM_onehot_state_reg[4]_0    |                                                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                      |                                    | u6/reset_cntr0                                   |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG                      | u1/d2/FSM_onehot_state_reg[3]_0    |                                                  |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG                      |                                    | u1/u1/clear                                      |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG                      | u6/strIndex                        | u6/strIndex0                                     |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                      | u6/Inst_UART_TX_CTRL/txBit_i_2_n_2 | u6/Inst_UART_TX_CTRL/READY                       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_e                 | rst_IBUF                                         |               14 |             51 |         3.64 |
|  clk_IBUF_BUFG                      | u2/u4/dividend_reg[51]_i_1_n_2     | rst_IBUF                                         |               29 |             51 |         1.76 |
|  clk_IBUF_BUFG                      | u2/u4/remainder0                   | rst_IBUF                                         |               25 |             53 |         2.12 |
|  clk_IBUF_BUFG                      | u2/sub_enable                      | u2/u2/subtra_shift_3[1]                          |               10 |             54 |         5.40 |
|  clk_IBUF_BUFG                      | u2/add_enable                      | u2/u1/small_shift_3[55]                          |                9 |             54 |         6.00 |
|  clk_IBUF_BUFG                      |                                    | u6/sendStr[0]_3                                  |               15 |             60 |         4.00 |
|  clk_IBUF_BUFG                      | memory[189]_i_1_n_2                |                                                  |               37 |             62 |         1.68 |
|  clk_IBUF_BUFG                      | memory[253]_i_1_n_2                |                                                  |               38 |             62 |         1.63 |
|  clk_IBUF_BUFG                      | u2/op_enable                       | u2/u6/out_0[62]_i_1_n_2                          |               15 |             63 |         4.20 |
|  clk_IBUF_BUFG                      | memory[126]_i_1_n_2                |                                                  |               36 |             63 |         1.75 |
|  clk_IBUF_BUFG                      | memory[62]_i_1_n_2                 |                                                  |               39 |             63 |         1.62 |
|  n_1_16115_BUFG                     |                                    |                                                  |               34 |             64 |         1.88 |
| ~fpu_op_reg_reg[2]_i_1_n_2          |                                    |                                                  |               33 |             64 |         1.94 |
|  clk_IBUF_BUFG                      | out                                | rst_IBUF                                         |               35 |             64 |         1.83 |
|  n_0_5743_BUFG                      |                                    |                                                  |               39 |             64 |         1.64 |
|  clk_IBUF_BUFG                      | u2/ready_1                         | rst_IBUF                                         |               17 |             68 |         4.00 |
|  clk_IBUF_BUFG                      |                                    | u2/fpu_op_reg[2]                                 |               33 |             72 |         2.18 |
|  clk_IBUF_BUFG                      |                                    |                                                  |               45 |            109 |         2.42 |
|  clk_IBUF_BUFG                      | u2/enable_reg_1                    | rst_IBUF                                         |               78 |            130 |         1.67 |
|  clk_IBUF_BUFG                      | u2/op_enable                       | rst_IBUF                                         |               73 |            339 |         4.64 |
|  clk_IBUF_BUFG                      |                                    | rst_IBUF                                         |              158 |            501 |         3.17 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2                 | rst_IBUF                                         |              197 |            503 |         2.55 |
|  clk_IBUF_BUFG                      | u2/add_enable                      | rst_IBUF                                         |              137 |            562 |         4.10 |
|  clk_IBUF_BUFG                      | u2/sub_enable                      | rst_IBUF                                         |              164 |            606 |         3.70 |
|  clk_IBUF_BUFG                      | u2/mul_enable                      | rst_IBUF                                         |              277 |            911 |         3.29 |
+-------------------------------------+------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


