

================================================================
== Vivado HLS Report for 'Upper_inv'
================================================================
* Date:           Sat Aug 15 12:23:53 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Inversion_LUP1
* Solution:       INLINE
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  119|  263|  119|  263|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- uinv_label10     |    6|    6|         2|          2|          1|      3|    yes   |
        |- uinv_label20     |   18|   18|        17|          1|          1|      3|    yes   |
        |- univ_label30     |   90|  234|  30 ~ 78 |          -|          -|      3|    no    |
        | + univ_label31    |   28|   76|  28 ~ 38 |          -|          -| 1 ~ 2 |    no    |
        |  ++ univ_label32  |    9|   19|        10|          5|          1| 1 ~ 3 |    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    274|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1705|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    324|    -|
|Register         |        0|      -|     344|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    1453|   2367|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |inverse_top_fadd_bkb_U11  |inverse_top_fadd_bkb  |        0|      2|  205|  390|    0|
    |inverse_top_fdiv_dEe_U13  |inverse_top_fdiv_dEe  |        0|      0|  761|  994|    0|
    |inverse_top_fmul_cud_U12  |inverse_top_fmul_cud  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5| 1109| 1705|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln188_1_fu_291_p2    |     +    |      0|  0|  15|           5|           2|
    |add_ln188_fu_280_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln209_1_fu_444_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln209_fu_434_p2      |     +    |      0|  0|   8|           5|           5|
    |add_ln211_fu_397_p2      |     +    |      0|  0|  15|           5|           5|
    |i_7_fu_247_p2            |     +    |      0|  0|  10|           2|           1|
    |i_8_fu_332_p2            |     +    |      0|  0|  10|           2|           1|
    |i_fu_307_p2              |     +    |      0|  0|  10|           2|           1|
    |j_fu_365_p2              |     +    |      0|  0|  10|           2|           1|
    |k_2_fu_454_p2            |     +    |      0|  0|  39|           1|          32|
    |sub_ln188_fu_269_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln209_1_fu_428_p2    |     -    |      0|  0|   8|           5|           5|
    |sub_ln209_fu_391_p2      |     -    |      0|  0|  15|           5|           5|
    |icmp_ln183_fu_241_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln192_fu_301_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln198_fu_326_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln200_fu_359_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln205_fu_407_p2     |   icmp   |      0|  0|  18|          32|          32|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln211_fu_464_p2      |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 274|         125|         147|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |U_address0                    |   21|          4|    4|         16|
    |U_inv_address0                |   21|          4|    4|         16|
    |U_inv_address1                |   21|          4|    4|         16|
    |U_inv_d1                      |   15|          3|   32|         96|
    |ap_NS_fsm                     |  141|         31|    1|         31|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter16      |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_210_p4  |    9|          2|   32|         64|
    |grp_fu_228_p0                 |   15|          3|   32|         96|
    |i1_0_reg_161                  |    9|          2|    2|          4|
    |i_0_reg_150                   |    9|          2|    2|          4|
    |indvars_iv_reg_172            |    9|          2|    2|          4|
    |k_0_reg_207                   |    9|          2|   32|         64|
    |k_reg_184                     |    9|          2|    2|          4|
    |sum_0_reg_195                 |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  324|         69|  184|        485|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |U_addr_1_reg_526                  |   2|   0|    4|          2|
    |U_inv_addr_6_reg_550              |   4|   0|    4|          0|
    |ap_CS_fsm                         |  30|   0|   30|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |i1_0_reg_161                      |   2|   0|    2|          0|
    |i_0_reg_150                       |   2|   0|    2|          0|
    |i_7_reg_478                       |   2|   0|    2|          0|
    |i_8_reg_510                       |   2|   0|    2|          0|
    |icmp_ln192_reg_488                |   1|   0|    1|          0|
    |icmp_ln205_reg_555                |   1|   0|    1|          0|
    |icmp_ln205_reg_555_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvars_iv_reg_172                |   2|   0|    2|          0|
    |j_reg_535                         |   2|   0|    2|          0|
    |k_0_reg_207                       |  32|   0|   32|          0|
    |k_2_reg_579                       |  32|   0|   32|          0|
    |k_reg_184                         |   2|   0|    2|          0|
    |sub_ln188_reg_483                 |   5|   0|    5|          0|
    |sub_ln209_reg_545                 |   5|   0|    5|          0|
    |sum_0_reg_195                     |  32|   0|   32|          0|
    |tmp_s_reg_574                     |  32|   0|   32|          0|
    |zext_ln195_reg_497                |   2|   0|   64|         62|
    |zext_ln198_reg_515                |   2|   0|   32|         30|
    |zext_ln211_1_reg_520              |   2|   0|    5|          3|
    |icmp_ln192_reg_488                |  64|  32|    1|          0|
    |zext_ln195_reg_497                |  64|  32|   64|         62|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 344|  64|  378|        159|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Upper_inv  | return value |
|U_address0      | out |    4|  ap_memory |       U      |     array    |
|U_ce0           | out |    1|  ap_memory |       U      |     array    |
|U_q0            |  in |   32|  ap_memory |       U      |     array    |
|U_inv_address0  | out |    4|  ap_memory |     U_inv    |     array    |
|U_inv_ce0       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_we0       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_d0        | out |   32|  ap_memory |     U_inv    |     array    |
|U_inv_q0        |  in |   32|  ap_memory |     U_inv    |     array    |
|U_inv_address1  | out |    4|  ap_memory |     U_inv    |     array    |
|U_inv_ce1       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_we1       | out |    1|  ap_memory |     U_inv    |     array    |
|U_inv_d1        | out |   32|  ap_memory |     U_inv    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

