// Seed: 1914726140
module module_0 (
    input wor id_0
    , id_2
);
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd90
) (
    input wor id_0,
    output logic id_1,
    output supply0 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri1 id_6,
    input wire id_7,
    output tri1 id_8,
    input tri _id_9,
    output supply1 id_10,
    output wire id_11,
    input uwire id_12,
    input wire id_13,
    output tri0 id_14,
    input tri0 id_15,
    output supply1 id_16
);
  logic [id_9 : 1] id_18;
  initial id_1 = |id_0;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_0 = 0;
endmodule
