Prob:Create a module that implements an AND gate.

Sol:
module top_module( 
    input a, 
    input b, 
    output out );
    assign out = a&&b;

endmodule