<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>svga3d_devcaps.h source code [linux-4.14.y/drivers/gpu/drm/vmwgfx/device_include/svga3d_devcaps.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/gpu/drm/vmwgfx/device_include/svga3d_devcaps.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>gpu</a>/<a href='../..'>drm</a>/<a href='..'>vmwgfx</a>/<a href='./'>device_include</a>/<a href='svga3d_devcaps.h.html'>svga3d_devcaps.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/**********************************************************</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright 1998-2015 VMware, Inc.  All rights reserved.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission is hereby granted, free of charge, to any person</i></td></tr>
<tr><th id="5">5</th><td><i> * obtaining a copy of this software and associated documentation</i></td></tr>
<tr><th id="6">6</th><td><i> * files (the "Software"), to deal in the Software without</i></td></tr>
<tr><th id="7">7</th><td><i> * restriction, including without limitation the rights to use, copy,</i></td></tr>
<tr><th id="8">8</th><td><i> * modify, merge, publish, distribute, sublicense, and/or sell copies</i></td></tr>
<tr><th id="9">9</th><td><i> * of the Software, and to permit persons to whom the Software is</i></td></tr>
<tr><th id="10">10</th><td><i> * furnished to do so, subject to the following conditions:</i></td></tr>
<tr><th id="11">11</th><td><i> *</i></td></tr>
<tr><th id="12">12</th><td><i> * The above copyright notice and this permission notice shall be</i></td></tr>
<tr><th id="13">13</th><td><i> * included in all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,</i></td></tr>
<tr><th id="16">16</th><td><i> * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="17">17</th><td><i> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</i></td></tr>
<tr><th id="18">18</th><td><i> * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS</i></td></tr>
<tr><th id="19">19</th><td><i> * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN</i></td></tr>
<tr><th id="20">20</th><td><i> * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</i></td></tr>
<tr><th id="21">21</th><td><i> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE</i></td></tr>
<tr><th id="22">22</th><td><i> * SOFTWARE.</i></td></tr>
<tr><th id="23">23</th><td><i> *</i></td></tr>
<tr><th id="24">24</th><td><i> **********************************************************/</i></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/*</i></td></tr>
<tr><th id="27">27</th><td><i> * svga3d_devcaps.h --</i></td></tr>
<tr><th id="28">28</th><td><i> *</i></td></tr>
<tr><th id="29">29</th><td><i> *       SVGA 3d caps definitions</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_SVGA3D_DEVCAPS_H_">_SVGA3D_DEVCAPS_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_SVGA3D_DEVCAPS_H_" data-ref="_M/_SVGA3D_DEVCAPS_H_">_SVGA3D_DEVCAPS_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/INCLUDE_ALLOW_MODULE" data-ref="_M/INCLUDE_ALLOW_MODULE">INCLUDE_ALLOW_MODULE</dfn></u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/INCLUDE_ALLOW_USERLEVEL" data-ref="_M/INCLUDE_ALLOW_USERLEVEL">INCLUDE_ALLOW_USERLEVEL</dfn></u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/INCLUDE_ALLOW_VMCORE" data-ref="_M/INCLUDE_ALLOW_VMCORE">INCLUDE_ALLOW_VMCORE</dfn></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="includeCheck.h.html">"includeCheck.h"</a></u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><i>/*</i></td></tr>
<tr><th id="42">42</th><td><i> * 3D Hardware Version</i></td></tr>
<tr><th id="43">43</th><td><i> *</i></td></tr>
<tr><th id="44">44</th><td><i> *   The hardware version is stored in the SVGA_FIFO_3D_HWVERSION fifo</i></td></tr>
<tr><th id="45">45</th><td><i> *   register.   Is set by the host and read by the guest.  This lets</i></td></tr>
<tr><th id="46">46</th><td><i> *   us make new guest drivers which are backwards-compatible with old</i></td></tr>
<tr><th id="47">47</th><td><i> *   SVGA hardware revisions.  It does not let us support old guest</i></td></tr>
<tr><th id="48">48</th><td><i> *   drivers.  Good enough for now.</i></td></tr>
<tr><th id="49">49</th><td><i> *</i></td></tr>
<tr><th id="50">50</th><td><i> */</i></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_MAKE_HWVERSION" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</dfn>(major, minor)      (((major) &lt;&lt; 16) | ((minor) &amp; 0xFF))</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_MAJOR_HWVERSION" data-ref="_M/SVGA3D_MAJOR_HWVERSION">SVGA3D_MAJOR_HWVERSION</dfn>(version)          ((version) &gt;&gt; 16)</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_MINOR_HWVERSION" data-ref="_M/SVGA3D_MINOR_HWVERSION">SVGA3D_MINOR_HWVERSION</dfn>(version)          ((version) &amp; 0xFF)</u></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="57">57</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_WS5_RC1" title='SVGA3D_HWVERSION_WS5_RC1' data-ref="SVGA3D_HWVERSION_WS5_RC1">SVGA3D_HWVERSION_WS5_RC1</dfn>   = <a class="macro" href="#52" title="(((0) &lt;&lt; 16) | ((1) &amp; 0xFF))" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</a>(<var>0</var>, <var>1</var>),</td></tr>
<tr><th id="58">58</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_WS5_RC2" title='SVGA3D_HWVERSION_WS5_RC2' data-ref="SVGA3D_HWVERSION_WS5_RC2">SVGA3D_HWVERSION_WS5_RC2</dfn>   = <a class="macro" href="#52" title="(((0) &lt;&lt; 16) | ((2) &amp; 0xFF))" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</a>(<var>0</var>, <var>2</var>),</td></tr>
<tr><th id="59">59</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_WS51_RC1" title='SVGA3D_HWVERSION_WS51_RC1' data-ref="SVGA3D_HWVERSION_WS51_RC1">SVGA3D_HWVERSION_WS51_RC1</dfn>  = <a class="macro" href="#52" title="(((0) &lt;&lt; 16) | ((3) &amp; 0xFF))" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</a>(<var>0</var>, <var>3</var>),</td></tr>
<tr><th id="60">60</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_WS6_B1" title='SVGA3D_HWVERSION_WS6_B1' data-ref="SVGA3D_HWVERSION_WS6_B1">SVGA3D_HWVERSION_WS6_B1</dfn>    = <a class="macro" href="#52" title="(((1) &lt;&lt; 16) | ((1) &amp; 0xFF))" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</a>(<var>1</var>, <var>1</var>),</td></tr>
<tr><th id="61">61</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_FUSION_11" title='SVGA3D_HWVERSION_FUSION_11' data-ref="SVGA3D_HWVERSION_FUSION_11">SVGA3D_HWVERSION_FUSION_11</dfn> = <a class="macro" href="#52" title="(((1) &lt;&lt; 16) | ((4) &amp; 0xFF))" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</a>(<var>1</var>, <var>4</var>),</td></tr>
<tr><th id="62">62</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_WS65_B1" title='SVGA3D_HWVERSION_WS65_B1' data-ref="SVGA3D_HWVERSION_WS65_B1">SVGA3D_HWVERSION_WS65_B1</dfn>   = <a class="macro" href="#52" title="(((2) &lt;&lt; 16) | ((0) &amp; 0xFF))" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</a>(<var>2</var>, <var>0</var>),</td></tr>
<tr><th id="63">63</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_WS8_B1" title='SVGA3D_HWVERSION_WS8_B1' data-ref="SVGA3D_HWVERSION_WS8_B1">SVGA3D_HWVERSION_WS8_B1</dfn>    = <a class="macro" href="#52" title="(((2) &lt;&lt; 16) | ((1) &amp; 0xFF))" data-ref="_M/SVGA3D_MAKE_HWVERSION">SVGA3D_MAKE_HWVERSION</a>(<var>2</var>, <var>1</var>),</td></tr>
<tr><th id="64">64</th><td>   <dfn class="enum" id="SVGA3D_HWVERSION_CURRENT" title='SVGA3D_HWVERSION_CURRENT' data-ref="SVGA3D_HWVERSION_CURRENT">SVGA3D_HWVERSION_CURRENT</dfn>   = <a class="enum" href="#SVGA3D_HWVERSION_WS8_B1" title='SVGA3D_HWVERSION_WS8_B1' data-ref="SVGA3D_HWVERSION_WS8_B1">SVGA3D_HWVERSION_WS8_B1</a>,</td></tr>
<tr><th id="65">65</th><td>} <dfn class="typedef" id="SVGA3dHardwareVersion" title='SVGA3dHardwareVersion' data-type='enum SVGA3dHardwareVersion' data-ref="SVGA3dHardwareVersion">SVGA3dHardwareVersion</dfn>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/*</i></td></tr>
<tr><th id="68">68</th><td><i> * DevCap indexes.</i></td></tr>
<tr><th id="69">69</th><td><i> */</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>typedef</b> <b>enum</b> {</td></tr>
<tr><th id="72">72</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_INVALID" title='SVGA3D_DEVCAP_INVALID' data-ref="SVGA3D_DEVCAP_INVALID">SVGA3D_DEVCAP_INVALID</dfn>                           = ((<a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a>)-<var>1</var>),</td></tr>
<tr><th id="73">73</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_3D" title='SVGA3D_DEVCAP_3D' data-ref="SVGA3D_DEVCAP_3D">SVGA3D_DEVCAP_3D</dfn>                                = <var>0</var>,</td></tr>
<tr><th id="74">74</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_LIGHTS" title='SVGA3D_DEVCAP_MAX_LIGHTS' data-ref="SVGA3D_DEVCAP_MAX_LIGHTS">SVGA3D_DEVCAP_MAX_LIGHTS</dfn>                        = <var>1</var>,</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>   <i>/*</i></td></tr>
<tr><th id="77">77</th><td><i>    * SVGA3D_DEVCAP_MAX_TEXTURES reflects the maximum number of</i></td></tr>
<tr><th id="78">78</th><td><i>    * fixed-function texture units available. Each of these units</i></td></tr>
<tr><th id="79">79</th><td><i>    * work in both FFP and Shader modes, and they support texture</i></td></tr>
<tr><th id="80">80</th><td><i>    * transforms and texture coordinates. The host may have additional</i></td></tr>
<tr><th id="81">81</th><td><i>    * texture image units that are only usable with shaders.</i></td></tr>
<tr><th id="82">82</th><td><i>    */</i></td></tr>
<tr><th id="83">83</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_TEXTURES" title='SVGA3D_DEVCAP_MAX_TEXTURES' data-ref="SVGA3D_DEVCAP_MAX_TEXTURES">SVGA3D_DEVCAP_MAX_TEXTURES</dfn>                      = <var>2</var>,</td></tr>
<tr><th id="84">84</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_CLIP_PLANES" title='SVGA3D_DEVCAP_MAX_CLIP_PLANES' data-ref="SVGA3D_DEVCAP_MAX_CLIP_PLANES">SVGA3D_DEVCAP_MAX_CLIP_PLANES</dfn>                   = <var>3</var>,</td></tr>
<tr><th id="85">85</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_VERTEX_SHADER_VERSION" title='SVGA3D_DEVCAP_VERTEX_SHADER_VERSION' data-ref="SVGA3D_DEVCAP_VERTEX_SHADER_VERSION">SVGA3D_DEVCAP_VERTEX_SHADER_VERSION</dfn>             = <var>4</var>,</td></tr>
<tr><th id="86">86</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_VERTEX_SHADER" title='SVGA3D_DEVCAP_VERTEX_SHADER' data-ref="SVGA3D_DEVCAP_VERTEX_SHADER">SVGA3D_DEVCAP_VERTEX_SHADER</dfn>                     = <var>5</var>,</td></tr>
<tr><th id="87">87</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION" title='SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION' data-ref="SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION">SVGA3D_DEVCAP_FRAGMENT_SHADER_VERSION</dfn>           = <var>6</var>,</td></tr>
<tr><th id="88">88</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_FRAGMENT_SHADER" title='SVGA3D_DEVCAP_FRAGMENT_SHADER' data-ref="SVGA3D_DEVCAP_FRAGMENT_SHADER">SVGA3D_DEVCAP_FRAGMENT_SHADER</dfn>                   = <var>7</var>,</td></tr>
<tr><th id="89">89</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_RENDER_TARGETS" title='SVGA3D_DEVCAP_MAX_RENDER_TARGETS' data-ref="SVGA3D_DEVCAP_MAX_RENDER_TARGETS">SVGA3D_DEVCAP_MAX_RENDER_TARGETS</dfn>                = <var>8</var>,</td></tr>
<tr><th id="90">90</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_S23E8_TEXTURES" title='SVGA3D_DEVCAP_S23E8_TEXTURES' data-ref="SVGA3D_DEVCAP_S23E8_TEXTURES">SVGA3D_DEVCAP_S23E8_TEXTURES</dfn>                    = <var>9</var>,</td></tr>
<tr><th id="91">91</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_S10E5_TEXTURES" title='SVGA3D_DEVCAP_S10E5_TEXTURES' data-ref="SVGA3D_DEVCAP_S10E5_TEXTURES">SVGA3D_DEVCAP_S10E5_TEXTURES</dfn>                    = <var>10</var>,</td></tr>
<tr><th id="92">92</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND" title='SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND' data-ref="SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND">SVGA3D_DEVCAP_MAX_FIXED_VERTEXBLEND</dfn>             = <var>11</var>,</td></tr>
<tr><th id="93">93</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_D16_BUFFER_FORMAT" title='SVGA3D_DEVCAP_D16_BUFFER_FORMAT' data-ref="SVGA3D_DEVCAP_D16_BUFFER_FORMAT">SVGA3D_DEVCAP_D16_BUFFER_FORMAT</dfn>                 = <var>12</var>,</td></tr>
<tr><th id="94">94</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT" title='SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT' data-ref="SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT">SVGA3D_DEVCAP_D24S8_BUFFER_FORMAT</dfn>               = <var>13</var>,</td></tr>
<tr><th id="95">95</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT" title='SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT' data-ref="SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT">SVGA3D_DEVCAP_D24X8_BUFFER_FORMAT</dfn>               = <var>14</var>,</td></tr>
<tr><th id="96">96</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_QUERY_TYPES" title='SVGA3D_DEVCAP_QUERY_TYPES' data-ref="SVGA3D_DEVCAP_QUERY_TYPES">SVGA3D_DEVCAP_QUERY_TYPES</dfn>                       = <var>15</var>,</td></tr>
<tr><th id="97">97</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING" title='SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING' data-ref="SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING">SVGA3D_DEVCAP_TEXTURE_GRADIENT_SAMPLING</dfn>         = <var>16</var>,</td></tr>
<tr><th id="98">98</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_POINT_SIZE" title='SVGA3D_DEVCAP_MAX_POINT_SIZE' data-ref="SVGA3D_DEVCAP_MAX_POINT_SIZE">SVGA3D_DEVCAP_MAX_POINT_SIZE</dfn>                    = <var>17</var>,</td></tr>
<tr><th id="99">99</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_SHADER_TEXTURES" title='SVGA3D_DEVCAP_MAX_SHADER_TEXTURES' data-ref="SVGA3D_DEVCAP_MAX_SHADER_TEXTURES">SVGA3D_DEVCAP_MAX_SHADER_TEXTURES</dfn>               = <var>18</var>,</td></tr>
<tr><th id="100">100</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH" title='SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH' data-ref="SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH">SVGA3D_DEVCAP_MAX_TEXTURE_WIDTH</dfn>                 = <var>19</var>,</td></tr>
<tr><th id="101">101</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT" title='SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT' data-ref="SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT">SVGA3D_DEVCAP_MAX_TEXTURE_HEIGHT</dfn>                = <var>20</var>,</td></tr>
<tr><th id="102">102</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_VOLUME_EXTENT" title='SVGA3D_DEVCAP_MAX_VOLUME_EXTENT' data-ref="SVGA3D_DEVCAP_MAX_VOLUME_EXTENT">SVGA3D_DEVCAP_MAX_VOLUME_EXTENT</dfn>                 = <var>21</var>,</td></tr>
<tr><th id="103">103</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT" title='SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT' data-ref="SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT">SVGA3D_DEVCAP_MAX_TEXTURE_REPEAT</dfn>                = <var>22</var>,</td></tr>
<tr><th id="104">104</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO" title='SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO' data-ref="SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO">SVGA3D_DEVCAP_MAX_TEXTURE_ASPECT_RATIO</dfn>          = <var>23</var>,</td></tr>
<tr><th id="105">105</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY" title='SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY' data-ref="SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY">SVGA3D_DEVCAP_MAX_TEXTURE_ANISOTROPY</dfn>            = <var>24</var>,</td></tr>
<tr><th id="106">106</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT" title='SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT' data-ref="SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT">SVGA3D_DEVCAP_MAX_PRIMITIVE_COUNT</dfn>               = <var>25</var>,</td></tr>
<tr><th id="107">107</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_VERTEX_INDEX" title='SVGA3D_DEVCAP_MAX_VERTEX_INDEX' data-ref="SVGA3D_DEVCAP_MAX_VERTEX_INDEX">SVGA3D_DEVCAP_MAX_VERTEX_INDEX</dfn>                  = <var>26</var>,</td></tr>
<tr><th id="108">108</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS" title='SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS' data-ref="SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS">SVGA3D_DEVCAP_MAX_VERTEX_SHADER_INSTRUCTIONS</dfn>    = <var>27</var>,</td></tr>
<tr><th id="109">109</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS" title='SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS' data-ref="SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS">SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS</dfn>  = <var>28</var>,</td></tr>
<tr><th id="110">110</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS" title='SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS' data-ref="SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS">SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEMPS</dfn>           = <var>29</var>,</td></tr>
<tr><th id="111">111</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS" title='SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS' data-ref="SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS">SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_TEMPS</dfn>         = <var>30</var>,</td></tr>
<tr><th id="112">112</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_TEXTURE_OPS" title='SVGA3D_DEVCAP_TEXTURE_OPS' data-ref="SVGA3D_DEVCAP_TEXTURE_OPS">SVGA3D_DEVCAP_TEXTURE_OPS</dfn>                       = <var>31</var>,</td></tr>
<tr><th id="113">113</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8" title='SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8">SVGA3D_DEVCAP_SURFACEFMT_X8R8G8B8</dfn>               = <var>32</var>,</td></tr>
<tr><th id="114">114</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8" title='SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8">SVGA3D_DEVCAP_SURFACEFMT_A8R8G8B8</dfn>               = <var>33</var>,</td></tr>
<tr><th id="115">115</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10" title='SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10' data-ref="SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10">SVGA3D_DEVCAP_SURFACEFMT_A2R10G10B10</dfn>            = <var>34</var>,</td></tr>
<tr><th id="116">116</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5" title='SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5' data-ref="SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5">SVGA3D_DEVCAP_SURFACEFMT_X1R5G5B5</dfn>               = <var>35</var>,</td></tr>
<tr><th id="117">117</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5" title='SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5' data-ref="SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5">SVGA3D_DEVCAP_SURFACEFMT_A1R5G5B5</dfn>               = <var>36</var>,</td></tr>
<tr><th id="118">118</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4" title='SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4' data-ref="SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4">SVGA3D_DEVCAP_SURFACEFMT_A4R4G4B4</dfn>               = <var>37</var>,</td></tr>
<tr><th id="119">119</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_R5G6B5" title='SVGA3D_DEVCAP_SURFACEFMT_R5G6B5' data-ref="SVGA3D_DEVCAP_SURFACEFMT_R5G6B5">SVGA3D_DEVCAP_SURFACEFMT_R5G6B5</dfn>                 = <var>38</var>,</td></tr>
<tr><th id="120">120</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16" title='SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16' data-ref="SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16">SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE16</dfn>            = <var>39</var>,</td></tr>
<tr><th id="121">121</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8" title='SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8">SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8_ALPHA8</dfn>      = <var>40</var>,</td></tr>
<tr><th id="122">122</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_ALPHA8" title='SVGA3D_DEVCAP_SURFACEFMT_ALPHA8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_ALPHA8">SVGA3D_DEVCAP_SURFACEFMT_ALPHA8</dfn>                 = <var>41</var>,</td></tr>
<tr><th id="123">123</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8" title='SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8">SVGA3D_DEVCAP_SURFACEFMT_LUMINANCE8</dfn>             = <var>42</var>,</td></tr>
<tr><th id="124">124</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_Z_D16" title='SVGA3D_DEVCAP_SURFACEFMT_Z_D16' data-ref="SVGA3D_DEVCAP_SURFACEFMT_Z_D16">SVGA3D_DEVCAP_SURFACEFMT_Z_D16</dfn>                  = <var>43</var>,</td></tr>
<tr><th id="125">125</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8" title='SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8">SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8</dfn>                = <var>44</var>,</td></tr>
<tr><th id="126">126</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8" title='SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8">SVGA3D_DEVCAP_SURFACEFMT_Z_D24X8</dfn>                = <var>45</var>,</td></tr>
<tr><th id="127">127</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_DXT1" title='SVGA3D_DEVCAP_SURFACEFMT_DXT1' data-ref="SVGA3D_DEVCAP_SURFACEFMT_DXT1">SVGA3D_DEVCAP_SURFACEFMT_DXT1</dfn>                   = <var>46</var>,</td></tr>
<tr><th id="128">128</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_DXT2" title='SVGA3D_DEVCAP_SURFACEFMT_DXT2' data-ref="SVGA3D_DEVCAP_SURFACEFMT_DXT2">SVGA3D_DEVCAP_SURFACEFMT_DXT2</dfn>                   = <var>47</var>,</td></tr>
<tr><th id="129">129</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_DXT3" title='SVGA3D_DEVCAP_SURFACEFMT_DXT3' data-ref="SVGA3D_DEVCAP_SURFACEFMT_DXT3">SVGA3D_DEVCAP_SURFACEFMT_DXT3</dfn>                   = <var>48</var>,</td></tr>
<tr><th id="130">130</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_DXT4" title='SVGA3D_DEVCAP_SURFACEFMT_DXT4' data-ref="SVGA3D_DEVCAP_SURFACEFMT_DXT4">SVGA3D_DEVCAP_SURFACEFMT_DXT4</dfn>                   = <var>49</var>,</td></tr>
<tr><th id="131">131</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_DXT5" title='SVGA3D_DEVCAP_SURFACEFMT_DXT5' data-ref="SVGA3D_DEVCAP_SURFACEFMT_DXT5">SVGA3D_DEVCAP_SURFACEFMT_DXT5</dfn>                   = <var>50</var>,</td></tr>
<tr><th id="132">132</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8" title='SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8">SVGA3D_DEVCAP_SURFACEFMT_BUMPX8L8V8U8</dfn>           = <var>51</var>,</td></tr>
<tr><th id="133">133</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10" title='SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10' data-ref="SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10">SVGA3D_DEVCAP_SURFACEFMT_A2W10V10U10</dfn>            = <var>52</var>,</td></tr>
<tr><th id="134">134</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8" title='SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8">SVGA3D_DEVCAP_SURFACEFMT_BUMPU8V8</dfn>               = <var>53</var>,</td></tr>
<tr><th id="135">135</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8" title='SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8">SVGA3D_DEVCAP_SURFACEFMT_Q8W8V8U8</dfn>               = <var>54</var>,</td></tr>
<tr><th id="136">136</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_CxV8U8" title='SVGA3D_DEVCAP_SURFACEFMT_CxV8U8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_CxV8U8">SVGA3D_DEVCAP_SURFACEFMT_CxV8U8</dfn>                 = <var>55</var>,</td></tr>
<tr><th id="137">137</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_R_S10E5" title='SVGA3D_DEVCAP_SURFACEFMT_R_S10E5' data-ref="SVGA3D_DEVCAP_SURFACEFMT_R_S10E5">SVGA3D_DEVCAP_SURFACEFMT_R_S10E5</dfn>                = <var>56</var>,</td></tr>
<tr><th id="138">138</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_R_S23E8" title='SVGA3D_DEVCAP_SURFACEFMT_R_S23E8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_R_S23E8">SVGA3D_DEVCAP_SURFACEFMT_R_S23E8</dfn>                = <var>57</var>,</td></tr>
<tr><th id="139">139</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5" title='SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5' data-ref="SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5">SVGA3D_DEVCAP_SURFACEFMT_RG_S10E5</dfn>               = <var>58</var>,</td></tr>
<tr><th id="140">140</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8" title='SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8">SVGA3D_DEVCAP_SURFACEFMT_RG_S23E8</dfn>               = <var>59</var>,</td></tr>
<tr><th id="141">141</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5" title='SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5' data-ref="SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5">SVGA3D_DEVCAP_SURFACEFMT_ARGB_S10E5</dfn>             = <var>60</var>,</td></tr>
<tr><th id="142">142</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8" title='SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8' data-ref="SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8">SVGA3D_DEVCAP_SURFACEFMT_ARGB_S23E8</dfn>             = <var>61</var>,</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>   <i>/*</i></td></tr>
<tr><th id="145">145</th><td><i>    * There is a hole in our devcap definitions for</i></td></tr>
<tr><th id="146">146</th><td><i>    * historical reasons.</i></td></tr>
<tr><th id="147">147</th><td><i>    *</i></td></tr>
<tr><th id="148">148</th><td><i>    * Define a constant just for completeness.</i></td></tr>
<tr><th id="149">149</th><td><i>    */</i></td></tr>
<tr><th id="150">150</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MISSING62" title='SVGA3D_DEVCAP_MISSING62' data-ref="SVGA3D_DEVCAP_MISSING62">SVGA3D_DEVCAP_MISSING62</dfn>                         = <var>62</var>,</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES" title='SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES' data-ref="SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES">SVGA3D_DEVCAP_MAX_VERTEX_SHADER_TEXTURES</dfn>        = <var>63</var>,</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>   <i>/*</i></td></tr>
<tr><th id="155">155</th><td><i>    * Note that MAX_SIMULTANEOUS_RENDER_TARGETS is a maximum count of color</i></td></tr>
<tr><th id="156">156</th><td><i>    * render targets.  This does not include the depth or stencil targets.</i></td></tr>
<tr><th id="157">157</th><td><i>    */</i></td></tr>
<tr><th id="158">158</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS" title='SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS' data-ref="SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS">SVGA3D_DEVCAP_MAX_SIMULTANEOUS_RENDER_TARGETS</dfn>   = <var>64</var>,</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_V16U16" title='SVGA3D_DEVCAP_SURFACEFMT_V16U16' data-ref="SVGA3D_DEVCAP_SURFACEFMT_V16U16">SVGA3D_DEVCAP_SURFACEFMT_V16U16</dfn>                 = <var>65</var>,</td></tr>
<tr><th id="161">161</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_G16R16" title='SVGA3D_DEVCAP_SURFACEFMT_G16R16' data-ref="SVGA3D_DEVCAP_SURFACEFMT_G16R16">SVGA3D_DEVCAP_SURFACEFMT_G16R16</dfn>                 = <var>66</var>,</td></tr>
<tr><th id="162">162</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16" title='SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16' data-ref="SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16">SVGA3D_DEVCAP_SURFACEFMT_A16B16G16R16</dfn>           = <var>67</var>,</td></tr>
<tr><th id="163">163</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_UYVY" title='SVGA3D_DEVCAP_SURFACEFMT_UYVY' data-ref="SVGA3D_DEVCAP_SURFACEFMT_UYVY">SVGA3D_DEVCAP_SURFACEFMT_UYVY</dfn>                   = <var>68</var>,</td></tr>
<tr><th id="164">164</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_YUY2" title='SVGA3D_DEVCAP_SURFACEFMT_YUY2' data-ref="SVGA3D_DEVCAP_SURFACEFMT_YUY2">SVGA3D_DEVCAP_SURFACEFMT_YUY2</dfn>                   = <var>69</var>,</td></tr>
<tr><th id="165">165</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES" title='SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES' data-ref="SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES">SVGA3D_DEVCAP_MULTISAMPLE_NONMASKABLESAMPLES</dfn>    = <var>70</var>,</td></tr>
<tr><th id="166">166</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES" title='SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES' data-ref="SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES">SVGA3D_DEVCAP_MULTISAMPLE_MASKABLESAMPLES</dfn>       = <var>71</var>,</td></tr>
<tr><th id="167">167</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_ALPHATOCOVERAGE" title='SVGA3D_DEVCAP_ALPHATOCOVERAGE' data-ref="SVGA3D_DEVCAP_ALPHATOCOVERAGE">SVGA3D_DEVCAP_ALPHATOCOVERAGE</dfn>                   = <var>72</var>,</td></tr>
<tr><th id="168">168</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SUPERSAMPLE" title='SVGA3D_DEVCAP_SUPERSAMPLE' data-ref="SVGA3D_DEVCAP_SUPERSAMPLE">SVGA3D_DEVCAP_SUPERSAMPLE</dfn>                       = <var>73</var>,</td></tr>
<tr><th id="169">169</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_AUTOGENMIPMAPS" title='SVGA3D_DEVCAP_AUTOGENMIPMAPS' data-ref="SVGA3D_DEVCAP_AUTOGENMIPMAPS">SVGA3D_DEVCAP_AUTOGENMIPMAPS</dfn>                    = <var>74</var>,</td></tr>
<tr><th id="170">170</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_NV12" title='SVGA3D_DEVCAP_SURFACEFMT_NV12' data-ref="SVGA3D_DEVCAP_SURFACEFMT_NV12">SVGA3D_DEVCAP_SURFACEFMT_NV12</dfn>                   = <var>75</var>,</td></tr>
<tr><th id="171">171</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_AYUV" title='SVGA3D_DEVCAP_SURFACEFMT_AYUV' data-ref="SVGA3D_DEVCAP_SURFACEFMT_AYUV">SVGA3D_DEVCAP_SURFACEFMT_AYUV</dfn>                   = <var>76</var>,</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>   <i>/*</i></td></tr>
<tr><th id="174">174</th><td><i>    * This is the maximum number of SVGA context IDs that the guest</i></td></tr>
<tr><th id="175">175</th><td><i>    * can define using SVGA_3D_CMD_CONTEXT_DEFINE.</i></td></tr>
<tr><th id="176">176</th><td><i>    */</i></td></tr>
<tr><th id="177">177</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_CONTEXT_IDS" title='SVGA3D_DEVCAP_MAX_CONTEXT_IDS' data-ref="SVGA3D_DEVCAP_MAX_CONTEXT_IDS">SVGA3D_DEVCAP_MAX_CONTEXT_IDS</dfn>                   = <var>77</var>,</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>   <i>/*</i></td></tr>
<tr><th id="180">180</th><td><i>    * This is the maximum number of SVGA surface IDs that the guest</i></td></tr>
<tr><th id="181">181</th><td><i>    * can define using SVGA_3D_CMD_SURFACE_DEFINE*.</i></td></tr>
<tr><th id="182">182</th><td><i>    */</i></td></tr>
<tr><th id="183">183</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_SURFACE_IDS" title='SVGA3D_DEVCAP_MAX_SURFACE_IDS' data-ref="SVGA3D_DEVCAP_MAX_SURFACE_IDS">SVGA3D_DEVCAP_MAX_SURFACE_IDS</dfn>                   = <var>78</var>,</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_Z_DF16" title='SVGA3D_DEVCAP_SURFACEFMT_Z_DF16' data-ref="SVGA3D_DEVCAP_SURFACEFMT_Z_DF16">SVGA3D_DEVCAP_SURFACEFMT_Z_DF16</dfn>                 = <var>79</var>,</td></tr>
<tr><th id="186">186</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_Z_DF24" title='SVGA3D_DEVCAP_SURFACEFMT_Z_DF24' data-ref="SVGA3D_DEVCAP_SURFACEFMT_Z_DF24">SVGA3D_DEVCAP_SURFACEFMT_Z_DF24</dfn>                 = <var>80</var>,</td></tr>
<tr><th id="187">187</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT" title='SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT' data-ref="SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT">SVGA3D_DEVCAP_SURFACEFMT_Z_D24S8_INT</dfn>            = <var>81</var>,</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_ATI1" title='SVGA3D_DEVCAP_SURFACEFMT_ATI1' data-ref="SVGA3D_DEVCAP_SURFACEFMT_ATI1">SVGA3D_DEVCAP_SURFACEFMT_ATI1</dfn>                   = <var>82</var>,</td></tr>
<tr><th id="190">190</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_ATI2" title='SVGA3D_DEVCAP_SURFACEFMT_ATI2' data-ref="SVGA3D_DEVCAP_SURFACEFMT_ATI2">SVGA3D_DEVCAP_SURFACEFMT_ATI2</dfn>                   = <var>83</var>,</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>   <i>/*</i></td></tr>
<tr><th id="193">193</th><td><i>    * Deprecated.</i></td></tr>
<tr><th id="194">194</th><td><i>    */</i></td></tr>
<tr><th id="195">195</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DEAD1" title='SVGA3D_DEVCAP_DEAD1' data-ref="SVGA3D_DEVCAP_DEAD1">SVGA3D_DEVCAP_DEAD1</dfn>                             = <var>84</var>,</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>   <i>/*</i></td></tr>
<tr><th id="198">198</th><td><i>    * This contains several SVGA_3D_CAPS_VIDEO_DECODE elements</i></td></tr>
<tr><th id="199">199</th><td><i>    * ored together, one for every type of video decoding supported.</i></td></tr>
<tr><th id="200">200</th><td><i>    */</i></td></tr>
<tr><th id="201">201</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_VIDEO_DECODE" title='SVGA3D_DEVCAP_VIDEO_DECODE' data-ref="SVGA3D_DEVCAP_VIDEO_DECODE">SVGA3D_DEVCAP_VIDEO_DECODE</dfn>                      = <var>85</var>,</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>   <i>/*</i></td></tr>
<tr><th id="204">204</th><td><i>    * This contains several SVGA_3D_CAPS_VIDEO_PROCESS elements</i></td></tr>
<tr><th id="205">205</th><td><i>    * ored together, one for every type of video processing supported.</i></td></tr>
<tr><th id="206">206</th><td><i>    */</i></td></tr>
<tr><th id="207">207</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_VIDEO_PROCESS" title='SVGA3D_DEVCAP_VIDEO_PROCESS' data-ref="SVGA3D_DEVCAP_VIDEO_PROCESS">SVGA3D_DEVCAP_VIDEO_PROCESS</dfn>                     = <var>86</var>,</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_LINE_AA" title='SVGA3D_DEVCAP_LINE_AA' data-ref="SVGA3D_DEVCAP_LINE_AA">SVGA3D_DEVCAP_LINE_AA</dfn>                           = <var>87</var>,  <i>/* boolean */</i></td></tr>
<tr><th id="210">210</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_LINE_STIPPLE" title='SVGA3D_DEVCAP_LINE_STIPPLE' data-ref="SVGA3D_DEVCAP_LINE_STIPPLE">SVGA3D_DEVCAP_LINE_STIPPLE</dfn>                      = <var>88</var>,  <i>/* boolean */</i></td></tr>
<tr><th id="211">211</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_LINE_WIDTH" title='SVGA3D_DEVCAP_MAX_LINE_WIDTH' data-ref="SVGA3D_DEVCAP_MAX_LINE_WIDTH">SVGA3D_DEVCAP_MAX_LINE_WIDTH</dfn>                    = <var>89</var>,  <i>/* float */</i></td></tr>
<tr><th id="212">212</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_AA_LINE_WIDTH" title='SVGA3D_DEVCAP_MAX_AA_LINE_WIDTH' data-ref="SVGA3D_DEVCAP_MAX_AA_LINE_WIDTH">SVGA3D_DEVCAP_MAX_AA_LINE_WIDTH</dfn>                 = <var>90</var>,  <i>/* float */</i></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_SURFACEFMT_YV12" title='SVGA3D_DEVCAP_SURFACEFMT_YV12' data-ref="SVGA3D_DEVCAP_SURFACEFMT_YV12">SVGA3D_DEVCAP_SURFACEFMT_YV12</dfn>                   = <var>91</var>,</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>   <i>/*</i></td></tr>
<tr><th id="217">217</th><td><i>    * Does the host support the SVGA logic ops commands?</i></td></tr>
<tr><th id="218">218</th><td><i>    */</i></td></tr>
<tr><th id="219">219</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_LOGICOPS" title='SVGA3D_DEVCAP_LOGICOPS' data-ref="SVGA3D_DEVCAP_LOGICOPS">SVGA3D_DEVCAP_LOGICOPS</dfn>                          = <var>92</var>,</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>   <i>/*</i></td></tr>
<tr><th id="222">222</th><td><i>    * Are TS_CONSTANT, TS_COLOR_KEY, and TS_COLOR_KEY_ENABLE supported?</i></td></tr>
<tr><th id="223">223</th><td><i>    */</i></td></tr>
<tr><th id="224">224</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_TS_COLOR_KEY" title='SVGA3D_DEVCAP_TS_COLOR_KEY' data-ref="SVGA3D_DEVCAP_TS_COLOR_KEY">SVGA3D_DEVCAP_TS_COLOR_KEY</dfn>                      = <var>93</var>, <i>/* boolean */</i></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>   <i>/*</i></td></tr>
<tr><th id="227">227</th><td><i>    * Deprecated.</i></td></tr>
<tr><th id="228">228</th><td><i>    */</i></td></tr>
<tr><th id="229">229</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DEAD2" title='SVGA3D_DEVCAP_DEAD2' data-ref="SVGA3D_DEVCAP_DEAD2">SVGA3D_DEVCAP_DEAD2</dfn>                             = <var>94</var>,</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>   <i>/*</i></td></tr>
<tr><th id="232">232</th><td><i>    * Does the device support the DX commands?</i></td></tr>
<tr><th id="233">233</th><td><i>    */</i></td></tr>
<tr><th id="234">234</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DX" title='SVGA3D_DEVCAP_DX' data-ref="SVGA3D_DEVCAP_DX">SVGA3D_DEVCAP_DX</dfn>                                = <var>95</var>,</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>   <i>/*</i></td></tr>
<tr><th id="237">237</th><td><i>    * What is the maximum size of a texture array?</i></td></tr>
<tr><th id="238">238</th><td><i>    *</i></td></tr>
<tr><th id="239">239</th><td><i>    * (Even if this cap is zero, cubemaps are still allowed.)</i></td></tr>
<tr><th id="240">240</th><td><i>    */</i></td></tr>
<tr><th id="241">241</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX_TEXTURE_ARRAY_SIZE" title='SVGA3D_DEVCAP_MAX_TEXTURE_ARRAY_SIZE' data-ref="SVGA3D_DEVCAP_MAX_TEXTURE_ARRAY_SIZE">SVGA3D_DEVCAP_MAX_TEXTURE_ARRAY_SIZE</dfn>            = <var>96</var>,</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>   <i>/*</i></td></tr>
<tr><th id="244">244</th><td><i>    * What is the maximum number of vertex buffers that can</i></td></tr>
<tr><th id="245">245</th><td><i>    * be used in the DXContext inputAssembly?</i></td></tr>
<tr><th id="246">246</th><td><i>    */</i></td></tr>
<tr><th id="247">247</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DX_MAX_VERTEXBUFFERS" title='SVGA3D_DEVCAP_DX_MAX_VERTEXBUFFERS' data-ref="SVGA3D_DEVCAP_DX_MAX_VERTEXBUFFERS">SVGA3D_DEVCAP_DX_MAX_VERTEXBUFFERS</dfn>              = <var>97</var>,</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>   <i>/*</i></td></tr>
<tr><th id="250">250</th><td><i>    * What is the maximum number of constant buffers</i></td></tr>
<tr><th id="251">251</th><td><i>    * that can be expected to work correctly with a</i></td></tr>
<tr><th id="252">252</th><td><i>    * DX context?</i></td></tr>
<tr><th id="253">253</th><td><i>    */</i></td></tr>
<tr><th id="254">254</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DX_MAX_CONSTANT_BUFFERS" title='SVGA3D_DEVCAP_DX_MAX_CONSTANT_BUFFERS' data-ref="SVGA3D_DEVCAP_DX_MAX_CONSTANT_BUFFERS">SVGA3D_DEVCAP_DX_MAX_CONSTANT_BUFFERS</dfn>           = <var>98</var>,</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>   <i>/*</i></td></tr>
<tr><th id="257">257</th><td><i>    * Does the device support provoking vertex control?</i></td></tr>
<tr><th id="258">258</th><td><i>    * If zero, the first vertex will always be the provoking vertex.</i></td></tr>
<tr><th id="259">259</th><td><i>    */</i></td></tr>
<tr><th id="260">260</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DX_PROVOKING_VERTEX" title='SVGA3D_DEVCAP_DX_PROVOKING_VERTEX' data-ref="SVGA3D_DEVCAP_DX_PROVOKING_VERTEX">SVGA3D_DEVCAP_DX_PROVOKING_VERTEX</dfn>               = <var>99</var>,</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_X8R8G8B8" title='SVGA3D_DEVCAP_DXFMT_X8R8G8B8' data-ref="SVGA3D_DEVCAP_DXFMT_X8R8G8B8">SVGA3D_DEVCAP_DXFMT_X8R8G8B8</dfn>                    = <var>100</var>,</td></tr>
<tr><th id="263">263</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_A8R8G8B8" title='SVGA3D_DEVCAP_DXFMT_A8R8G8B8' data-ref="SVGA3D_DEVCAP_DXFMT_A8R8G8B8">SVGA3D_DEVCAP_DXFMT_A8R8G8B8</dfn>                    = <var>101</var>,</td></tr>
<tr><th id="264">264</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R5G6B5" title='SVGA3D_DEVCAP_DXFMT_R5G6B5' data-ref="SVGA3D_DEVCAP_DXFMT_R5G6B5">SVGA3D_DEVCAP_DXFMT_R5G6B5</dfn>                      = <var>102</var>,</td></tr>
<tr><th id="265">265</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_X1R5G5B5" title='SVGA3D_DEVCAP_DXFMT_X1R5G5B5' data-ref="SVGA3D_DEVCAP_DXFMT_X1R5G5B5">SVGA3D_DEVCAP_DXFMT_X1R5G5B5</dfn>                    = <var>103</var>,</td></tr>
<tr><th id="266">266</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_A1R5G5B5" title='SVGA3D_DEVCAP_DXFMT_A1R5G5B5' data-ref="SVGA3D_DEVCAP_DXFMT_A1R5G5B5">SVGA3D_DEVCAP_DXFMT_A1R5G5B5</dfn>                    = <var>104</var>,</td></tr>
<tr><th id="267">267</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_A4R4G4B4" title='SVGA3D_DEVCAP_DXFMT_A4R4G4B4' data-ref="SVGA3D_DEVCAP_DXFMT_A4R4G4B4">SVGA3D_DEVCAP_DXFMT_A4R4G4B4</dfn>                    = <var>105</var>,</td></tr>
<tr><th id="268">268</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_D32" title='SVGA3D_DEVCAP_DXFMT_Z_D32' data-ref="SVGA3D_DEVCAP_DXFMT_Z_D32">SVGA3D_DEVCAP_DXFMT_Z_D32</dfn>                       = <var>106</var>,</td></tr>
<tr><th id="269">269</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_D16" title='SVGA3D_DEVCAP_DXFMT_Z_D16' data-ref="SVGA3D_DEVCAP_DXFMT_Z_D16">SVGA3D_DEVCAP_DXFMT_Z_D16</dfn>                       = <var>107</var>,</td></tr>
<tr><th id="270">270</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_D24S8" title='SVGA3D_DEVCAP_DXFMT_Z_D24S8' data-ref="SVGA3D_DEVCAP_DXFMT_Z_D24S8">SVGA3D_DEVCAP_DXFMT_Z_D24S8</dfn>                     = <var>108</var>,</td></tr>
<tr><th id="271">271</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_D15S1" title='SVGA3D_DEVCAP_DXFMT_Z_D15S1' data-ref="SVGA3D_DEVCAP_DXFMT_Z_D15S1">SVGA3D_DEVCAP_DXFMT_Z_D15S1</dfn>                     = <var>109</var>,</td></tr>
<tr><th id="272">272</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_LUMINANCE8" title='SVGA3D_DEVCAP_DXFMT_LUMINANCE8' data-ref="SVGA3D_DEVCAP_DXFMT_LUMINANCE8">SVGA3D_DEVCAP_DXFMT_LUMINANCE8</dfn>                  = <var>110</var>,</td></tr>
<tr><th id="273">273</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_LUMINANCE4_ALPHA4" title='SVGA3D_DEVCAP_DXFMT_LUMINANCE4_ALPHA4' data-ref="SVGA3D_DEVCAP_DXFMT_LUMINANCE4_ALPHA4">SVGA3D_DEVCAP_DXFMT_LUMINANCE4_ALPHA4</dfn>           = <var>111</var>,</td></tr>
<tr><th id="274">274</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_LUMINANCE16" title='SVGA3D_DEVCAP_DXFMT_LUMINANCE16' data-ref="SVGA3D_DEVCAP_DXFMT_LUMINANCE16">SVGA3D_DEVCAP_DXFMT_LUMINANCE16</dfn>                 = <var>112</var>,</td></tr>
<tr><th id="275">275</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_LUMINANCE8_ALPHA8" title='SVGA3D_DEVCAP_DXFMT_LUMINANCE8_ALPHA8' data-ref="SVGA3D_DEVCAP_DXFMT_LUMINANCE8_ALPHA8">SVGA3D_DEVCAP_DXFMT_LUMINANCE8_ALPHA8</dfn>           = <var>113</var>,</td></tr>
<tr><th id="276">276</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_DXT1" title='SVGA3D_DEVCAP_DXFMT_DXT1' data-ref="SVGA3D_DEVCAP_DXFMT_DXT1">SVGA3D_DEVCAP_DXFMT_DXT1</dfn>                        = <var>114</var>,</td></tr>
<tr><th id="277">277</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_DXT2" title='SVGA3D_DEVCAP_DXFMT_DXT2' data-ref="SVGA3D_DEVCAP_DXFMT_DXT2">SVGA3D_DEVCAP_DXFMT_DXT2</dfn>                        = <var>115</var>,</td></tr>
<tr><th id="278">278</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_DXT3" title='SVGA3D_DEVCAP_DXFMT_DXT3' data-ref="SVGA3D_DEVCAP_DXFMT_DXT3">SVGA3D_DEVCAP_DXFMT_DXT3</dfn>                        = <var>116</var>,</td></tr>
<tr><th id="279">279</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_DXT4" title='SVGA3D_DEVCAP_DXFMT_DXT4' data-ref="SVGA3D_DEVCAP_DXFMT_DXT4">SVGA3D_DEVCAP_DXFMT_DXT4</dfn>                        = <var>117</var>,</td></tr>
<tr><th id="280">280</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_DXT5" title='SVGA3D_DEVCAP_DXFMT_DXT5' data-ref="SVGA3D_DEVCAP_DXFMT_DXT5">SVGA3D_DEVCAP_DXFMT_DXT5</dfn>                        = <var>118</var>,</td></tr>
<tr><th id="281">281</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BUMPU8V8" title='SVGA3D_DEVCAP_DXFMT_BUMPU8V8' data-ref="SVGA3D_DEVCAP_DXFMT_BUMPU8V8">SVGA3D_DEVCAP_DXFMT_BUMPU8V8</dfn>                    = <var>119</var>,</td></tr>
<tr><th id="282">282</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BUMPL6V5U5" title='SVGA3D_DEVCAP_DXFMT_BUMPL6V5U5' data-ref="SVGA3D_DEVCAP_DXFMT_BUMPL6V5U5">SVGA3D_DEVCAP_DXFMT_BUMPL6V5U5</dfn>                  = <var>120</var>,</td></tr>
<tr><th id="283">283</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BUMPX8L8V8U8" title='SVGA3D_DEVCAP_DXFMT_BUMPX8L8V8U8' data-ref="SVGA3D_DEVCAP_DXFMT_BUMPX8L8V8U8">SVGA3D_DEVCAP_DXFMT_BUMPX8L8V8U8</dfn>                = <var>121</var>,</td></tr>
<tr><th id="284">284</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BUMPL8V8U8" title='SVGA3D_DEVCAP_DXFMT_BUMPL8V8U8' data-ref="SVGA3D_DEVCAP_DXFMT_BUMPL8V8U8">SVGA3D_DEVCAP_DXFMT_BUMPL8V8U8</dfn>                  = <var>122</var>,</td></tr>
<tr><th id="285">285</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_ARGB_S10E5" title='SVGA3D_DEVCAP_DXFMT_ARGB_S10E5' data-ref="SVGA3D_DEVCAP_DXFMT_ARGB_S10E5">SVGA3D_DEVCAP_DXFMT_ARGB_S10E5</dfn>                  = <var>123</var>,</td></tr>
<tr><th id="286">286</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_ARGB_S23E8" title='SVGA3D_DEVCAP_DXFMT_ARGB_S23E8' data-ref="SVGA3D_DEVCAP_DXFMT_ARGB_S23E8">SVGA3D_DEVCAP_DXFMT_ARGB_S23E8</dfn>                  = <var>124</var>,</td></tr>
<tr><th id="287">287</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_A2R10G10B10" title='SVGA3D_DEVCAP_DXFMT_A2R10G10B10' data-ref="SVGA3D_DEVCAP_DXFMT_A2R10G10B10">SVGA3D_DEVCAP_DXFMT_A2R10G10B10</dfn>                 = <var>125</var>,</td></tr>
<tr><th id="288">288</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_V8U8" title='SVGA3D_DEVCAP_DXFMT_V8U8' data-ref="SVGA3D_DEVCAP_DXFMT_V8U8">SVGA3D_DEVCAP_DXFMT_V8U8</dfn>                        = <var>126</var>,</td></tr>
<tr><th id="289">289</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Q8W8V8U8" title='SVGA3D_DEVCAP_DXFMT_Q8W8V8U8' data-ref="SVGA3D_DEVCAP_DXFMT_Q8W8V8U8">SVGA3D_DEVCAP_DXFMT_Q8W8V8U8</dfn>                    = <var>127</var>,</td></tr>
<tr><th id="290">290</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_CxV8U8" title='SVGA3D_DEVCAP_DXFMT_CxV8U8' data-ref="SVGA3D_DEVCAP_DXFMT_CxV8U8">SVGA3D_DEVCAP_DXFMT_CxV8U8</dfn>                      = <var>128</var>,</td></tr>
<tr><th id="291">291</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_X8L8V8U8" title='SVGA3D_DEVCAP_DXFMT_X8L8V8U8' data-ref="SVGA3D_DEVCAP_DXFMT_X8L8V8U8">SVGA3D_DEVCAP_DXFMT_X8L8V8U8</dfn>                    = <var>129</var>,</td></tr>
<tr><th id="292">292</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_A2W10V10U10" title='SVGA3D_DEVCAP_DXFMT_A2W10V10U10' data-ref="SVGA3D_DEVCAP_DXFMT_A2W10V10U10">SVGA3D_DEVCAP_DXFMT_A2W10V10U10</dfn>                 = <var>130</var>,</td></tr>
<tr><th id="293">293</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_ALPHA8" title='SVGA3D_DEVCAP_DXFMT_ALPHA8' data-ref="SVGA3D_DEVCAP_DXFMT_ALPHA8">SVGA3D_DEVCAP_DXFMT_ALPHA8</dfn>                      = <var>131</var>,</td></tr>
<tr><th id="294">294</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R_S10E5" title='SVGA3D_DEVCAP_DXFMT_R_S10E5' data-ref="SVGA3D_DEVCAP_DXFMT_R_S10E5">SVGA3D_DEVCAP_DXFMT_R_S10E5</dfn>                     = <var>132</var>,</td></tr>
<tr><th id="295">295</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R_S23E8" title='SVGA3D_DEVCAP_DXFMT_R_S23E8' data-ref="SVGA3D_DEVCAP_DXFMT_R_S23E8">SVGA3D_DEVCAP_DXFMT_R_S23E8</dfn>                     = <var>133</var>,</td></tr>
<tr><th id="296">296</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_RG_S10E5" title='SVGA3D_DEVCAP_DXFMT_RG_S10E5' data-ref="SVGA3D_DEVCAP_DXFMT_RG_S10E5">SVGA3D_DEVCAP_DXFMT_RG_S10E5</dfn>                    = <var>134</var>,</td></tr>
<tr><th id="297">297</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_RG_S23E8" title='SVGA3D_DEVCAP_DXFMT_RG_S23E8' data-ref="SVGA3D_DEVCAP_DXFMT_RG_S23E8">SVGA3D_DEVCAP_DXFMT_RG_S23E8</dfn>                    = <var>135</var>,</td></tr>
<tr><th id="298">298</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BUFFER" title='SVGA3D_DEVCAP_DXFMT_BUFFER' data-ref="SVGA3D_DEVCAP_DXFMT_BUFFER">SVGA3D_DEVCAP_DXFMT_BUFFER</dfn>                      = <var>136</var>,</td></tr>
<tr><th id="299">299</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_D24X8" title='SVGA3D_DEVCAP_DXFMT_Z_D24X8' data-ref="SVGA3D_DEVCAP_DXFMT_Z_D24X8">SVGA3D_DEVCAP_DXFMT_Z_D24X8</dfn>                     = <var>137</var>,</td></tr>
<tr><th id="300">300</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_V16U16" title='SVGA3D_DEVCAP_DXFMT_V16U16' data-ref="SVGA3D_DEVCAP_DXFMT_V16U16">SVGA3D_DEVCAP_DXFMT_V16U16</dfn>                      = <var>138</var>,</td></tr>
<tr><th id="301">301</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_G16R16" title='SVGA3D_DEVCAP_DXFMT_G16R16' data-ref="SVGA3D_DEVCAP_DXFMT_G16R16">SVGA3D_DEVCAP_DXFMT_G16R16</dfn>                      = <var>139</var>,</td></tr>
<tr><th id="302">302</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_A16B16G16R16" title='SVGA3D_DEVCAP_DXFMT_A16B16G16R16' data-ref="SVGA3D_DEVCAP_DXFMT_A16B16G16R16">SVGA3D_DEVCAP_DXFMT_A16B16G16R16</dfn>                = <var>140</var>,</td></tr>
<tr><th id="303">303</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_UYVY" title='SVGA3D_DEVCAP_DXFMT_UYVY' data-ref="SVGA3D_DEVCAP_DXFMT_UYVY">SVGA3D_DEVCAP_DXFMT_UYVY</dfn>                        = <var>141</var>,</td></tr>
<tr><th id="304">304</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_YUY2" title='SVGA3D_DEVCAP_DXFMT_YUY2' data-ref="SVGA3D_DEVCAP_DXFMT_YUY2">SVGA3D_DEVCAP_DXFMT_YUY2</dfn>                        = <var>142</var>,</td></tr>
<tr><th id="305">305</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_NV12" title='SVGA3D_DEVCAP_DXFMT_NV12' data-ref="SVGA3D_DEVCAP_DXFMT_NV12">SVGA3D_DEVCAP_DXFMT_NV12</dfn>                        = <var>143</var>,</td></tr>
<tr><th id="306">306</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_AYUV" title='SVGA3D_DEVCAP_DXFMT_AYUV' data-ref="SVGA3D_DEVCAP_DXFMT_AYUV">SVGA3D_DEVCAP_DXFMT_AYUV</dfn>                        = <var>144</var>,</td></tr>
<tr><th id="307">307</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R32G32B32A32_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_TYPELESS">SVGA3D_DEVCAP_DXFMT_R32G32B32A32_TYPELESS</dfn>       = <var>145</var>,</td></tr>
<tr><th id="308">308</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_UINT" title='SVGA3D_DEVCAP_DXFMT_R32G32B32A32_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_UINT">SVGA3D_DEVCAP_DXFMT_R32G32B32A32_UINT</dfn>           = <var>146</var>,</td></tr>
<tr><th id="309">309</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_SINT" title='SVGA3D_DEVCAP_DXFMT_R32G32B32A32_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_SINT">SVGA3D_DEVCAP_DXFMT_R32G32B32A32_SINT</dfn>           = <var>147</var>,</td></tr>
<tr><th id="310">310</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R32G32B32_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32_TYPELESS">SVGA3D_DEVCAP_DXFMT_R32G32B32_TYPELESS</dfn>          = <var>148</var>,</td></tr>
<tr><th id="311">311</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R32G32B32_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32_FLOAT">SVGA3D_DEVCAP_DXFMT_R32G32B32_FLOAT</dfn>             = <var>149</var>,</td></tr>
<tr><th id="312">312</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32_UINT" title='SVGA3D_DEVCAP_DXFMT_R32G32B32_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32_UINT">SVGA3D_DEVCAP_DXFMT_R32G32B32_UINT</dfn>              = <var>150</var>,</td></tr>
<tr><th id="313">313</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32_SINT" title='SVGA3D_DEVCAP_DXFMT_R32G32B32_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32_SINT">SVGA3D_DEVCAP_DXFMT_R32G32B32_SINT</dfn>              = <var>151</var>,</td></tr>
<tr><th id="314">314</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R16G16B16A16_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_TYPELESS">SVGA3D_DEVCAP_DXFMT_R16G16B16A16_TYPELESS</dfn>       = <var>152</var>,</td></tr>
<tr><th id="315">315</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UINT" title='SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UINT">SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UINT</dfn>           = <var>153</var>,</td></tr>
<tr><th id="316">316</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SNORM" title='SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SNORM">SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SNORM</dfn>          = <var>154</var>,</td></tr>
<tr><th id="317">317</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SINT" title='SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SINT">SVGA3D_DEVCAP_DXFMT_R16G16B16A16_SINT</dfn>           = <var>155</var>,</td></tr>
<tr><th id="318">318</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R32G32_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32_TYPELESS">SVGA3D_DEVCAP_DXFMT_R32G32_TYPELESS</dfn>             = <var>156</var>,</td></tr>
<tr><th id="319">319</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32_UINT" title='SVGA3D_DEVCAP_DXFMT_R32G32_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32_UINT">SVGA3D_DEVCAP_DXFMT_R32G32_UINT</dfn>                 = <var>157</var>,</td></tr>
<tr><th id="320">320</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32_SINT" title='SVGA3D_DEVCAP_DXFMT_R32G32_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32_SINT">SVGA3D_DEVCAP_DXFMT_R32G32_SINT</dfn>                 = <var>158</var>,</td></tr>
<tr><th id="321">321</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G8X24_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R32G8X24_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R32G8X24_TYPELESS">SVGA3D_DEVCAP_DXFMT_R32G8X24_TYPELESS</dfn>           = <var>159</var>,</td></tr>
<tr><th id="322">322</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_D32_FLOAT_S8X24_UINT" title='SVGA3D_DEVCAP_DXFMT_D32_FLOAT_S8X24_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_D32_FLOAT_S8X24_UINT">SVGA3D_DEVCAP_DXFMT_D32_FLOAT_S8X24_UINT</dfn>        = <var>160</var>,</td></tr>
<tr><th id="323">323</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32_FLOAT_X8X24_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R32_FLOAT_X8X24_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R32_FLOAT_X8X24_TYPELESS">SVGA3D_DEVCAP_DXFMT_R32_FLOAT_X8X24_TYPELESS</dfn>    = <var>161</var>,</td></tr>
<tr><th id="324">324</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_X32_TYPELESS_G8X24_UINT" title='SVGA3D_DEVCAP_DXFMT_X32_TYPELESS_G8X24_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_X32_TYPELESS_G8X24_UINT">SVGA3D_DEVCAP_DXFMT_X32_TYPELESS_G8X24_UINT</dfn>     = <var>162</var>,</td></tr>
<tr><th id="325">325</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R10G10B10A2_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R10G10B10A2_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R10G10B10A2_TYPELESS">SVGA3D_DEVCAP_DXFMT_R10G10B10A2_TYPELESS</dfn>        = <var>163</var>,</td></tr>
<tr><th id="326">326</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UINT" title='SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UINT">SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UINT</dfn>            = <var>164</var>,</td></tr>
<tr><th id="327">327</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R11G11B10_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R11G11B10_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R11G11B10_FLOAT">SVGA3D_DEVCAP_DXFMT_R11G11B10_FLOAT</dfn>             = <var>165</var>,</td></tr>
<tr><th id="328">328</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R8G8B8A8_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_TYPELESS">SVGA3D_DEVCAP_DXFMT_R8G8B8A8_TYPELESS</dfn>           = <var>166</var>,</td></tr>
<tr><th id="329">329</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM" title='SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM">SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM</dfn>              = <var>167</var>,</td></tr>
<tr><th id="330">330</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM_SRGB" title='SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM_SRGB' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM_SRGB">SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UNORM_SRGB</dfn>         = <var>168</var>,</td></tr>
<tr><th id="331">331</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UINT" title='SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UINT">SVGA3D_DEVCAP_DXFMT_R8G8B8A8_UINT</dfn>               = <var>169</var>,</td></tr>
<tr><th id="332">332</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SINT" title='SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SINT">SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SINT</dfn>               = <var>170</var>,</td></tr>
<tr><th id="333">333</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R16G16_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16_TYPELESS">SVGA3D_DEVCAP_DXFMT_R16G16_TYPELESS</dfn>             = <var>171</var>,</td></tr>
<tr><th id="334">334</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16_UINT" title='SVGA3D_DEVCAP_DXFMT_R16G16_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16_UINT">SVGA3D_DEVCAP_DXFMT_R16G16_UINT</dfn>                 = <var>172</var>,</td></tr>
<tr><th id="335">335</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16_SINT" title='SVGA3D_DEVCAP_DXFMT_R16G16_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16_SINT">SVGA3D_DEVCAP_DXFMT_R16G16_SINT</dfn>                 = <var>173</var>,</td></tr>
<tr><th id="336">336</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R32_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R32_TYPELESS">SVGA3D_DEVCAP_DXFMT_R32_TYPELESS</dfn>                = <var>174</var>,</td></tr>
<tr><th id="337">337</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_D32_FLOAT" title='SVGA3D_DEVCAP_DXFMT_D32_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_D32_FLOAT">SVGA3D_DEVCAP_DXFMT_D32_FLOAT</dfn>                   = <var>175</var>,</td></tr>
<tr><th id="338">338</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32_UINT" title='SVGA3D_DEVCAP_DXFMT_R32_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32_UINT">SVGA3D_DEVCAP_DXFMT_R32_UINT</dfn>                    = <var>176</var>,</td></tr>
<tr><th id="339">339</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32_SINT" title='SVGA3D_DEVCAP_DXFMT_R32_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R32_SINT">SVGA3D_DEVCAP_DXFMT_R32_SINT</dfn>                    = <var>177</var>,</td></tr>
<tr><th id="340">340</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R24G8_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R24G8_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R24G8_TYPELESS">SVGA3D_DEVCAP_DXFMT_R24G8_TYPELESS</dfn>              = <var>178</var>,</td></tr>
<tr><th id="341">341</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_D24_UNORM_S8_UINT" title='SVGA3D_DEVCAP_DXFMT_D24_UNORM_S8_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_D24_UNORM_S8_UINT">SVGA3D_DEVCAP_DXFMT_D24_UNORM_S8_UINT</dfn>           = <var>179</var>,</td></tr>
<tr><th id="342">342</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R24_UNORM_X8_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R24_UNORM_X8_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R24_UNORM_X8_TYPELESS">SVGA3D_DEVCAP_DXFMT_R24_UNORM_X8_TYPELESS</dfn>       = <var>180</var>,</td></tr>
<tr><th id="343">343</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_X24_TYPELESS_G8_UINT" title='SVGA3D_DEVCAP_DXFMT_X24_TYPELESS_G8_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_X24_TYPELESS_G8_UINT">SVGA3D_DEVCAP_DXFMT_X24_TYPELESS_G8_UINT</dfn>        = <var>181</var>,</td></tr>
<tr><th id="344">344</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R8G8_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8_TYPELESS">SVGA3D_DEVCAP_DXFMT_R8G8_TYPELESS</dfn>               = <var>182</var>,</td></tr>
<tr><th id="345">345</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8_UNORM" title='SVGA3D_DEVCAP_DXFMT_R8G8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8_UNORM">SVGA3D_DEVCAP_DXFMT_R8G8_UNORM</dfn>                  = <var>183</var>,</td></tr>
<tr><th id="346">346</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8_UINT" title='SVGA3D_DEVCAP_DXFMT_R8G8_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8_UINT">SVGA3D_DEVCAP_DXFMT_R8G8_UINT</dfn>                   = <var>184</var>,</td></tr>
<tr><th id="347">347</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8_SINT" title='SVGA3D_DEVCAP_DXFMT_R8G8_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8_SINT">SVGA3D_DEVCAP_DXFMT_R8G8_SINT</dfn>                   = <var>185</var>,</td></tr>
<tr><th id="348">348</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R16_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R16_TYPELESS">SVGA3D_DEVCAP_DXFMT_R16_TYPELESS</dfn>                = <var>186</var>,</td></tr>
<tr><th id="349">349</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16_UNORM" title='SVGA3D_DEVCAP_DXFMT_R16_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R16_UNORM">SVGA3D_DEVCAP_DXFMT_R16_UNORM</dfn>                   = <var>187</var>,</td></tr>
<tr><th id="350">350</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16_UINT" title='SVGA3D_DEVCAP_DXFMT_R16_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R16_UINT">SVGA3D_DEVCAP_DXFMT_R16_UINT</dfn>                    = <var>188</var>,</td></tr>
<tr><th id="351">351</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16_SNORM" title='SVGA3D_DEVCAP_DXFMT_R16_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R16_SNORM">SVGA3D_DEVCAP_DXFMT_R16_SNORM</dfn>                   = <var>189</var>,</td></tr>
<tr><th id="352">352</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16_SINT" title='SVGA3D_DEVCAP_DXFMT_R16_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R16_SINT">SVGA3D_DEVCAP_DXFMT_R16_SINT</dfn>                    = <var>190</var>,</td></tr>
<tr><th id="353">353</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_R8_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_R8_TYPELESS">SVGA3D_DEVCAP_DXFMT_R8_TYPELESS</dfn>                 = <var>191</var>,</td></tr>
<tr><th id="354">354</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8_UNORM" title='SVGA3D_DEVCAP_DXFMT_R8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R8_UNORM">SVGA3D_DEVCAP_DXFMT_R8_UNORM</dfn>                    = <var>192</var>,</td></tr>
<tr><th id="355">355</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8_UINT" title='SVGA3D_DEVCAP_DXFMT_R8_UINT' data-ref="SVGA3D_DEVCAP_DXFMT_R8_UINT">SVGA3D_DEVCAP_DXFMT_R8_UINT</dfn>                     = <var>193</var>,</td></tr>
<tr><th id="356">356</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8_SNORM" title='SVGA3D_DEVCAP_DXFMT_R8_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R8_SNORM">SVGA3D_DEVCAP_DXFMT_R8_SNORM</dfn>                    = <var>194</var>,</td></tr>
<tr><th id="357">357</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8_SINT" title='SVGA3D_DEVCAP_DXFMT_R8_SINT' data-ref="SVGA3D_DEVCAP_DXFMT_R8_SINT">SVGA3D_DEVCAP_DXFMT_R8_SINT</dfn>                     = <var>195</var>,</td></tr>
<tr><th id="358">358</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_P8" title='SVGA3D_DEVCAP_DXFMT_P8' data-ref="SVGA3D_DEVCAP_DXFMT_P8">SVGA3D_DEVCAP_DXFMT_P8</dfn>                          = <var>196</var>,</td></tr>
<tr><th id="359">359</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R9G9B9E5_SHAREDEXP" title='SVGA3D_DEVCAP_DXFMT_R9G9B9E5_SHAREDEXP' data-ref="SVGA3D_DEVCAP_DXFMT_R9G9B9E5_SHAREDEXP">SVGA3D_DEVCAP_DXFMT_R9G9B9E5_SHAREDEXP</dfn>          = <var>197</var>,</td></tr>
<tr><th id="360">360</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8_B8G8_UNORM" title='SVGA3D_DEVCAP_DXFMT_R8G8_B8G8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8_B8G8_UNORM">SVGA3D_DEVCAP_DXFMT_R8G8_B8G8_UNORM</dfn>             = <var>198</var>,</td></tr>
<tr><th id="361">361</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_G8R8_G8B8_UNORM" title='SVGA3D_DEVCAP_DXFMT_G8R8_G8B8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_G8R8_G8B8_UNORM">SVGA3D_DEVCAP_DXFMT_G8R8_G8B8_UNORM</dfn>             = <var>199</var>,</td></tr>
<tr><th id="362">362</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC1_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_BC1_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_BC1_TYPELESS">SVGA3D_DEVCAP_DXFMT_BC1_TYPELESS</dfn>                = <var>200</var>,</td></tr>
<tr><th id="363">363</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC1_UNORM_SRGB" title='SVGA3D_DEVCAP_DXFMT_BC1_UNORM_SRGB' data-ref="SVGA3D_DEVCAP_DXFMT_BC1_UNORM_SRGB">SVGA3D_DEVCAP_DXFMT_BC1_UNORM_SRGB</dfn>              = <var>201</var>,</td></tr>
<tr><th id="364">364</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC2_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_BC2_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_BC2_TYPELESS">SVGA3D_DEVCAP_DXFMT_BC2_TYPELESS</dfn>                = <var>202</var>,</td></tr>
<tr><th id="365">365</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC2_UNORM_SRGB" title='SVGA3D_DEVCAP_DXFMT_BC2_UNORM_SRGB' data-ref="SVGA3D_DEVCAP_DXFMT_BC2_UNORM_SRGB">SVGA3D_DEVCAP_DXFMT_BC2_UNORM_SRGB</dfn>              = <var>203</var>,</td></tr>
<tr><th id="366">366</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC3_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_BC3_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_BC3_TYPELESS">SVGA3D_DEVCAP_DXFMT_BC3_TYPELESS</dfn>                = <var>204</var>,</td></tr>
<tr><th id="367">367</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC3_UNORM_SRGB" title='SVGA3D_DEVCAP_DXFMT_BC3_UNORM_SRGB' data-ref="SVGA3D_DEVCAP_DXFMT_BC3_UNORM_SRGB">SVGA3D_DEVCAP_DXFMT_BC3_UNORM_SRGB</dfn>              = <var>205</var>,</td></tr>
<tr><th id="368">368</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC4_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_BC4_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_BC4_TYPELESS">SVGA3D_DEVCAP_DXFMT_BC4_TYPELESS</dfn>                = <var>206</var>,</td></tr>
<tr><th id="369">369</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_ATI1" title='SVGA3D_DEVCAP_DXFMT_ATI1' data-ref="SVGA3D_DEVCAP_DXFMT_ATI1">SVGA3D_DEVCAP_DXFMT_ATI1</dfn>                        = <var>207</var>,</td></tr>
<tr><th id="370">370</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC4_SNORM" title='SVGA3D_DEVCAP_DXFMT_BC4_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_BC4_SNORM">SVGA3D_DEVCAP_DXFMT_BC4_SNORM</dfn>                   = <var>208</var>,</td></tr>
<tr><th id="371">371</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC5_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_BC5_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_BC5_TYPELESS">SVGA3D_DEVCAP_DXFMT_BC5_TYPELESS</dfn>                = <var>209</var>,</td></tr>
<tr><th id="372">372</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_ATI2" title='SVGA3D_DEVCAP_DXFMT_ATI2' data-ref="SVGA3D_DEVCAP_DXFMT_ATI2">SVGA3D_DEVCAP_DXFMT_ATI2</dfn>                        = <var>210</var>,</td></tr>
<tr><th id="373">373</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC5_SNORM" title='SVGA3D_DEVCAP_DXFMT_BC5_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_BC5_SNORM">SVGA3D_DEVCAP_DXFMT_BC5_SNORM</dfn>                   = <var>211</var>,</td></tr>
<tr><th id="374">374</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R10G10B10_XR_BIAS_A2_UNORM" title='SVGA3D_DEVCAP_DXFMT_R10G10B10_XR_BIAS_A2_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R10G10B10_XR_BIAS_A2_UNORM">SVGA3D_DEVCAP_DXFMT_R10G10B10_XR_BIAS_A2_UNORM</dfn>  = <var>212</var>,</td></tr>
<tr><th id="375">375</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B8G8R8A8_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_B8G8R8A8_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_B8G8R8A8_TYPELESS">SVGA3D_DEVCAP_DXFMT_B8G8R8A8_TYPELESS</dfn>           = <var>213</var>,</td></tr>
<tr><th id="376">376</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM_SRGB" title='SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM_SRGB' data-ref="SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM_SRGB">SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM_SRGB</dfn>         = <var>214</var>,</td></tr>
<tr><th id="377">377</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B8G8R8X8_TYPELESS" title='SVGA3D_DEVCAP_DXFMT_B8G8R8X8_TYPELESS' data-ref="SVGA3D_DEVCAP_DXFMT_B8G8R8X8_TYPELESS">SVGA3D_DEVCAP_DXFMT_B8G8R8X8_TYPELESS</dfn>           = <var>215</var>,</td></tr>
<tr><th id="378">378</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM_SRGB" title='SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM_SRGB' data-ref="SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM_SRGB">SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM_SRGB</dfn>         = <var>216</var>,</td></tr>
<tr><th id="379">379</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_DF16" title='SVGA3D_DEVCAP_DXFMT_Z_DF16' data-ref="SVGA3D_DEVCAP_DXFMT_Z_DF16">SVGA3D_DEVCAP_DXFMT_Z_DF16</dfn>                      = <var>217</var>,</td></tr>
<tr><th id="380">380</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_DF24" title='SVGA3D_DEVCAP_DXFMT_Z_DF24' data-ref="SVGA3D_DEVCAP_DXFMT_Z_DF24">SVGA3D_DEVCAP_DXFMT_Z_DF24</dfn>                      = <var>218</var>,</td></tr>
<tr><th id="381">381</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_Z_D24S8_INT" title='SVGA3D_DEVCAP_DXFMT_Z_D24S8_INT' data-ref="SVGA3D_DEVCAP_DXFMT_Z_D24S8_INT">SVGA3D_DEVCAP_DXFMT_Z_D24S8_INT</dfn>                 = <var>219</var>,</td></tr>
<tr><th id="382">382</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_YV12" title='SVGA3D_DEVCAP_DXFMT_YV12' data-ref="SVGA3D_DEVCAP_DXFMT_YV12">SVGA3D_DEVCAP_DXFMT_YV12</dfn>                        = <var>220</var>,</td></tr>
<tr><th id="383">383</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R32G32B32A32_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32B32A32_FLOAT">SVGA3D_DEVCAP_DXFMT_R32G32B32A32_FLOAT</dfn>          = <var>221</var>,</td></tr>
<tr><th id="384">384</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R16G16B16A16_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_FLOAT">SVGA3D_DEVCAP_DXFMT_R16G16B16A16_FLOAT</dfn>          = <var>222</var>,</td></tr>
<tr><th id="385">385</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UNORM" title='SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UNORM">SVGA3D_DEVCAP_DXFMT_R16G16B16A16_UNORM</dfn>          = <var>223</var>,</td></tr>
<tr><th id="386">386</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32G32_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R32G32_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R32G32_FLOAT">SVGA3D_DEVCAP_DXFMT_R32G32_FLOAT</dfn>                = <var>224</var>,</td></tr>
<tr><th id="387">387</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UNORM" title='SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UNORM">SVGA3D_DEVCAP_DXFMT_R10G10B10A2_UNORM</dfn>           = <var>225</var>,</td></tr>
<tr><th id="388">388</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SNORM" title='SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SNORM">SVGA3D_DEVCAP_DXFMT_R8G8B8A8_SNORM</dfn>              = <var>226</var>,</td></tr>
<tr><th id="389">389</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R16G16_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16_FLOAT">SVGA3D_DEVCAP_DXFMT_R16G16_FLOAT</dfn>                = <var>227</var>,</td></tr>
<tr><th id="390">390</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16_UNORM" title='SVGA3D_DEVCAP_DXFMT_R16G16_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16_UNORM">SVGA3D_DEVCAP_DXFMT_R16G16_UNORM</dfn>                = <var>228</var>,</td></tr>
<tr><th id="391">391</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16G16_SNORM" title='SVGA3D_DEVCAP_DXFMT_R16G16_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R16G16_SNORM">SVGA3D_DEVCAP_DXFMT_R16G16_SNORM</dfn>                = <var>229</var>,</td></tr>
<tr><th id="392">392</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R32_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R32_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R32_FLOAT">SVGA3D_DEVCAP_DXFMT_R32_FLOAT</dfn>                   = <var>230</var>,</td></tr>
<tr><th id="393">393</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R8G8_SNORM" title='SVGA3D_DEVCAP_DXFMT_R8G8_SNORM' data-ref="SVGA3D_DEVCAP_DXFMT_R8G8_SNORM">SVGA3D_DEVCAP_DXFMT_R8G8_SNORM</dfn>                  = <var>231</var>,</td></tr>
<tr><th id="394">394</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_R16_FLOAT" title='SVGA3D_DEVCAP_DXFMT_R16_FLOAT' data-ref="SVGA3D_DEVCAP_DXFMT_R16_FLOAT">SVGA3D_DEVCAP_DXFMT_R16_FLOAT</dfn>                   = <var>232</var>,</td></tr>
<tr><th id="395">395</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_D16_UNORM" title='SVGA3D_DEVCAP_DXFMT_D16_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_D16_UNORM">SVGA3D_DEVCAP_DXFMT_D16_UNORM</dfn>                   = <var>233</var>,</td></tr>
<tr><th id="396">396</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_A8_UNORM" title='SVGA3D_DEVCAP_DXFMT_A8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_A8_UNORM">SVGA3D_DEVCAP_DXFMT_A8_UNORM</dfn>                    = <var>234</var>,</td></tr>
<tr><th id="397">397</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC1_UNORM" title='SVGA3D_DEVCAP_DXFMT_BC1_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_BC1_UNORM">SVGA3D_DEVCAP_DXFMT_BC1_UNORM</dfn>                   = <var>235</var>,</td></tr>
<tr><th id="398">398</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC2_UNORM" title='SVGA3D_DEVCAP_DXFMT_BC2_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_BC2_UNORM">SVGA3D_DEVCAP_DXFMT_BC2_UNORM</dfn>                   = <var>236</var>,</td></tr>
<tr><th id="399">399</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC3_UNORM" title='SVGA3D_DEVCAP_DXFMT_BC3_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_BC3_UNORM">SVGA3D_DEVCAP_DXFMT_BC3_UNORM</dfn>                   = <var>237</var>,</td></tr>
<tr><th id="400">400</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B5G6R5_UNORM" title='SVGA3D_DEVCAP_DXFMT_B5G6R5_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_B5G6R5_UNORM">SVGA3D_DEVCAP_DXFMT_B5G6R5_UNORM</dfn>                = <var>238</var>,</td></tr>
<tr><th id="401">401</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B5G5R5A1_UNORM" title='SVGA3D_DEVCAP_DXFMT_B5G5R5A1_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_B5G5R5A1_UNORM">SVGA3D_DEVCAP_DXFMT_B5G5R5A1_UNORM</dfn>              = <var>239</var>,</td></tr>
<tr><th id="402">402</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM" title='SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM">SVGA3D_DEVCAP_DXFMT_B8G8R8A8_UNORM</dfn>              = <var>240</var>,</td></tr>
<tr><th id="403">403</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM" title='SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM">SVGA3D_DEVCAP_DXFMT_B8G8R8X8_UNORM</dfn>              = <var>241</var>,</td></tr>
<tr><th id="404">404</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC4_UNORM" title='SVGA3D_DEVCAP_DXFMT_BC4_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_BC4_UNORM">SVGA3D_DEVCAP_DXFMT_BC4_UNORM</dfn>                   = <var>242</var>,</td></tr>
<tr><th id="405">405</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_DXFMT_BC5_UNORM" title='SVGA3D_DEVCAP_DXFMT_BC5_UNORM' data-ref="SVGA3D_DEVCAP_DXFMT_BC5_UNORM">SVGA3D_DEVCAP_DXFMT_BC5_UNORM</dfn>                   = <var>243</var>,</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>   <dfn class="enum" id="SVGA3D_DEVCAP_MAX" title='SVGA3D_DEVCAP_MAX' data-ref="SVGA3D_DEVCAP_MAX">SVGA3D_DEVCAP_MAX</dfn>                       <i>/* This must be the last index. */</i></td></tr>
<tr><th id="408">408</th><td>} <dfn class="typedef" id="SVGA3dDevCapIndex" title='SVGA3dDevCapIndex' data-type='enum SVGA3dDevCapIndex' data-ref="SVGA3dDevCapIndex">SVGA3dDevCapIndex</dfn>;</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><i>/*</i></td></tr>
<tr><th id="411">411</th><td><i> * Bit definitions for DXFMT devcaps</i></td></tr>
<tr><th id="412">412</th><td><i> *</i></td></tr>
<tr><th id="413">413</th><td><i> *</i></td></tr>
<tr><th id="414">414</th><td><i> * SUPPORTED: Can the format be defined?</i></td></tr>
<tr><th id="415">415</th><td><i> * SHADER_SAMPLE: Can the format be sampled from a shader?</i></td></tr>
<tr><th id="416">416</th><td><i> * COLOR_RENDERTARGET: Can the format be a color render target?</i></td></tr>
<tr><th id="417">417</th><td><i> * DEPTH_RENDERTARGET: Can the format be a depth render target?</i></td></tr>
<tr><th id="418">418</th><td><i> * BLENDABLE: Is the format blendable?</i></td></tr>
<tr><th id="419">419</th><td><i> * MIPS: Does the format support mip levels?</i></td></tr>
<tr><th id="420">420</th><td><i> * ARRAY: Does the format support texture arrays?</i></td></tr>
<tr><th id="421">421</th><td><i> * VOLUME: Does the format support having volume?</i></td></tr>
<tr><th id="422">422</th><td><i> * MULTISAMPLE_2: Does the format support 2x multisample?</i></td></tr>
<tr><th id="423">423</th><td><i> * MULTISAMPLE_4: Does the format support 4x multisample?</i></td></tr>
<tr><th id="424">424</th><td><i> * MULTISAMPLE_8: Does the format support 8x multisample?</i></td></tr>
<tr><th id="425">425</th><td><i> */</i></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_SUPPORTED" data-ref="_M/SVGA3D_DXFMT_SUPPORTED">SVGA3D_DXFMT_SUPPORTED</dfn>                (1 &lt;&lt;  0)</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_SHADER_SAMPLE" data-ref="_M/SVGA3D_DXFMT_SHADER_SAMPLE">SVGA3D_DXFMT_SHADER_SAMPLE</dfn>            (1 &lt;&lt;  1)</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_COLOR_RENDERTARGET" data-ref="_M/SVGA3D_DXFMT_COLOR_RENDERTARGET">SVGA3D_DXFMT_COLOR_RENDERTARGET</dfn>       (1 &lt;&lt;  2)</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_DEPTH_RENDERTARGET" data-ref="_M/SVGA3D_DXFMT_DEPTH_RENDERTARGET">SVGA3D_DXFMT_DEPTH_RENDERTARGET</dfn>       (1 &lt;&lt;  3)</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_BLENDABLE" data-ref="_M/SVGA3D_DXFMT_BLENDABLE">SVGA3D_DXFMT_BLENDABLE</dfn>                (1 &lt;&lt;  4)</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_MIPS" data-ref="_M/SVGA3D_DXFMT_MIPS">SVGA3D_DXFMT_MIPS</dfn>                     (1 &lt;&lt;  5)</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_ARRAY" data-ref="_M/SVGA3D_DXFMT_ARRAY">SVGA3D_DXFMT_ARRAY</dfn>                    (1 &lt;&lt;  6)</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_VOLUME" data-ref="_M/SVGA3D_DXFMT_VOLUME">SVGA3D_DXFMT_VOLUME</dfn>                   (1 &lt;&lt;  7)</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_DX_VERTEX_BUFFER" data-ref="_M/SVGA3D_DXFMT_DX_VERTEX_BUFFER">SVGA3D_DXFMT_DX_VERTEX_BUFFER</dfn>         (1 &lt;&lt;  8)</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/SVGADX_DXFMT_MULTISAMPLE_2" data-ref="_M/SVGADX_DXFMT_MULTISAMPLE_2">SVGADX_DXFMT_MULTISAMPLE_2</dfn>            (1 &lt;&lt;  9)</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/SVGADX_DXFMT_MULTISAMPLE_4" data-ref="_M/SVGADX_DXFMT_MULTISAMPLE_4">SVGADX_DXFMT_MULTISAMPLE_4</dfn>            (1 &lt;&lt; 10)</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/SVGADX_DXFMT_MULTISAMPLE_8" data-ref="_M/SVGADX_DXFMT_MULTISAMPLE_8">SVGADX_DXFMT_MULTISAMPLE_8</dfn>            (1 &lt;&lt; 11)</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/SVGADX_DXFMT_MAX" data-ref="_M/SVGADX_DXFMT_MAX">SVGADX_DXFMT_MAX</dfn>                      (1 &lt;&lt; 12)</u></td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td><i>/*</i></td></tr>
<tr><th id="441">441</th><td><i> * Convenience mask for any multisample capability.</i></td></tr>
<tr><th id="442">442</th><td><i> *</i></td></tr>
<tr><th id="443">443</th><td><i> * The multisample bits imply both load and render capability.</i></td></tr>
<tr><th id="444">444</th><td><i> */</i></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/SVGA3D_DXFMT_MULTISAMPLE" data-ref="_M/SVGA3D_DXFMT_MULTISAMPLE">SVGA3D_DXFMT_MULTISAMPLE</dfn> ( \</u></td></tr>
<tr><th id="446">446</th><td><u>           SVGADX_DXFMT_MULTISAMPLE_2 | \</u></td></tr>
<tr><th id="447">447</th><td><u>           SVGADX_DXFMT_MULTISAMPLE_4 | \</u></td></tr>
<tr><th id="448">448</th><td><u>           SVGADX_DXFMT_MULTISAMPLE_8 )</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><b>typedef</b> <b>union</b> {</td></tr>
<tr><th id="451">451</th><td>   <a class="typedef" href="svga_types.h.html#Bool" title='Bool' data-type='bool' data-ref="Bool">Bool</a>   <dfn class="decl field" id="(anonymous)::b" title='(anonymous union)::b' data-ref="(anonymous)::b">b</dfn>;</td></tr>
<tr><th id="452">452</th><td>   <a class="typedef" href="svga_types.h.html#uint32" title='uint32' data-type='u32' data-ref="uint32">uint32</a> <dfn class="decl field" id="(anonymous)::u" title='(anonymous union)::u' data-ref="(anonymous)::u">u</dfn>;</td></tr>
<tr><th id="453">453</th><td>   <a class="typedef" href="svga_types.h.html#int32" title='int32' data-type='s32' data-ref="int32">int32</a>  <dfn class="decl field" id="(anonymous)::i" title='(anonymous union)::i' data-ref="(anonymous)::i">i</dfn>;</td></tr>
<tr><th id="454">454</th><td>   <em>float</em>  <dfn class="decl field" id="(anonymous)::f" title='(anonymous union)::f' data-ref="(anonymous)::f">f</dfn>;</td></tr>
<tr><th id="455">455</th><td>} <dfn class="typedef" id="SVGA3dDevCapResult" title='SVGA3dDevCapResult' data-type='union SVGA3dDevCapResult' data-ref="SVGA3dDevCapResult">SVGA3dDevCapResult</dfn>;</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#<span data-ppcond="32">endif</span> /* _SVGA3D_DEVCAPS_H_ */</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../vmwgfx_binding.c.html'>linux-4.14.y/drivers/gpu/drm/vmwgfx/vmwgfx_binding.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
