0.6
2018.3
Dec  7 2018
00:33:28
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/Murax/Murax.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/Murax/Murax.srcs/sim/tb_Murax.v,1729921685,verilog,,,,tb_Murax,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/Cyber.v,1732093321,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/VexRiscv.v,,BufferCC_JTAG;BufferCC_RST;Cyber;Debugger;FlowCCUnsafeByToggle;JtagBridge;MasterArbiter;StreamFifoLowLatency;StreamFifo_VexRisv,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBBUS.v,1729843445,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBRCC.v,,AhbBridge;AhbPRouter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBDMA.v,1730619713,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBDVP.v,,AHBDMA,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBDVP.v,1730953070,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBRCC.v,,AhbDVP,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBRCC.v,1732008907,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3BUS.v,,AhbRCC,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBVI.v,1730888045,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBVO.v,,AHBVI;CAM;cmos_8_16bit;i2c_config;i2c_master_bit_ctrl;i2c_master_byte_ctrl;i2c_master_top;lut_ov5640_rgb565;testpattern;timing_check,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBVO.v,1730619700,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBVP.v,,AHBVO;vga_timing,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/AHBVP.v,1730953802,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3BUS.v,,AHBVP,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3BUS.v,1730989639,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3GPIO.v,,Apb3Bridge;Apb3PRouter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3GPIO.v,1729923382,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3I2C.v,,Apb3GPIO;Apb3GPIORouter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3I2C.v,1729570942,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3RAM.v,,Apb3I2C;Apb3I2CRouter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3RAM.v,1731238023,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3SPI.v,,Apb3RAM,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3SPI.v,1729923078,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3TIM.v,,Apb3SPI;Apb3SPIRouter;SPICtrl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3TIM.v,1732095297,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3USART.v,,Apb3TIM;Apb3TIMRouter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3USART.v,1729319149,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3WDG.v,,Apb3USART;Apb3USARTRouter;BufferCC_UART;StreamFifo_UART;UartCtrl;UartCtrlRx;UartCtrlTx,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/APB3WDG.v,1729318695,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/Cyber.v,,Apb3WDGRouter;IWDG;WWDG,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/RISCV/VexRiscv.v,1732018677,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/Murax/Murax.srcs/sim/tb_Murax.v,,VexRiscv,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/binarizer.v,1730895337,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/cutter.v,,binarizer,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/cutter.v,1730895322,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/edger.v,,cutter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/edger.v,1730895311,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/filler.v,,edger,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/filler.v,1730895292,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/filter.v,,Matrix3x3Median;filler;gaussian;line_shift_ram;matrix3x3;mean;median,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/filter.v,1730818417,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/rgb2ycbcr.v,,filter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/rgb2ycbcr.v,1730895271,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/scaler.v,,rgb2ycbcr,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/SoC/src/VP/scaler.v,1730896516,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/Murax/Murax.srcs/sim/tb_Murax.v,,FIFO;FifoAddrCnt;GrayCnt;GrayDecode;ramDualPort;ramFifo;scaler;streamScaler,,,,,,,,
