
---------- Begin Simulation Statistics ----------
final_tick                               125728102500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 389909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692732                       # Number of bytes of host memory used
host_op_rate                                   389925                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   256.47                       # Real time elapsed on the host
host_tick_rate                              490225550                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.125728                       # Number of seconds simulated
sim_ticks                                125728102500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.528428                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  600456                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               603301                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603680                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              150                       # Number of indirect misses.
system.cpu.branchPred.lookups                  605681                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     628                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.514562                       # CPI: cycles per instruction
system.cpu.discardedOps                          2485                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37133998                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          49097393                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13172940                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       146354297                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.397684                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        251456205                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37733192     37.73%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.73% # Class of committed instruction
system.cpu.op_class_0::MemRead               49096462     49.09%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13174272     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003984                       # Class of committed instruction
system.cpu.tickCycles                       105101908                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       732269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1481154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       748298                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          231                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1497336                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            232                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                509                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       732005                       # Transaction distribution
system.membus.trans_dist::CleanEvict              264                       # Transaction distribution
system.membus.trans_dist::ReadExReq            748376                       # Transaction distribution
system.membus.trans_dist::ReadExResp           748376                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           509                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2230039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2230039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189553920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189553920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            748885                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  748885    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              748885                       # Request fanout histogram
system.membus.respLayer1.occupancy         6966624000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7561820000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1479885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          295                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           748376                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          748376                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          138                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2245030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2246375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191538432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191643392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          732501                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93696640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1481540                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014347                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1481238     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    301      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1481540                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2245018000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1871288992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1313498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   21                       # number of demand (read+write) hits
system.l2.demand_hits::total                      144                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 123                       # number of overall hits
system.l2.overall_hits::.cpu.data                  21                       # number of overall hits
system.l2.overall_hits::total                     144                       # number of overall hits
system.l2.demand_misses::.cpu.inst                402                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             748493                       # number of demand (read+write) misses
system.l2.demand_misses::total                 748895                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               402                       # number of overall misses
system.l2.overall_misses::.cpu.data            748493                       # number of overall misses
system.l2.overall_misses::total                748895                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32872500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  70607679000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      70640551500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32872500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  70607679000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     70640551500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              525                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           748514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               749039                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             525                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          748514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              749039                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.765714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999808                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.765714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999808                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81772.388060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94333.118680                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94326.376194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81772.388060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94333.118680                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94326.376194                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              732005                       # number of writebacks
system.l2.writebacks::total                    732005                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        748485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            748885                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       748485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           748885                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28757500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  63122239500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  63150997000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28757500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  63122239500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  63150997000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999794                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999794                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71893.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84333.339345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84326.695020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71893.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84333.339345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84326.695020                       # average overall mshr miss latency
system.l2.replacements                         732501                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       747880                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           747880                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       747880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       747880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          254                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              254                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          254                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          254                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          748376                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              748376                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  70597934500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   70597934500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        748376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            748376                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94334.845719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94334.845719                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       748376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         748376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  63114174500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  63114174500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84334.845719                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84334.845719                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32872500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32872500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            525                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.765714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.765714                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81772.388060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81772.388060                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28757500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.761905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.761905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71893.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71893.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9744500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9744500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.847826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847826                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83286.324786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83286.324786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8065000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.789855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.789855                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73990.825688                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73990.825688                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16220.998581                       # Cycle average of tags in use
system.l2.tags.total_refs                     1497257                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    748885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999315                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         7.677366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16213.321215                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990051                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10436                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12727021                       # Number of tag accesses
system.l2.tags.data_accesses                 12727021                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95806080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95857280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93696640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93696640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          748485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              748885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       732005                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             732005                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            407228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         762010069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             762417296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       407228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           407228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      745232276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            745232276                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      745232276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           407228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        762010069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1507649573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1464010.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1496970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000362024500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81349                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81349                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2940473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1385252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      748885                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     732005                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1497770                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1464010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91520                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32807888500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7488850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60891076000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21904.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40654.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1330795                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1300259                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1497770                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1464010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  748799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  748804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  82374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  82374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       330704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    573.177803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   378.323364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.203601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6137      1.86%      1.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134361     40.63%     42.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10883      3.29%     45.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8553      2.59%     48.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8026      2.43%     50.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7652      2.31%     53.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7885      2.38%     55.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8807      2.66%     58.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138400     41.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       330704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81349                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.411585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.996713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.356448                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        81347    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81349                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81349                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.996398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.995840                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.139451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              245      0.30%      0.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      0.13%      0.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80795     99.32%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              106      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               98      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81349                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95857280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93695296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95857280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93696640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       762.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       745.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    762.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    745.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  125728061000                       # Total gap between requests
system.mem_ctrls.avgGap                      84900.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95806080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93695296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 407227.970373608405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 762010068.512725710869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 745221586.399110794067                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1496970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1464010                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22669500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  60868406500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2896638131250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28336.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40661.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1978564.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1181348700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            627901725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5347060320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3821875200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9924592080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29479130040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23455060800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        73836968865                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        587.274980                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59568473250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4198220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61961409250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1179885000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            627119955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5347017480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3820147380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9924592080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29402579040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23519524800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        73820865735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        587.146901                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  59762935750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4198220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61766946750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4796986                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4796986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4796986                       # number of overall hits
system.cpu.icache.overall_hits::total         4796986                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          525                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            525                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          525                       # number of overall misses
system.cpu.icache.overall_misses::total           525                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35663500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35663500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35663500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35663500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4797511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4797511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4797511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4797511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000109                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000109                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67930.476190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67930.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67930.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67930.476190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.icache.writebacks::total               295                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          525                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          525                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          525                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35138500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35138500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35138500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66930.476190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66930.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66930.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66930.476190                       # average overall mshr miss latency
system.cpu.icache.replacements                    295                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4796986                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4796986                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          525                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           525                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4797511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4797511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000109                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67930.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67930.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35138500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66930.476190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66930.476190                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           229.969204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4797511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9138.116190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.969204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898317                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898317                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9595547                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9595547                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     59576682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         59576682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     59576711                       # number of overall hits
system.cpu.dcache.overall_hits::total        59576711                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1496888                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1496888                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1496897                       # number of overall misses
system.cpu.dcache.overall_misses::total       1496897                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 141654873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 141654873000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 141654873000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 141654873000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61073570                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61073570                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61073608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61073608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024510                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024510                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024510                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024510                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 94632.913752                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 94632.913752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 94632.344777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 94632.344777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       747880                       # number of writebacks
system.cpu.dcache.writebacks::total            747880                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       748378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       748378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       748378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       748378                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       748510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       748510                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       748514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       748514                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  71730362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  71730362500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  71730696000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  71730696000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012256                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012256                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012256                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012256                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95830.867323                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95830.867323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95830.800760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95830.800760                       # average overall mshr miss latency
system.cpu.dcache.replacements                 748002                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     47899278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        47899278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11336000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47899430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47899430                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74578.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74578.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9863500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73608.208955                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73608.208955                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11677404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11677404                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1496736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1496736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 141643537000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 141643537000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13174140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 94634.950319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 94634.950319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       748360                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       748360                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       748376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       748376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  71720499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  71720499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95834.846387                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95834.846387                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.236842                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       333500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       333500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        83375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        83375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.723636                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            60325253                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            748514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.593353                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.723636                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         122895786                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        122895786                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 125728102500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
