{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650068415085 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650068415085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 05:50:14 2022 " "Processing started: Sat Apr 16 05:50:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650068415085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068415085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off iitb-risc -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068415085 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650068415234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650068415234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_10.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_10.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_10_component-working " "Found design unit 1: sign_extender_10_component-working" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423391 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_10_component " "Found entity 1: sign_extender_10_component" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sign_extender_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender_7_component-working " "Found design unit 1: sign_extender_7_component-working" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423392 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender_7_component " "Found entity 1: sign_extender_7_component" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_7.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_7.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_7-working " "Found design unit 1: shifter_7-working" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423392 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_7 " "Found entity 1: shifter_7" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file shifter_1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1-working " "Found design unit 1: shifter_1-working" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423392 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1 " "Found entity 1: shifter_1" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-working " "Found design unit 1: pc-working" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423393 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ins_inter.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ins_inter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ins_setter-working " "Found design unit 1: ins_setter-working" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423393 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ins_decoder-working " "Found design unit 2: ins_decoder-working" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423393 ""} { "Info" "ISGN_ENTITY_NAME" "1 ins_setter " "Found entity 1: ins_setter" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423393 ""} { "Info" "ISGN_ENTITY_NAME" "2 ins_decoder " "Found entity 2: ins_decoder" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423394 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-working " "Found design unit 1: mem-working" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423395 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-working " "Found design unit 1: registers-working" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423395 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-working " "Found design unit 1: alu-working" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temps.vhd 6 3 " "Found 6 design units, including 3 entities, in source file temps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_1-working " "Found design unit 1: temp_1-working" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 temp_2-working2 " "Found design unit 2: temp_2-working2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 temp_3-working3 " "Found design unit 3: temp_3-working3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_1 " "Found entity 1: temp_1" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_2 " "Found entity 2: temp_2" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""} { "Info" "ISGN_ENTITY_NAME" "3 temp_3 " "Found entity 3: temp_3" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-working " "Found design unit 1: ir-working" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423397 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650068423397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650068423437 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset DUT.vhd(12) " "VHDL Signal Declaration warning at DUT.vhd(12): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650068423439 "|DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decoder ins_decoder:stateTrans_instance " "Elaborating entity \"ins_decoder\" for hierarchy \"ins_decoder:stateTrans_instance\"" {  } { { "DUT.vhd" "stateTrans_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423461 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(48) " "VHDL Process Statement warning at ins_inter.vhd(48): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423462 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(52) " "VHDL Process Statement warning at ins_inter.vhd(52): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423462 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code ins_inter.vhd(56) " "VHDL Process Statement warning at ins_inter.vhd(56): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423462 "|DUT|ins_decoder:stateTrans_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ins_inter.vhd(44) " "VHDL Process Statement warning at ins_inter.vhd(44): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423462 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[0\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423463 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[1\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423463 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[2\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423463 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[3\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423463 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[4\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423464 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] ins_inter.vhd(44) " "Inferred latch for \"next_state\[5\]\" at ins_inter.vhd(44)" {  } { { "ins_inter.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423464 "|DUT|ins_decoder:stateTrans_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_setter ins_setter:stateSet_instance " "Elaborating entity \"ins_setter\" for hierarchy \"ins_setter:stateSet_instance\"" {  } { { "DUT.vhd" "stateSet_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:ir_instance " "Elaborating entity \"ir\" for hierarchy \"ir:ir_instance\"" {  } { { "DUT.vhd" "ir_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(32) " "VHDL Process Statement warning at ir.vhd(32): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(35) " "VHDL Process Statement warning at ir.vhd(35): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(38) " "VHDL Process Statement warning at ir.vhd(38): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(40) " "VHDL Process Statement warning at ir.vhd(40): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(42) " "VHDL Process Statement warning at ir.vhd(42): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(44) " "VHDL Process Statement warning at ir.vhd(44): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(46) " "VHDL Process Statement warning at ir.vhd(46): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state ir.vhd(48) " "VHDL Process Statement warning at ir.vhd(48): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shift7 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"shift7\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_3 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"reg_3\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_1 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"reg_1\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_2 ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"reg_2\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_ex ir.vhd(30) " "VHDL Process Statement warning at ir.vhd(30): inferring latch(es) for signal or variable \"sign_ex\", which holds its previous value in one or more paths through the process" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423470 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[0\] ir.vhd(30) " "Inferred latch for \"sign_ex\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[1\] ir.vhd(30) " "Inferred latch for \"sign_ex\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[2\] ir.vhd(30) " "Inferred latch for \"sign_ex\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[3\] ir.vhd(30) " "Inferred latch for \"sign_ex\[3\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[4\] ir.vhd(30) " "Inferred latch for \"sign_ex\[4\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_ex\[5\] ir.vhd(30) " "Inferred latch for \"sign_ex\[5\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_2\[0\] ir.vhd(30) " "Inferred latch for \"reg_2\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_2\[1\] ir.vhd(30) " "Inferred latch for \"reg_2\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_2\[2\] ir.vhd(30) " "Inferred latch for \"reg_2\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_1\[0\] ir.vhd(30) " "Inferred latch for \"reg_1\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_1\[1\] ir.vhd(30) " "Inferred latch for \"reg_1\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_1\[2\] ir.vhd(30) " "Inferred latch for \"reg_1\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_3\[0\] ir.vhd(30) " "Inferred latch for \"reg_3\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_3\[1\] ir.vhd(30) " "Inferred latch for \"reg_3\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_3\[2\] ir.vhd(30) " "Inferred latch for \"reg_3\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[0\] ir.vhd(30) " "Inferred latch for \"shift7\[0\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[1\] ir.vhd(30) " "Inferred latch for \"shift7\[1\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[2\] ir.vhd(30) " "Inferred latch for \"shift7\[2\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[3\] ir.vhd(30) " "Inferred latch for \"shift7\[3\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[4\] ir.vhd(30) " "Inferred latch for \"shift7\[4\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[5\] ir.vhd(30) " "Inferred latch for \"shift7\[5\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[6\] ir.vhd(30) " "Inferred latch for \"shift7\[6\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[7\] ir.vhd(30) " "Inferred latch for \"shift7\[7\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shift7\[8\] ir.vhd(30) " "Inferred latch for \"shift7\[8\]\" at ir.vhd(30)" {  } { { "ir.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423471 "|DUT|ir:ir_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem_instance " "Elaborating entity \"mem\" for hierarchy \"mem:mem_instance\"" {  } { { "DUT.vhd" "mem_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423472 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state mem.vhd(43) " "VHDL Process Statement warning at mem.vhd(43): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mem.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423473 "|DUT|mem:mem_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:reg_instance " "Elaborating entity \"registers\" for hierarchy \"registers:reg_instance\"" {  } { { "DUT.vhd" "reg_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423474 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out regs.vhd(17) " "VHDL Signal Declaration warning at regs.vhd(17): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state regs.vhd(33) " "VHDL Process Statement warning at regs.vhd(33): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs regs.vhd(34) " "VHDL Process Statement warning at regs.vhd(34): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regs regs.vhd(35) " "VHDL Process Statement warning at regs.vhd(35): signal \"regs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1 regs.vhd(31) " "VHDL Process Statement warning at regs.vhd(31): inferring latch(es) for signal or variable \"t1\", which holds its previous value in one or more paths through the process" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2 regs.vhd(31) " "VHDL Process Statement warning at regs.vhd(31): inferring latch(es) for signal or variable \"t2\", which holds its previous value in one or more paths through the process" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[0\] regs.vhd(31) " "Inferred latch for \"t2\[0\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[1\] regs.vhd(31) " "Inferred latch for \"t2\[1\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[2\] regs.vhd(31) " "Inferred latch for \"t2\[2\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[3\] regs.vhd(31) " "Inferred latch for \"t2\[3\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[4\] regs.vhd(31) " "Inferred latch for \"t2\[4\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[5\] regs.vhd(31) " "Inferred latch for \"t2\[5\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[6\] regs.vhd(31) " "Inferred latch for \"t2\[6\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[7\] regs.vhd(31) " "Inferred latch for \"t2\[7\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423475 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[8\] regs.vhd(31) " "Inferred latch for \"t2\[8\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[9\] regs.vhd(31) " "Inferred latch for \"t2\[9\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[10\] regs.vhd(31) " "Inferred latch for \"t2\[10\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[11\] regs.vhd(31) " "Inferred latch for \"t2\[11\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[12\] regs.vhd(31) " "Inferred latch for \"t2\[12\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[13\] regs.vhd(31) " "Inferred latch for \"t2\[13\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[14\] regs.vhd(31) " "Inferred latch for \"t2\[14\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2\[15\] regs.vhd(31) " "Inferred latch for \"t2\[15\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[0\] regs.vhd(31) " "Inferred latch for \"t1\[0\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[1\] regs.vhd(31) " "Inferred latch for \"t1\[1\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[2\] regs.vhd(31) " "Inferred latch for \"t1\[2\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[3\] regs.vhd(31) " "Inferred latch for \"t1\[3\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[4\] regs.vhd(31) " "Inferred latch for \"t1\[4\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[5\] regs.vhd(31) " "Inferred latch for \"t1\[5\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[6\] regs.vhd(31) " "Inferred latch for \"t1\[6\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[7\] regs.vhd(31) " "Inferred latch for \"t1\[7\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[8\] regs.vhd(31) " "Inferred latch for \"t1\[8\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[9\] regs.vhd(31) " "Inferred latch for \"t1\[9\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[10\] regs.vhd(31) " "Inferred latch for \"t1\[10\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[11\] regs.vhd(31) " "Inferred latch for \"t1\[11\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[12\] regs.vhd(31) " "Inferred latch for \"t1\[12\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[13\] regs.vhd(31) " "Inferred latch for \"t1\[13\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[14\] regs.vhd(31) " "Inferred latch for \"t1\[14\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1\[15\] regs.vhd(31) " "Inferred latch for \"t1\[15\]\" at regs.vhd(31)" {  } { { "regs.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423476 "|DUT|registers:reg_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_1 temp_1:t1_instance " "Elaborating entity \"temp_1\" for hierarchy \"temp_1:t1_instance\"" {  } { { "DUT.vhd" "t1_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423477 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(23) " "VHDL Process Statement warning at temps.vhd(23): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(26) " "VHDL Process Statement warning at temps.vhd(26): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu temps.vhd(21) " "VHDL Process Statement warning at temps.vhd(21): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 temps.vhd(21) " "VHDL Process Statement warning at temps.vhd(21): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] temps.vhd(21) " "Inferred latch for \"data_1\[0\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] temps.vhd(21) " "Inferred latch for \"data_1\[1\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] temps.vhd(21) " "Inferred latch for \"data_1\[2\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] temps.vhd(21) " "Inferred latch for \"data_1\[3\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] temps.vhd(21) " "Inferred latch for \"data_1\[4\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] temps.vhd(21) " "Inferred latch for \"data_1\[5\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] temps.vhd(21) " "Inferred latch for \"data_1\[6\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] temps.vhd(21) " "Inferred latch for \"data_1\[7\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] temps.vhd(21) " "Inferred latch for \"data_1\[8\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] temps.vhd(21) " "Inferred latch for \"data_1\[9\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] temps.vhd(21) " "Inferred latch for \"data_1\[10\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] temps.vhd(21) " "Inferred latch for \"data_1\[11\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] temps.vhd(21) " "Inferred latch for \"data_1\[12\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] temps.vhd(21) " "Inferred latch for \"data_1\[13\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] temps.vhd(21) " "Inferred latch for \"data_1\[14\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423478 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] temps.vhd(21) " "Inferred latch for \"data_1\[15\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] temps.vhd(21) " "Inferred latch for \"alu\[0\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] temps.vhd(21) " "Inferred latch for \"alu\[1\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] temps.vhd(21) " "Inferred latch for \"alu\[2\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] temps.vhd(21) " "Inferred latch for \"alu\[3\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] temps.vhd(21) " "Inferred latch for \"alu\[4\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] temps.vhd(21) " "Inferred latch for \"alu\[5\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] temps.vhd(21) " "Inferred latch for \"alu\[6\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] temps.vhd(21) " "Inferred latch for \"alu\[7\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] temps.vhd(21) " "Inferred latch for \"alu\[8\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] temps.vhd(21) " "Inferred latch for \"alu\[9\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] temps.vhd(21) " "Inferred latch for \"alu\[10\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] temps.vhd(21) " "Inferred latch for \"alu\[11\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] temps.vhd(21) " "Inferred latch for \"alu\[12\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] temps.vhd(21) " "Inferred latch for \"alu\[13\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] temps.vhd(21) " "Inferred latch for \"alu\[14\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] temps.vhd(21) " "Inferred latch for \"alu\[15\]\" at temps.vhd(21)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423479 "|DUT|temp_1:t1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_2 temp_2:t2_instance " "Elaborating entity \"temp_2\" for hierarchy \"temp_2:t2_instance\"" {  } { { "DUT.vhd" "t2_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423480 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "shift1 temps.vhd(57) " "VHDL Signal Declaration warning at temps.vhd(57): used implicit default value for signal \"shift1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(66) " "VHDL Process Statement warning at temps.vhd(66): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(69) " "VHDL Process Statement warning at temps.vhd(69): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(72) " "VHDL Process Statement warning at temps.vhd(72): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu temps.vhd(64) " "VHDL Process Statement warning at temps.vhd(64): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 temps.vhd(64) " "VHDL Process Statement warning at temps.vhd(64): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_out temps.vhd(64) " "VHDL Process Statement warning at temps.vhd(64): inferring latch(es) for signal or variable \"reg_out\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[0\] temps.vhd(64) " "Inferred latch for \"reg_out\[0\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[1\] temps.vhd(64) " "Inferred latch for \"reg_out\[1\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[2\] temps.vhd(64) " "Inferred latch for \"reg_out\[2\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[3\] temps.vhd(64) " "Inferred latch for \"reg_out\[3\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[4\] temps.vhd(64) " "Inferred latch for \"reg_out\[4\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[5\] temps.vhd(64) " "Inferred latch for \"reg_out\[5\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[6\] temps.vhd(64) " "Inferred latch for \"reg_out\[6\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[7\] temps.vhd(64) " "Inferred latch for \"reg_out\[7\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[8\] temps.vhd(64) " "Inferred latch for \"reg_out\[8\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[9\] temps.vhd(64) " "Inferred latch for \"reg_out\[9\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[10\] temps.vhd(64) " "Inferred latch for \"reg_out\[10\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[11\] temps.vhd(64) " "Inferred latch for \"reg_out\[11\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423481 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[12\] temps.vhd(64) " "Inferred latch for \"reg_out\[12\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[13\] temps.vhd(64) " "Inferred latch for \"reg_out\[13\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[14\] temps.vhd(64) " "Inferred latch for \"reg_out\[14\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_out\[15\] temps.vhd(64) " "Inferred latch for \"reg_out\[15\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] temps.vhd(64) " "Inferred latch for \"data_1\[0\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] temps.vhd(64) " "Inferred latch for \"data_1\[1\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] temps.vhd(64) " "Inferred latch for \"data_1\[2\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] temps.vhd(64) " "Inferred latch for \"data_1\[3\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] temps.vhd(64) " "Inferred latch for \"data_1\[4\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] temps.vhd(64) " "Inferred latch for \"data_1\[5\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] temps.vhd(64) " "Inferred latch for \"data_1\[6\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] temps.vhd(64) " "Inferred latch for \"data_1\[7\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] temps.vhd(64) " "Inferred latch for \"data_1\[8\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] temps.vhd(64) " "Inferred latch for \"data_1\[9\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] temps.vhd(64) " "Inferred latch for \"data_1\[10\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] temps.vhd(64) " "Inferred latch for \"data_1\[11\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] temps.vhd(64) " "Inferred latch for \"data_1\[12\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] temps.vhd(64) " "Inferred latch for \"data_1\[13\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] temps.vhd(64) " "Inferred latch for \"data_1\[14\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] temps.vhd(64) " "Inferred latch for \"data_1\[15\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] temps.vhd(64) " "Inferred latch for \"alu\[0\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] temps.vhd(64) " "Inferred latch for \"alu\[1\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] temps.vhd(64) " "Inferred latch for \"alu\[2\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] temps.vhd(64) " "Inferred latch for \"alu\[3\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] temps.vhd(64) " "Inferred latch for \"alu\[4\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] temps.vhd(64) " "Inferred latch for \"alu\[5\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] temps.vhd(64) " "Inferred latch for \"alu\[6\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] temps.vhd(64) " "Inferred latch for \"alu\[7\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] temps.vhd(64) " "Inferred latch for \"alu\[8\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423482 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] temps.vhd(64) " "Inferred latch for \"alu\[9\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] temps.vhd(64) " "Inferred latch for \"alu\[10\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] temps.vhd(64) " "Inferred latch for \"alu\[11\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] temps.vhd(64) " "Inferred latch for \"alu\[12\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] temps.vhd(64) " "Inferred latch for \"alu\[13\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] temps.vhd(64) " "Inferred latch for \"alu\[14\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 "|DUT|temp_2:t2_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] temps.vhd(64) " "Inferred latch for \"alu\[15\]\" at temps.vhd(64)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 "|DUT|temp_2:t2_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_3 temp_3:t3_instance " "Elaborating entity \"temp_3\" for hierarchy \"temp_3:t3_instance\"" {  } { { "DUT.vhd" "t3_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423483 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(111) " "VHDL Process Statement warning at temps.vhd(111): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423484 "|DUT|temp_3:t3_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state temps.vhd(114) " "VHDL Process Statement warning at temps.vhd(114): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423484 "|DUT|temp_3:t3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg temps.vhd(109) " "VHDL Process Statement warning at temps.vhd(109): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423484 "|DUT|temp_3:t3_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 temps.vhd(109) " "VHDL Process Statement warning at temps.vhd(109): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423484 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] temps.vhd(109) " "Inferred latch for \"data_1\[0\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423484 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] temps.vhd(109) " "Inferred latch for \"data_1\[1\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423484 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] temps.vhd(109) " "Inferred latch for \"data_1\[2\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] temps.vhd(109) " "Inferred latch for \"data_1\[3\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] temps.vhd(109) " "Inferred latch for \"data_1\[4\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] temps.vhd(109) " "Inferred latch for \"data_1\[5\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] temps.vhd(109) " "Inferred latch for \"data_1\[6\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] temps.vhd(109) " "Inferred latch for \"data_1\[7\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] temps.vhd(109) " "Inferred latch for \"data_1\[8\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] temps.vhd(109) " "Inferred latch for \"data_1\[9\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] temps.vhd(109) " "Inferred latch for \"data_1\[10\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] temps.vhd(109) " "Inferred latch for \"data_1\[11\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] temps.vhd(109) " "Inferred latch for \"data_1\[12\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] temps.vhd(109) " "Inferred latch for \"data_1\[13\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] temps.vhd(109) " "Inferred latch for \"data_1\[14\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] temps.vhd(109) " "Inferred latch for \"data_1\[15\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\] temps.vhd(109) " "Inferred latch for \"reg\[0\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[1\] temps.vhd(109) " "Inferred latch for \"reg\[1\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[2\] temps.vhd(109) " "Inferred latch for \"reg\[2\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[3\] temps.vhd(109) " "Inferred latch for \"reg\[3\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[4\] temps.vhd(109) " "Inferred latch for \"reg\[4\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[5\] temps.vhd(109) " "Inferred latch for \"reg\[5\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[6\] temps.vhd(109) " "Inferred latch for \"reg\[6\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[7\] temps.vhd(109) " "Inferred latch for \"reg\[7\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[8\] temps.vhd(109) " "Inferred latch for \"reg\[8\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[9\] temps.vhd(109) " "Inferred latch for \"reg\[9\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[10\] temps.vhd(109) " "Inferred latch for \"reg\[10\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[11\] temps.vhd(109) " "Inferred latch for \"reg\[11\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[12\] temps.vhd(109) " "Inferred latch for \"reg\[12\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[13\] temps.vhd(109) " "Inferred latch for \"reg\[13\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[14\] temps.vhd(109) " "Inferred latch for \"reg\[14\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[15\] temps.vhd(109) " "Inferred latch for \"reg\[15\]\" at temps.vhd(109)" {  } { { "temps.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423485 "|DUT|temp_3:t3_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_instance " "Elaborating entity \"alu\" for hierarchy \"alu:alu_instance\"" {  } { { "DUT.vhd" "alu_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423486 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "t1_out alu.vhd(9) " "VHDL Signal Declaration warning at alu.vhd(9): used implicit default value for signal \"t1_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650068423488 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_out alu.vhd(16) " "VHDL Signal Declaration warning at alu.vhd(16): used implicit default value for signal \"pc_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650068423488 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(27) " "VHDL Process Statement warning at alu.vhd(27): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423488 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(37) " "VHDL Process Statement warning at alu.vhd(37): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423488 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(47) " "VHDL Process Statement warning at alu.vhd(47): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423488 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(57) " "VHDL Process Statement warning at alu.vhd(57): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423488 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry alu.vhd(59) " "VHDL Process Statement warning at alu.vhd(59): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(69) " "VHDL Process Statement warning at alu.vhd(69): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero alu.vhd(71) " "VHDL Process Statement warning at alu.vhd(71): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(81) " "VHDL Process Statement warning at alu.vhd(81): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(85) " "VHDL Process Statement warning at alu.vhd(85): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry alu.vhd(87) " "VHDL Process Statement warning at alu.vhd(87): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(93) " "VHDL Process Statement warning at alu.vhd(93): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero alu.vhd(93) " "VHDL Process Statement warning at alu.vhd(93): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(105) " "VHDL Process Statement warning at alu.vhd(105): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state alu.vhd(112) " "VHDL Process Statement warning at alu.vhd(112): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3 alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"t3\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero alu.vhd(24) " "VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero alu.vhd(24) " "Inferred latch for \"zero\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[0\] alu.vhd(24) " "Inferred latch for \"t3\[0\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[1\] alu.vhd(24) " "Inferred latch for \"t3\[1\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[2\] alu.vhd(24) " "Inferred latch for \"t3\[2\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[3\] alu.vhd(24) " "Inferred latch for \"t3\[3\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[4\] alu.vhd(24) " "Inferred latch for \"t3\[4\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[5\] alu.vhd(24) " "Inferred latch for \"t3\[5\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[6\] alu.vhd(24) " "Inferred latch for \"t3\[6\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[7\] alu.vhd(24) " "Inferred latch for \"t3\[7\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423489 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[8\] alu.vhd(24) " "Inferred latch for \"t3\[8\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[9\] alu.vhd(24) " "Inferred latch for \"t3\[9\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[10\] alu.vhd(24) " "Inferred latch for \"t3\[10\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[11\] alu.vhd(24) " "Inferred latch for \"t3\[11\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[12\] alu.vhd(24) " "Inferred latch for \"t3\[12\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[13\] alu.vhd(24) " "Inferred latch for \"t3\[13\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[14\] alu.vhd(24) " "Inferred latch for \"t3\[14\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3\[15\] alu.vhd(24) " "Inferred latch for \"t3\[15\]\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu.vhd(24) " "Inferred latch for \"carry\" at alu.vhd(24)" {  } { { "alu.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 "|DUT|alu:alu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_instance " "Elaborating entity \"pc\" for hierarchy \"pc:pc_instance\"" {  } { { "DUT.vhd" "pc_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423490 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "alu_a pc.vhdl(10) " "VHDL Signal Declaration warning at pc.vhdl(10): used implicit default value for signal \"alu_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650068423491 "|DUT|pc:pc_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_out pc.vhdl(12) " "VHDL Signal Declaration warning at pc.vhdl(12): used implicit default value for signal \"reg_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650068423491 "|DUT|pc:pc_instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc pc.vhdl(25) " "VHDL Process Statement warning at pc.vhdl(25): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423491 "|DUT|pc:pc_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_1 pc.vhdl(22) " "VHDL Process Statement warning at pc.vhdl(22): inferring latch(es) for signal or variable \"data_1\", which holds its previous value in one or more paths through the process" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423491 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] pc.vhdl(22) " "Inferred latch for \"data_1\[0\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423491 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] pc.vhdl(22) " "Inferred latch for \"data_1\[1\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423491 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] pc.vhdl(22) " "Inferred latch for \"data_1\[2\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423491 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] pc.vhdl(22) " "Inferred latch for \"data_1\[3\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] pc.vhdl(22) " "Inferred latch for \"data_1\[4\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] pc.vhdl(22) " "Inferred latch for \"data_1\[5\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] pc.vhdl(22) " "Inferred latch for \"data_1\[6\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] pc.vhdl(22) " "Inferred latch for \"data_1\[7\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] pc.vhdl(22) " "Inferred latch for \"data_1\[8\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] pc.vhdl(22) " "Inferred latch for \"data_1\[9\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] pc.vhdl(22) " "Inferred latch for \"data_1\[10\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] pc.vhdl(22) " "Inferred latch for \"data_1\[11\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] pc.vhdl(22) " "Inferred latch for \"data_1\[12\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] pc.vhdl(22) " "Inferred latch for \"data_1\[13\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] pc.vhdl(22) " "Inferred latch for \"data_1\[14\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] pc.vhdl(22) " "Inferred latch for \"data_1\[15\]\" at pc.vhdl(22)" {  } { { "pc.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 "|DUT|pc:pc_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1 shifter_1:shift1_instance " "Elaborating entity \"shifter_1\" for hierarchy \"shifter_1:shift1_instance\"" {  } { { "DUT.vhd" "shift1_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423492 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state shifter_1.vhdl(19) " "VHDL Process Statement warning at shifter_1.vhdl(19): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a shifter_1.vhdl(16) " "VHDL Process Statement warning at shifter_1.vhdl(16): inferring latch(es) for signal or variable \"alu_a\", which holds its previous value in one or more paths through the process" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[0\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[1\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[2\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[3\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[4\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[5\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[6\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[7\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[8\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423493 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[9\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[10\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[11\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[12\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[13\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[14\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 "|DUT|shifter_1:shift1_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] shifter_1.vhdl(16) " "Inferred latch for \"alu_a\[15\]\" at shifter_1.vhdl(16)" {  } { { "shifter_1.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 "|DUT|shifter_1:shift1_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_7 shifter_7:shift7_instance " "Elaborating entity \"shifter_7\" for hierarchy \"shifter_7:shift7_instance\"" {  } { { "DUT.vhd" "shift7_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423494 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state shifter_7.vhdl(19) " "VHDL Process Statement warning at shifter_7.vhdl(19): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d3 shifter_7.vhdl(16) " "VHDL Process Statement warning at shifter_7.vhdl(16): inferring latch(es) for signal or variable \"rf_d3\", which holds its previous value in one or more paths through the process" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[0\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[0\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[1\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[1\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[2\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[2\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[3\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[3\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[4\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[4\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[5\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[5\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[6\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[6\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[7\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[7\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[8\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[8\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[9\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[9\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[10\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[10\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[11\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[11\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[12\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[12\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[13\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[13\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[14\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[14\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[15\] shifter_7.vhdl(16) " "Inferred latch for \"rf_d3\[15\]\" at shifter_7.vhdl(16)" {  } { { "shifter_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423495 "|DUT|shifter_7:shift7_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_10_component sign_extender_10_component:sign_ex10_instance " "Elaborating entity \"sign_extender_10_component\" for hierarchy \"sign_extender_10_component:sign_ex10_instance\"" {  } { { "DUT.vhd" "sign_ex10_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423496 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state sign_extender_10.vhdl(19) " "VHDL Process Statement warning at sign_extender_10.vhdl(19): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu sign_extender_10.vhdl(16) " "VHDL Process Statement warning at sign_extender_10.vhdl(16): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[0\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[1\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[2\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[3\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[4\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[5\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[6\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[7\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[8\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[9\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[10\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[11\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[12\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[13\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[14\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] sign_extender_10.vhdl(16) " "Inferred latch for \"alu\[15\]\" at sign_extender_10.vhdl(16)" {  } { { "sign_extender_10.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423497 "|DUT|sign_extender_10_component:sign_ex10_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender_7_component sign_extender_7_component:sign_ex7_instance " "Elaborating entity \"sign_extender_7_component\" for hierarchy \"sign_extender_7_component:sign_ex7_instance\"" {  } { { "DUT.vhd" "sign_ex7_instance" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu sign_extender_7.vhdl(16) " "VHDL Process Statement warning at sign_extender_7.vhdl(16): inferring latch(es) for signal or variable \"alu\", which holds its previous value in one or more paths through the process" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[0\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[1\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[2\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[2\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[3\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[3\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[4\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[4\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[5\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[5\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[6\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[6\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[7\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[7\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[8\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[8\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[9\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[9\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[10\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[10\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[11\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[11\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[12\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[12\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[13\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[13\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[14\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[14\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[15\] sign_extender_7.vhdl(16) " "Inferred latch for \"alu\[15\]\" at sign_extender_7.vhdl(16)" {  } { { "sign_extender_7.vhdl" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423498 "|DUT|sign_extender_7_component:sign_ex7_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] GND " "Pin \"output_vector\[0\]\" is stuck at GND" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650068423761 "|DUT|output_vector[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650068423761 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhd" "" { Text "/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650068423765 "|DUT|input_vector[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650068423765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650068423765 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650068423765 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650068423765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "398 " "Peak virtual memory: 398 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650068423799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 05:50:23 2022 " "Processing ended: Sat Apr 16 05:50:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650068423799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650068423799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650068423799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650068423799 ""}
