$date
	Thu Feb 12 23:40:27 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module up_counter_tb $end
$var wire 1 ! R $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 1 ! R $end
$var wire 1 # _00_ $end
$var wire 1 $ _01_ $end
$var wire 1 " clk $end
$var wire 8 % _04_ [7:0] $end
$var wire 8 & _03_ [7:0] $end
$var wire 8 ' _02_ [7:0] $end
$var reg 4 ( state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0z000 '
b1 &
b0z0001 %
0$
0#
1"
0!
$end
#1
0"
#2
b0z001 '
b0z0010 %
b0 &
b1 (
1"
#3
0"
#4
b0z0011 %
b0z000 '
b11 &
b10 (
1"
#5
0"
#6
b0z011 '
b0z0100 %
b10 &
b11 (
1"
#7
0"
#8
b0z0101 %
b0z000 '
b101 &
b100 (
1"
#9
0"
#10
b0z001 '
b0z0110 %
b100 &
b101 (
1"
#11
0"
#12
b0z0111 %
b0z000 '
b111 &
b110 (
1"
#13
0"
#14
b0z111 '
b0z1000 %
b110 &
b111 (
1"
#15
0"
#16
b0z1001 %
b0z000 '
b1001 &
b1000 (
1"
#17
0"
#18
b0z001 '
b0z1010 %
b1000 &
b1001 (
1"
#19
0"
#20
b0z1011 %
b0z000 '
b1011 &
b1010 (
1"
#21
0"
#22
b0z011 '
b0z1100 %
b1010 &
b1011 (
1"
#23
0"
#24
b0z1101 %
b0z000 '
b1101 &
1#
b1100 (
1"
#25
0"
#26
b0z001 '
b0z1110 %
b1100 &
b1101 (
1"
#27
0"
#28
b0z1111 %
b0z000 '
b1111 &
1$
b1110 (
1"
#29
0"
#30
b0z111 '
b0z0000 %
b1110 &
1!
b1111 (
1"
#31
0"
#32
b0z0001 %
b0z000 '
b1 &
0#
0$
0!
b0 (
1"
