{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09923,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09974,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000771902,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000647342,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000325695,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000647342,
	"finish__design__instance__count__class:buffer": 21,
	"finish__design__instance__area__class:buffer": 23.674,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 21.014,
	"finish__design__instance__count__class:inverter": 5,
	"finish__design__instance__area__class:inverter": 3.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 77,
	"finish__design__instance__area__class:multi_input_combinational_cell": 104.804,
	"finish__design__instance__count": 129,
	"finish__design__instance__area": 152.684,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.289154,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.685251,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.785639,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.97417e-05,
	"finish__power__switching__total": 5.18058e-05,
	"finish__power__leakage__total": 4.00246e-06,
	"finish__power__total": 0.00012555,
	"finish__design__io": 30,
	"finish__design__die__area": 1398.39,
	"finish__design__core__area": 1181.04,
	"finish__design__instance__count": 177,
	"finish__design__instance__area": 165.452,
	"finish__design__instance__count__stdcell": 177,
	"finish__design__instance__area__stdcell": 165.452,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.14009,
	"finish__design__instance__utilization__stdcell": 0.14009,
	"finish__design__rows": 24,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 24,
	"finish__design__sites": 4440,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4440,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}