
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118566                       # Number of seconds simulated
sim_ticks                                118566251188                       # Number of ticks simulated
final_tick                               1176425072501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66112                       # Simulator instruction rate (inst/s)
host_op_rate                                    83501                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3553177                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902080                       # Number of bytes of host memory used
host_seconds                                 33369.08                       # Real time elapsed on the host
sim_insts                                  2206087732                       # Number of instructions simulated
sim_ops                                    2786338086                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       774144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1590400                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2367488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1070080                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1070080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         6048                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12425                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18496                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8360                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8360                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6529210                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13413598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19967638                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              24830                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           9025165                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                9025165                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           9025165                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6529210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13413598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               28992803                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142336437                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23177063                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086504                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933992                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9391678                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8671324                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437357                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87733                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104500203                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128078202                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23177063                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11108681                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27195297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6269222                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4454954                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106833                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574833                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140453806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.110725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.552149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113258509     80.64%     80.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783002      1.98%     82.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364340      1.68%     84.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382218      1.70%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2268294      1.61%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1122646      0.80%     88.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779241      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979147      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516409      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140453806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162833                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.899827                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103335218                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5864878                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26847327                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109488                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4296886                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731334                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6467                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154475043                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51187                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4296886                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103850118                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3457167                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1257824                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26431329                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1160474                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153033253                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          524                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399800                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9869                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214116048                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713293133                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713293133                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45856823                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33228                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17206                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3800931                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899446                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       308043                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1674410                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149177470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139241188                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       106939                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25240566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57138383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140453806                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.991366                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.586437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83075022     59.15%     59.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23713288     16.88%     76.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953586      8.51%     84.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7819080      5.57%     90.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900626      4.91%     95.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704491      1.93%     96.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3071572      2.19%     99.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1120031      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        96110      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140453806                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976143     74.76%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156876     12.02%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172607     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115004239     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014513      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14362662     10.31%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843752      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139241188                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.978254                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305626                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009377                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420348747                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174451931                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135125340                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140546814                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201006                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977084                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1414                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157776                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          597                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4296886                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2799589                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       249140                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149210697                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1163285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189213                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899446                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17205                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198188                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13071                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150027                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235915                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136865855                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14113585                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375333                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21955823                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296509                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842238                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.961566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135132286                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135125340                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81550561                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221195897                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.949338                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368680                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26796484                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958877                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136156920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.899124                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.714179                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87056622     63.94%     63.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22509728     16.53%     80.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10808282      7.94%     88.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4813465      3.54%     91.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3762354      2.76%     94.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1540785      1.13%     95.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1562985      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1097614      0.81%     97.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005085      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136156920                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005085                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282370235                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302734002                       # The number of ROB writes
system.switch_cpus0.timesIdled                  54520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1882631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.423364                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.423364                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.702561                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.702561                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618497360                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186465793                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145853367                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142336437                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23668846                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19178085                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2052389                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9518793                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9080494                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2530915                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91011                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103236095                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130291914                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23668846                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11611409                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28465172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6669661                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3004410                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12049814                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1658522                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139276722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.142347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.556607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110811550     79.56%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2680918      1.92%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2039662      1.46%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5007470      3.60%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1126411      0.81%     87.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1618290      1.16%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1223296      0.88%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          770205      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13998920     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139276722                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166288                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.915380                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102030324                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4578601                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28027500                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       111752                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4528536                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4087433                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42513                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157200496                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80464                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4528536                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102893823                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1261938                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1862975                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27266520                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1462922                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155579061                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        16224                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        270431                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607728                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       150421                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218567141                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724613947                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724613947                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172428593                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46138543                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38496                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21792                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5019235                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15018639                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7329140                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124607                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1631201                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152807678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141893837                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       193113                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27969188                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60624385                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5065                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139276722                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.018791                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.565452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     79860461     57.34%     57.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24957748     17.92%     75.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11664208      8.37%     83.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8559416      6.15%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7612285      5.47%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3018462      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2991165      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       462831      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150146      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139276722                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         571415     68.67%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        116736     14.03%     82.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143927     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119093629     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2132633      1.50%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16702      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13393810      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7257063      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141893837                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.996890                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             832078                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005864                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424089587                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180815789                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138325425                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142725915                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345981                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3670765                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       232154                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4528536                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         791231                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92258                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152846147                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        52848                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15018639                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7329140                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21767                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1115391                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1171675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2287066                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139338613                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12871279                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2555224                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20126637                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19788406                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7255358                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.978938                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138507131                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138325425                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82959520                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229851200                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.971820                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360927                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101014592                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124055392                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28792279                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33404                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2055811                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134748185                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.920646                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.693500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     83863621     62.24%     62.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23808959     17.67%     79.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10491429      7.79%     87.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5497908      4.08%     91.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4380395      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1574986      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1337034      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       999687      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2794166      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134748185                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101014592                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124055392                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18444860                       # Number of memory references committed
system.switch_cpus1.commit.loads             11347874                       # Number of loads committed
system.switch_cpus1.commit.membars              16702                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17824397                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111778336                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2525531                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2794166                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           284801690                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310224174                       # The number of ROB writes
system.switch_cpus1.timesIdled                  68906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3059715                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101014592                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124055392                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101014592                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409068                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409068                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709689                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709689                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628283670                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192665515                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147036403                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33404                       # number of misc regfile writes
system.l20.replacements                          6058                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                         1075466                       # Total number of references to valid blocks.
system.l20.sampled_refs                         38826                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.699634                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        11951.336645                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.919763                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3087.805426                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             4.088197                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         17714.849968                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.364726                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000303                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.094232                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000125                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.540614                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        90748                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  90748                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           37929                       # number of Writeback hits
system.l20.Writeback_hits::total                37929                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        90748                       # number of demand (read+write) hits
system.l20.demand_hits::total                   90748                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        90748                       # number of overall hits
system.l20.overall_hits::total                  90748                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         6048                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 6058                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         6048                       # number of demand (read+write) misses
system.l20.demand_misses::total                  6058                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         6048                       # number of overall misses
system.l20.overall_misses::total                 6058                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2196891                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1388577022                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1390773913                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2196891                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1388577022                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1390773913                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2196891                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1388577022                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1390773913                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96796                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96806                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        37929                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            37929                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96796                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96806                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96796                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96806                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.062482                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.062579                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.062482                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.062579                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.062482                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.062579                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 219689.100000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 229592.761574                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 229576.413503                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 219689.100000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 229592.761574                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 229576.413503                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 219689.100000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 229592.761574                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 229576.413503                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4371                       # number of writebacks
system.l20.writebacks::total                     4371                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         6048                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            6058                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         6048                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             6058                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         6048                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            6058                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1598858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1025810558                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1027409416                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1598858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1025810558                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1027409416                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1598858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1025810558                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1027409416                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.062482                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.062579                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.062482                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.062579                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.062482                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.062579                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159885.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 169611.534061                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 169595.479696                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 159885.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 169611.534061                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 169595.479696                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 159885.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 169611.534061                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 169595.479696                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12438                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          915815                       # Total number of references to valid blocks.
system.l21.sampled_refs                         45206                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.258705                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6734.153994                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.002096                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5145.940476                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            73.301360                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         20802.602074                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.205510                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000366                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.157042                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002237                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.634845                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        61411                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  61411                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24237                       # number of Writeback hits
system.l21.Writeback_hits::total                24237                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        61411                       # number of demand (read+write) hits
system.l21.demand_hits::total                   61411                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        61411                       # number of overall hits
system.l21.overall_hits::total                  61411                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12425                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12438                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12425                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12438                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12425                       # number of overall misses
system.l21.overall_misses::total                12438                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3244644                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3293338646                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3296583290                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3244644                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3293338646                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3296583290                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3244644                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3293338646                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3296583290                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73836                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73849                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24237                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24237                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73836                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73849                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73836                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73849                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.168278                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.168425                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.168278                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.168425                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.168278                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.168425                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       249588                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 265057.436298                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 265041.267889                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       249588                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 265057.436298                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 265041.267889                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       249588                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 265057.436298                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 265041.267889                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3989                       # number of writebacks
system.l21.writebacks::total                     3989                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12425                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12438                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12425                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12438                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12425                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12438                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2461908                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2546956933                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2549418841                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2461908                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2546956933                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2549418841                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2461908                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2546956933                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2549418841                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.168278                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.168425                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.168278                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.168425                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.168278                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.168425                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189377.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 204986.473481                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 204970.159270                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 189377.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 204986.473481                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 204970.159270                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 189377.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 204986.473481                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 204970.159270                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.919758                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114484                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.152727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.919758                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015897                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881282                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106823                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106823                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106823                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106823                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106823                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106823                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2384891                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2384891                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2384891                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2384891                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2384891                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2384891                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106833                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106833                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106833                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106833                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106833                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 238489.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 238489.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 238489.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 238489.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 238489.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 238489.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2279891                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2279891                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2279891                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2279891                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2279891                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2279891                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227989.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 227989.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 227989.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 227989.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 227989.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 227989.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96796                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191234059                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97052                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1970.428832                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.499287                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.500713                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10969884                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10969884                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18679309                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18679309                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18679309                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18679309                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398511                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398611                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398611                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398611                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34680068254                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34680068254                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12844790                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12844790                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34692913044                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34692913044                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34692913044                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34692913044                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11368395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11368395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19077920                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19077920                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19077920                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19077920                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035054                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035054                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.020894                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.020894                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.020894                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.020894                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 87024.117914                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87024.117914                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 128447.900000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 128447.900000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 87034.509946                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87034.509946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 87034.509946                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87034.509946                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        37929                       # number of writebacks
system.cpu0.dcache.writebacks::total            37929                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       301715                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       301715                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       301815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       301815                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       301815                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       301815                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96796                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96796                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96796                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96796                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96796                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7507734741                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7507734741                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7507734741                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7507734741                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7507734741                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7507734741                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005074                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005074                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005074                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005074                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77562.448252                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77562.448252                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77562.448252                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77562.448252                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77562.448252                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77562.448252                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996198                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017130552                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050666.435484                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996198                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12049797                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12049797                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12049797                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12049797                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12049797                       # number of overall hits
system.cpu1.icache.overall_hits::total       12049797                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4137772                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4137772                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4137772                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4137772                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4137772                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4137772                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12049814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12049814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12049814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12049814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12049814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12049814                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 243398.352941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 243398.352941                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 243398.352941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 243398.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 243398.352941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 243398.352941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3352544                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3352544                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3352544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3352544                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3352544                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3352544                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       257888                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       257888                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       257888                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       257888                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       257888                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       257888                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73836                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180526944                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74092                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2436.524105                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.735802                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.264198                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901312                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098688                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9691600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9691600                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7063582                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7063582                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21500                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21500                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16702                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16702                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16755182                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16755182                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16755182                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16755182                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       178534                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       178534                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       178534                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        178534                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       178534                       # number of overall misses
system.cpu1.dcache.overall_misses::total       178534                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20465425725                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20465425725                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20465425725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20465425725                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20465425725                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20465425725                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9870134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9870134                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7063582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7063582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16702                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16933716                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16933716                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16933716                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16933716                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018088                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010543                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010543                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010543                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010543                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114630.410594                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114630.410594                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114630.410594                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114630.410594                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114630.410594                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114630.410594                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24237                       # number of writebacks
system.cpu1.dcache.writebacks::total            24237                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104698                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104698                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104698                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104698                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104698                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104698                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73836                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73836                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73836                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73836                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73836                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73836                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7410459515                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7410459515                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7410459515                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7410459515                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7410459515                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7410459515                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100363.772618                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100363.772618                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100363.772618                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100363.772618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100363.772618                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100363.772618                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
