Running yosys for verilog parsing and synthesis

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)


-- Executing script file `multiplicador.ys' --

1. Executing Liberty frontend.
Imported 39 cell types from liberty file.

2. Executing Verilog-2005 frontend.
Parsing Verilog input from `multiplicador.v' to AST representation.
Generating RTLIL representation for module `\multiplicador'.
Successfully finished Verilog frontend.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \multiplicador

3.1.2. Analyzing design hierarchy..
Top module:  \multiplicador
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\multiplicador.$proc$multiplicador.v:19$1'.
     1/1: $0\S[15:0]

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\multiplicador.\S' using process `\multiplicador.$proc$multiplicador.v:19$1'.
  created $dff cell `$procdff$3' with positive edge clock.

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `multiplicador.$proc$multiplicador.v:19$1'.
Cleaned up 0 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.5. Executing CHECK pass (checking for obvious problems).
checking module multiplicador..
found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multiplicador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multiplicador.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.6.8. Executing OPT_EXPR pass (perform const folding).

3.6.9. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).

3.8. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module multiplicador:
  creating $macc model for $mul$multiplicador.v:20$2 ($mul).
  creating $macc cell for $mul$multiplicador.v:20$2: $auto$alumacc.cc:354:replace_macc$4
  created 0 $alu and 1 $macc cells.

3.9. Executing SHARE pass (SAT-based resource sharing).

3.10. Executing OPT pass (performing simple optimizations).

3.10.1. Executing OPT_EXPR pass (perform const folding).

3.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multiplicador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multiplicador.
Performed a total of 0 changes.

3.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.10.8. Executing OPT_EXPR pass (perform const folding).

3.10.9. Finished OPT passes. (There is nothing left to do.)

3.11. Executing FSM pass (extract and optimize FSM).

3.11.1. Executing FSM_DETECT pass (finding FSMs in design).

3.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.12. Executing OPT pass (performing simple optimizations).

3.12.1. Executing OPT_EXPR pass (perform const folding).

3.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.12.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.12.5. Finished fast OPT passes.

3.13. Executing MEMORY pass.

3.13.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.13.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.13.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.13.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multiplicador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multiplicador.
Performed a total of 0 changes.

3.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.17.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.17.8. Executing OPT_EXPR pass (perform const folding).

3.17.9. Finished OPT passes. (There is nothing left to do.)

3.18. Executing TECHMAP pass (map to technology primitives).

3.18.1. Executing Verilog-2005 frontend.
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.
Mapping multiplicador.$auto$alumacc.cc:354:replace_macc$4 ($macc) with maccmap.
  add \A * \B (8x8 bits, unsigned)
Mapping multiplicador.$procdff$3 ($dff) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$49 ($and) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$51 ($and) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$53 ($and) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$55 ($and) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$57 ($and) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$59 ($and) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$61 ($and) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:82:add$63 ($and) with simplemap.

3.18.2. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_fa'.
Parameter \WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_fa\WIDTH=16'.

3.18.3. Continuing TECHMAP pass.
Mapping multiplicador.$auto$maccmap.cc:114:fulladd$67 using $paramod\_90_fa\WIDTH=16.
Mapping multiplicador.$auto$maccmap.cc:114:fulladd$70 using $paramod\_90_fa\WIDTH=16.
Mapping multiplicador.$auto$maccmap.cc:114:fulladd$73 using $paramod\_90_fa\WIDTH=16.
Mapping multiplicador.$auto$maccmap.cc:114:fulladd$76 using $paramod\_90_fa\WIDTH=16.
Mapping multiplicador.$auto$maccmap.cc:114:fulladd$79 using $paramod\_90_fa\WIDTH=16.
Mapping multiplicador.$auto$maccmap.cc:114:fulladd$82 using $paramod\_90_fa\WIDTH=16.

3.18.4. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_alu'.
Parameter \A_SIGNED = 0
Parameter \B_SIGNED = 0
Parameter \A_WIDTH = 16
Parameter \B_WIDTH = 16
Parameter \Y_WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16'.

3.18.5. Continuing TECHMAP pass.
Mapping multiplicador.$auto$maccmap.cc:240:synth$83 using $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240 ($xor) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238 ($and) with simplemap.

3.18.6. Executing AST frontend in derive mode using pre-parsed AST for module `\_90_lcu'.
Parameter \WIDTH = 16
Generating RTLIL representation for module `$paramod\_90_lcu\WIDTH=16'.

3.18.7. Executing PROC pass (convert processes to netlists).

3.18.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.18.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.18.7.3. Executing PROC_INIT pass (extract init attributes).

3.18.7.4. Executing PROC_ARST pass (detect async resets in processes).

3.18.7.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$804'.
     1/32: $0\p[15:0] [14]
     2/32: $0\g[15:0] [14]
     3/32: $0\p[15:0] [12]
     4/32: $0\g[15:0] [12]
     5/32: $0\p[15:0] [10]
     6/32: $0\g[15:0] [10]
     7/32: $0\p[15:0] [8]
     8/32: $0\g[15:0] [8]
     9/32: $0\p[15:0] [6]
    10/32: $0\g[15:0] [6]
    11/32: $0\p[15:0] [4]
    12/32: $0\g[15:0] [4]
    13/32: $0\p[15:0] [2]
    14/32: $0\g[15:0] [2]
    15/32: $0\p[15:0] [13]
    16/32: $0\g[15:0] [13]
    17/32: $0\p[15:0] [9]
    18/32: $0\g[15:0] [9]
    19/32: $0\p[15:0] [5]
    20/32: $0\g[15:0] [5]
    21/32: $0\p[15:0] [11]
    22/32: $0\g[15:0] [11]
    23/32: $0\p[15:0] [15]
    24/32: $0\g[15:0] [15]
    25/32: $0\p[15:0] [7]
    26/32: $0\g[15:0] [7]
    27/32: $0\p[15:0] [3]
    28/32: $0\g[15:0] [3]
    29/32: $0\p[15:0] [1]
    30/32: $0\g[15:0] [1]
    31/32: $0\g[15:0] [0]
    32/32: $0\p[15:0] [0]

3.18.7.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\_90_lcu\WIDTH=16.\p' from process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$804'.
No latch inferred for signal `$paramod\_90_lcu\WIDTH=16.\g' from process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$804'.

3.18.7.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.18.7.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\_90_lcu\WIDTH=16.$proc$<techmap.v>:207$804'.
Cleaned up 0 empty switches.

3.18.8. Executing OPT pass (performing simple optimizations).

3.18.8.1. Executing OPT_EXPR pass (perform const folding).

3.18.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod\_90_lcu\WIDTH=16'.
Removed a total of 0 cells.

3.18.8.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod\_90_lcu\WIDTH=16..
  removing unused `$and' cell `$and$<techmap.v>:222$809'.
  removing unused `$and' cell `$and$<techmap.v>:222$833'.
  removing unused `$and' cell `$and$<techmap.v>:222$845'.
  removing unused `$and' cell `$and$<techmap.v>:222$851'.
  removing unused `$and' cell `$and$<techmap.v>:230$854'.
  removing unused `$and' cell `$and$<techmap.v>:230$857'.
  removing unused `$and' cell `$and$<techmap.v>:230$860'.
  removing unused `$and' cell `$and$<techmap.v>:230$863'.
  removing unused `$and' cell `$and$<techmap.v>:230$866'.
  removing unused `$and' cell `$and$<techmap.v>:230$869'.
  removing unused `$and' cell `$and$<techmap.v>:230$872'.
  removing unused `$and' cell `$and$<techmap.v>:230$875'.
  removing unused `$and' cell `$and$<techmap.v>:230$878'.
  removing unused `$and' cell `$and$<techmap.v>:230$881'.
  removing unused `$and' cell `$and$<techmap.v>:230$884'.
  removing unused non-port wire \j.
  removing unused non-port wire \i.
  removed 2 unused temporary wires.

3.18.8.5. Finished fast OPT passes.

3.18.9. Continuing TECHMAP pass.
Mapping multiplicador.$auto$maccmap.cc:240:synth$83.lcu using $paramod\_90_lcu\WIDTH=16.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237 ($mux) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.$not$<techmap.v>:258$236 ($not) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:240:synth$83.B_conv ($pos) with simplemap.
Mapping multiplicador.$auto$maccmap.cc:240:synth$83.A_conv ($pos) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$879 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$876 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$873 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$870 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$867 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$864 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$861 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$858 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$855 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$852 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$848 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$842 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$839 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$836 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$830 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$827 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$824 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$821 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$818 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$815 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:222$812 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$849 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$846 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$843 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$840 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$837 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$834 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$831 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$828 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$825 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$822 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$819 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$816 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$813 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$810 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$807 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:212$805 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$882 ($and) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:212$806 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$808 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$811 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$814 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$817 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$820 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$823 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$826 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$829 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$832 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$835 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$838 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$841 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$844 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$847 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$850 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$853 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$856 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$859 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$862 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$865 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$868 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$871 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$874 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$877 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$880 ($or) with simplemap.
Mapping multiplicador.$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:229$883 ($or) with simplemap.
No more expansions possible.

3.19. Executing OPT pass (performing simple optimizations).

3.19.1. Executing OPT_EXPR pass (perform const folding).
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$111' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [8] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$112' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$113' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$114' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$115' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$116' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$117' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$118' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$50 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$119' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$128' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$129' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$130' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$131' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$132' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$133' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$134' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$52 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$135' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$136' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$145' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$146' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$147' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$148' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$149' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$150' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$54 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$151' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$152' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$153' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$162' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$163' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$164' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$165' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$166' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$56 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$167' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$168' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$169' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$170' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$179' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$180' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$181' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$182' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$58 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$183' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$184' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$185' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$186' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$187' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$196' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$197' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$198' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$60 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$199' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$200' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$201' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$202' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$203' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$204' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$213' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$214' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$62 [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$215' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$216' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$217' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$218' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$219' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$220' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$221' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [6] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$230' (const_and) in module `\multiplicador' with constant driver `$auto$rtlil.cc:1629:And$64 [15] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$901' (0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$not$<techmap.v>:258$236_Y [0] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$885' (010) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$545' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$481' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$385' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$321' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$305' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$241' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$465' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$401' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$625' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$561' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$705' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$673' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$689' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$657' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [0] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$902' (0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$not$<techmap.v>:258$236_Y [1] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$886' (010) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$513' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$529' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$497' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$353' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$369' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$337' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$546' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$482' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$386' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$322' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$242' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$273' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$289' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$257' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$466' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$402' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$433' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$449' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$417' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$626' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$562' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$593' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$609' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [0] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$577' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$706' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$674' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$690' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$658' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [1] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$903' (0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$not$<techmap.v>:258$236_Y [2] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$887' (010) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$514' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$530' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$498' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$354' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$370' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$338' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$547' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$483' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$387' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$323' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$274' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$258' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$403' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$434' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$450' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$418' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$627' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$563' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$594' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$610' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [1] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$578' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$707' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$675' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$691' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$659' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [2] = 1'0'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$904' (0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$not$<techmap.v>:258$236_Y [3] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$888' (010) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$313' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [8] = $auto$rtlil.cc:1629:And$52 [8]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$314' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [9] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$250' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [9] = $auto$rtlil.cc:1629:And$54 [9]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$315' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$251' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$316' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$252' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$317' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$253' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$318' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$254' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$319' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$255' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$320' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$256' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:190$234_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$297' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [8] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$265' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [8]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$282' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$298' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [9] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$266' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [9] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$283' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$299' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$267' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$284' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$300' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$268' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$285' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$301' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$269' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$286' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$302' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$270' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$287' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$303' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$271' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$288' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$233_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$304' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$and$<techmap.v>:189$232_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$272' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$67.$or$<techmap.v>:190$235_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$388' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [3] = $auto$rtlil.cc:1629:And$56 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$324' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [3] = $auto$rtlil.cc:1629:And$56 [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$325' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$396' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [11] = $auto$rtlil.cc:1629:And$58 [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$397' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$333' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [12] = $auto$rtlil.cc:1629:And$60 [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$398' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$334' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$399' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$335' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$400' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:189$231_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$336' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$355' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$371' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$339' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$356' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$372' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$340' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$357' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$341' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$380' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$348' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$365' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$381' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$349' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$366' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$382' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$350' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$367' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$383' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$351' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$368' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$233_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$384' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$352' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$70.$or$<techmap.v>:190$235_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$475' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [10] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$411' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [10]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$476' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [11] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$412' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$477' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [12] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$413' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [12] = $auto$rtlil.cc:1629:And$60 [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$478' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$414' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$479' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$415' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$480' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$416' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:190$234_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$435' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$419' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$443' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$459' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [10] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$427' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [10] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$444' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$460' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$428' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [11] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$445' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$461' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$429' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [12] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$446' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$462' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$430' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$447' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$463' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$431' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$448' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$233_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$464' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$and$<techmap.v>:189$232_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$432' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$73.$or$<techmap.v>:190$235_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$548' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$484' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$549' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$485' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$550' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$486' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$70.$and$<techmap.v>:189$232_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$487' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$558' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [13] = $auto$rtlil.cc:1629:And$62 [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$559' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$495' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [14] = $auto$rtlil.cc:1629:And$64 [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$560' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:189$231_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$496' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$515' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$531' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$499' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$516' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$532' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$500' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$517' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$533' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$501' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$518' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$534' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$502' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [5] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$519' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$503' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$542' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$510' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [13]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$527' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$543' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$511' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$528' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$233_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$544' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$and$<techmap.v>:189$232_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$512' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$76.$or$<techmap.v>:190$235_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$564' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$565' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$636' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$70.$xor$<techmap.v>:190$234_Y [11]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$637' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [12] = $auto$rtlil.cc:1629:And$60 [12]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$638' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [13] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$574' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$76.$xor$<techmap.v>:190$234_Y [13]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$639' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [14] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$575' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [14] = $auto$rtlil.cc:1629:And$64 [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$640' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$576' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:190$234_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$595' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$611' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [2] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$579' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$596' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$580' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$597' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$581' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$620' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [11] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$588' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [11]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$621' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [12] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$589' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [12]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$606' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$622' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [13] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$590' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [13] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$607' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$623' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$591' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [14] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$608' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$233_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$624' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$and$<techmap.v>:189$232_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$592' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$79.$or$<techmap.v>:190$235_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$641' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$642' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$643' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$708' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$644' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [3]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$645' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [4]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$646' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [5]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$647' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [6]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$719' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [14] = $auto$rtlil.cc:1629:And$64 [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$720' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$656' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:190$234_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$676' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$692' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [3] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$660' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$677' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [4] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$661' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$678' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [5] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$662' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$679' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [6] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$663' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [6]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$703' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [14] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$671' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [14]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$688' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [15] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$704' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$672' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [15] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$721' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$722' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$723' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [2]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$724' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [3]'.
Replacing $_NOT_ cell `$auto$simplemap.cc:37:simplemap_not$905' (0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$not$<techmap.v>:258$236_Y [4] = 1'1'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$889' (010) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$725' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$890' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [5] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [4]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$891' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [6] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [5]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$892' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [7] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$232_Y [6]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$893' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [8] = $techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [7]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$894' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [9] = $techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [8]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$895' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [10] = $techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [9]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$896' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [11] = $techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [10]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$897' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [12] = $techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [11]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$898' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [13] = $techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [12]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$899' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [14] = $techmap$auto$maccmap.cc:114:fulladd$82.$or$<techmap.v>:190$235_Y [13]'.
Replacing $_MUX_ cell `$auto$simplemap.cc:277:simplemap_mux$900' (??0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$ternary$<techmap.v>:258$237_Y [15] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$736' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239_Y [15] = $techmap$auto$maccmap.cc:114:fulladd$82.$and$<techmap.v>:189$233_Y [14]'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$737' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240_Y [0] = $auto$rtlil.cc:1629:And$50 [0]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$754' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [0] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$953' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:212$805_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$955' (00) in module `\multiplicador' with constant driver `$auto$maccmap.cc:247:synth$86 [0] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$738' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240_Y [1] = $techmap$auto$maccmap.cc:114:fulladd$67.$xor$<techmap.v>:189$231_Y [1]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$755' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [1] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$952' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$807_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$956' (00) in module `\multiplicador' with constant driver `$auto$maccmap.cc:247:synth$86 [1] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$739' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240_Y [2] = $techmap$auto$maccmap.cc:114:fulladd$73.$xor$<techmap.v>:189$231_Y [2]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$756' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [2] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$922' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$864_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$975' (00) in module `\multiplicador' with constant driver `$auto$maccmap.cc:247:synth$86 [2] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$740' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240_Y [3] = $techmap$auto$maccmap.cc:114:fulladd$79.$xor$<techmap.v>:189$231_Y [3]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$944' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$831_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$757' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [3] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$951' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$810_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$957' (00) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$811_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$964' (00) in module `\multiplicador' with constant driver `$auto$maccmap.cc:247:synth$86 [3] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$741' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240_Y [4] = $techmap$auto$maccmap.cc:114:fulladd$82.$xor$<techmap.v>:189$231_Y [4]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$758' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [4] = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$921' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$867_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$976' (00) in module `\multiplicador' with constant driver `$auto$maccmap.cc:247:synth$86 [4] = 1'0'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$742' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240_Y [5] = $techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:262$239_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$925' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:229$855_Y = 1'0'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$950' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$813_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$958' (?0) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$814_Y = $techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [5]'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$972' (?0) in module `\multiplicador' with constant driver `$auto$maccmap.cc:247:synth$86 [5] = $techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [5]'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$940' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$843_Y = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$968' (?0) in module `\multiplicador' with constant driver `$auto$maccmap.cc:247:synth$86 [7] = $techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$835_Y'.
Replacing $_AND_ cell `$auto$simplemap.cc:85:simplemap_bitop$769' (const_and) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$and$<techmap.v>:260$238_Y [15] = 1'0'.
Replacing $_OR_ cell `$auto$simplemap.cc:85:simplemap_bitop$963' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.lcu.$or$<techmap.v>:221$829_Y = $techmap$auto$maccmap.cc:240:synth$83.lcu.$and$<techmap.v>:221$828_Y'.
Replacing $_XOR_ cell `$auto$simplemap.cc:85:simplemap_bitop$753' (0?) in module `\multiplicador' with constant driver `$techmap$auto$maccmap.cc:240:synth$83.$xor$<techmap.v>:263$240_Y [16] = $auto$maccmap.cc:247:synth$86 [15]'.

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$906'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$907'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$908'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$909'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$910'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$911'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$912'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$913'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$914'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$915'.
  removing unused `$_NOT_' cell `$auto$simplemap.cc:37:simplemap_not$916'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$927'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$928'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$930'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$931'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$936'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$937'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$938'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$939'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$941'.
  removing unused `$_AND_' cell `$auto$simplemap.cc:85:simplemap_bitop$945'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$967'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$969'.
  removing unused `$_OR_' cell `$auto$simplemap.cc:85:simplemap_bitop$970'.

3.19.5. Finished fast OPT passes.

3.20. Executing ABC pass (technology mapping using ABC).

3.20.1. Extracting gate netlist of module `\multiplicador' to `<abc-temp-dir>/input.blif'..
Extracted 347 gates and 363 wires to a netlist network with 16 inputs and 16 outputs.

3.20.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 15 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + retime -o 
ABC: + map 
ABC: Warning: The network was strashed and balanced before mapping.
ABC: + write_blif <abc-temp-dir>/output.blif 

3.20.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      106
ABC RESULTS:              AOI3 cells:       35
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:       32
ABC RESULTS:               NOT cells:       11
ABC RESULTS:              OAI3 cells:        4
ABC RESULTS:                OR cells:       14
ABC RESULTS:              XNOR cells:       33
ABC RESULTS:               XOR cells:       79
ABC RESULTS:        internal signals:      331
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

3.21. Executing OPT pass (performing simple optimizations).

3.21.1. Executing OPT_EXPR pass (perform const folding).

3.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

3.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

3.21.5. Finished fast OPT passes.

3.22. Executing HIERARCHY pass (managing design hierarchy).

3.22.1. Analyzing design hierarchy..
Top module:  \multiplicador

3.22.2. Analyzing design hierarchy..
Top module:  \multiplicador
Removed 0 unused modules.

3.23. Printing statistics.

=== multiplicador ===

   Number of wires:                310
   Number of wire bits:            354
   Number of public wires:           4
   Number of public wire bits:      33
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                337
     $_AND_                        106
     $_AOI3_                        35
     $_DFF_P_                       16
     $_NAND_                         7
     $_NOR_                         32
     $_NOT_                         11
     $_OAI3_                         4
     $_OR_                          14
     $_XNOR_                        33
     $_XOR_                         79

3.24. Executing CHECK pass (checking for obvious problems).
checking module multiplicador..
found and reported 0 problems.

4. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=384.00) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=704.00) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\multiplicador':
  mapped 16 $_DFF_P_ cells to \DFFPOSX1 cells.

5. Executing OPT pass (performing simple optimizations).

5.1. Executing OPT_EXPR pass (perform const folding).

5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multiplicador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multiplicador.
Performed a total of 0 changes.

5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

5.6. Executing OPT_RMDFF pass (remove dff with constant values).

5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

5.8. Executing OPT_EXPR pass (perform const folding).

5.9. Finished OPT passes. (There is nothing left to do.)

6. Executing ABC pass (technology mapping using ABC).

6.1. Extracting gate netlist of module `\multiplicador' to `<abc-temp-dir>/input.blif'..
Extracted 321 gates and 337 wires to a netlist network with 16 inputs and 16 outputs.

6.1.1. Executing ABC.
Running ABC command: /usr/local/share/qflow/bin/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "PADINOUT".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Scl_LibertyReadGenlib() skipped cell "PADFC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADNC" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADVDD" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "PADGND" without logic function.
ABC: Library "osu035_stdcells" from "/usr/local/share/qflow/tech/osu035/osu035_stdcells.lib" has 28 cells (11 skipped: 4 seq; 3 tri-state; 4 no func).  Time =     0.00 sec
ABC: Memory =    0.38 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + strash 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + ifraig 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + map -M 1 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.1.2. Re-integrating ABC results.
ABC RESULTS:            AND2X2 cells:       25
ABC RESULTS:           AOI21X1 cells:       82
ABC RESULTS:           AOI22X1 cells:       22
ABC RESULTS:             INVX1 cells:       73
ABC RESULTS:           NAND2X1 cells:      127
ABC RESULTS:           NAND3X1 cells:      131
ABC RESULTS:            NOR2X1 cells:       48
ABC RESULTS:            NOR3X1 cells:        9
ABC RESULTS:           OAI21X1 cells:      126
ABC RESULTS:           OAI22X1 cells:        6
ABC RESULTS:             OR2X2 cells:        7
ABC RESULTS:           XNOR2X1 cells:        9
ABC RESULTS:            XOR2X1 cells:        4
ABC RESULTS:        internal signals:      305
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       16
Removing temp directory.

7. Executing FLATTEN pass (flatten design).
No more expansions possible.
Removed 0 unused cells and 337 unused wires.

8. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Don't map input port multiplicador.A: Missing option -inpad.
Don't map input port multiplicador.B: Missing option -inpad.
Mapping port multiplicador.S using BUFX2.
Don't map input port multiplicador.clk: Missing option -inpad.

9. Executing OPT pass (performing simple optimizations).

9.1. Executing OPT_EXPR pass (perform const folding).

9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \multiplicador..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \multiplicador.
Performed a total of 0 changes.

9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\multiplicador'.
Removed a total of 0 cells.

9.6. Executing OPT_RMDFF pass (remove dff with constant values).

9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \multiplicador..

9.8. Executing OPT_EXPR pass (perform const folding).

9.9. Finished OPT passes. (There is nothing left to do.)

10. Executing BLIF backend.

End of script. Logfile hash: 2027d15bb4
CPU: user 0.36s system 0.00s, MEM: 37.28 MB total, 10.61 MB resident
Yosys 0.7 (git sha1 61f6811, gcc 6.2.0-11ubuntu1 -O2 -fdebug-prefix-map=/build/yosys-OIL3SR/yosys-0.7=. -fstack-protector-strong -fPIC -Os)
Time spent: 12% 16x opt_expr (0 sec), 12% 1x share (0 sec), ...
Cleaning up output syntax
Cleaning Up blif file syntax
Running blifFanout (iterative)

Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 20 (load 529.082) from node _85_,
driven by INVX1 with strength 102.797 (fF driven at latency 200)
Top fanout load-to-strength ratio is 5.14687 (latency = 1029.37 ps)
Top input node fanout is 16 (load 648.253) from node clk.
Warning 1: load of 120.767 is 1.11827 times greater than strongest gate OAI22X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 3: load of 122.82 is 1.2119 times greater than strongest gate NAND3X1
Warning 8: load of 149.384 is 1.47402 times greater than strongest gate NAND3X1
Warning 9: load of 149.59 is 1.47604 times greater than strongest gate NAND3X1
Warning 15: load of 175.737 is 1.73405 times greater than strongest gate NAND3X1
47 gates exceed specified minimum load.
4 buffers were added.
16 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 653    	Out: 637    	-16
	"2" gates	In: 48    	Out: 60    	+12

gates resized: 20
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 11 (load 343.387) from node _434_,
driven by INVX4 with strength 417.401 (fF driven at latency 200)
Top fanout load-to-strength ratio is 1.63537 (latency = 327.075 ps)
Top input node fanout is 16 (load 648.253) from node clk.
Warning 1: load of 120.767 is 1.11827 times greater than strongest gate OAI22X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 3: load of 122.82 is 1.2119 times greater than strongest gate NAND3X1
Warning 8: load of 149.384 is 1.47402 times greater than strongest gate NAND3X1
Warning 9: load of 149.59 is 1.47604 times greater than strongest gate NAND3X1
Warning 15: load of 175.737 is 1.73405 times greater than strongest gate NAND3X1
47 gates exceed specified minimum load.
0 buffers were added.
7 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 637    	Out: 637    	+0
	"2" gates	In: 64    	Out: 57    	-7
	"4" gates	In: 3    	Out: 10    	+7
	"8" gates	In: 1    	Out: 1    	+0

gates resized: 7
Parsing library "osu035_stdcells"
End of library at line 6636
Lib Read:  Processed 6637 lines.
Top internal fanout is 11 (load 381.611) from node _434_,
driven by INVX4 with strength 417.401 (fF driven at latency 200)
Top fanout load-to-strength ratio is 1.63537 (latency = 327.075 ps)
Top input node fanout is 16 (load 648.253) from node clk.
Warning 1: load of 120.767 is 1.11827 times greater than strongest gate OAI22X1
This warning will only be repeated for larger overload ratios.  Warning count reflects
the total number of overloaded nets.
Warning 3: load of 122.82 is 1.2119 times greater than strongest gate NAND3X1
Warning 8: load of 149.384 is 1.47402 times greater than strongest gate NAND3X1
Warning 9: load of 149.59 is 1.47604 times greater than strongest gate NAND3X1
Warning 15: load of 175.737 is 1.73405 times greater than strongest gate NAND3X1
47 gates exceed specified minimum load.
0 buffers were added.
0 gates were changed.

Gate counts by drive strength:

	"1" gates	In: 637    	Out: 637    	+0
	"2" gates	In: 57    	Out: 57    	+0
	"4" gates	In: 10    	Out: 10    	+0
	"8" gates	In: 1    	Out: 1    	+0

gates resized: 0

Generating RTL verilog and SPICE netlist file in directory
	 /home/jcscheunemann/Work/Qflow-exemplos/synthesis
Files:
   Verilog: /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.rtl.v
   Verilog: /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.rtlnopwr.v
   Spice:   /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.spc

Running blif2Verilog.
Running blif2BSpice.
Running spi2xspice.py
Synthesis script ended on dom jul 9 22:59:39 -03 2017
Running blif2cel.tcl
Loaded LEF file (/usr/local/share/qflow/tech/osu035/osu035_stdcells.lef) for reading...
Loaded BLIF file (/home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.blif) for reading ...
Loaded CEL file (/home/jcscheunemann/Work/Qflow-exemplos/layout/multiplicador.cel) for writing...
1st pass of blif file /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.blif. . .
Reading macros from LEF file. . .
Parsing macro AND2X2:  Ports are:
parse_pin
macroname: AND2X2, pinname: A
Port type: INPUT 
A -240 -261 1
parse_pin
macroname: AND2X2, pinname: B
Port type: INPUT 
B -80 -100 1
parse_pin
macroname: AND2X2, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: AND2X2, pinname: Y
Port type: OUTPUT 
Y 179 -680 1
parse_pin
macroname: AND2X2, pinname: vdd
Port type: INOUT 
vdd 80 590 1
Parsing macro AOI21X1:  Ports are:
parse_pin
macroname: AOI21X1, pinname: A
Port type: INPUT 
A -160 -70 1
parse_pin
macroname: AOI21X1, pinname: B
Port type: INPUT 
B -80 -261 1
parse_pin
macroname: AOI21X1, pinname: C
Port type: INPUT 
C 240 -501 1
parse_pin
macroname: AOI21X1, pinname: gnd
Port type: INOUT 
gnd 240 -870 1
parse_pin
macroname: AOI21X1, pinname: Y
Port type: OUTPUT 
Y 80 -680 1
parse_pin
macroname: AOI21X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro AOI22X1:  Ports are:
parse_pin
macroname: AOI22X1, pinname: A
Port type: INPUT 
A -240 -70 1
parse_pin
macroname: AOI22X1, pinname: B
Port type: INPUT 
B -160 -261 1
parse_pin
macroname: AOI22X1, pinname: C
Port type: INPUT 
C 320 -61 1
parse_pin
macroname: AOI22X1, pinname: D
Port type: INPUT 
D 140 -180 1
parse_pin
macroname: AOI22X1, pinname: gnd
Port type: INOUT 
gnd 320 -770 1
parse_pin
macroname: AOI22X1, pinname: Y
Port type: OUTPUT 
Y 10 -431 1
parse_pin
macroname: AOI22X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro BUFX2:  Ports are:
parse_pin
macroname: BUFX2, pinname: A
Port type: INPUT 
A -160 -140 1
parse_pin
macroname: BUFX2, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: BUFX2, pinname: Y
Port type: OUTPUT 
Y 170 0 1
parse_pin
macroname: BUFX2, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro BUFX4:  Ports are:
parse_pin
macroname: BUFX4, pinname: A
Port type: INPUT 
A -230 -100 1
parse_pin
macroname: BUFX4, pinname: gnd
Port type: INOUT 
gnd 240 -770 1
parse_pin
macroname: BUFX4, pinname: Y
Port type: OUTPUT 
Y 89 -300 1
parse_pin
macroname: BUFX4, pinname: vdd
Port type: INOUT 
vdd 240 570 1
Parsing macro NOR3X1:  Ports are:
parse_pin
macroname: NOR3X1, pinname: A
Port type: INPUT 
A -350 -501 1
parse_pin
macroname: NOR3X1, pinname: B
Port type: INPUT 
B -200 -300 1
parse_pin
macroname: NOR3X1, pinname: C
Port type: INPUT 
C -40 -100 1
parse_pin
macroname: NOR3X1, pinname: gnd
Port type: INOUT 
gnd -80 -890 1
parse_pin
macroname: NOR3X1, pinname: Y
Port type: OUTPUT 
Y -211 -670 1
parse_pin
macroname: NOR3X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro DFFPOSX1:  Ports are:
parse_pin
macroname: DFFPOSX1, pinname: Q
Port type: OUTPUT 
Q 580 -420 1
parse_pin
macroname: DFFPOSX1, pinname: CLK
Port type: INPUT 
CLK -500 -280 1
parse_pin
macroname: DFFPOSX1, pinname: D
Port type: INPUT 
D -450 -111 1
parse_pin
macroname: DFFPOSX1, pinname: gnd
Port type: INOUT 
gnd -170 -870 1
parse_pin
macroname: DFFPOSX1, pinname: vdd
Port type: INOUT 
vdd -160 770 1
Parsing macro INVX1:  Ports are:
parse_pin
macroname: INVX1, pinname: A
Port type: INPUT 
A -80 -540 1
parse_pin
macroname: INVX1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: INVX1, pinname: Y
Port type: OUTPUT 
Y 80 0 1
parse_pin
macroname: INVX1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro INVX2:  Ports are:
parse_pin
macroname: INVX2, pinname: A
Port type: INPUT 
A -80 -340 1
parse_pin
macroname: INVX2, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: INVX2, pinname: Y
Port type: OUTPUT 
Y 80 0 1
parse_pin
macroname: INVX2, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro INVX4:  Ports are:
parse_pin
macroname: INVX4, pinname: A
Port type: INPUT 
A -160 -340 1
parse_pin
macroname: INVX4, pinname: gnd
Port type: INOUT 
gnd 160 -770 1
parse_pin
macroname: INVX4, pinname: Y
Port type: OUTPUT 
Y 0 0 1
parse_pin
macroname: INVX4, pinname: vdd
Port type: INOUT 
vdd 160 570 1
Parsing macro INVX8:  Ports are:
parse_pin
macroname: INVX8, pinname: A
Port type: INPUT 
A -320 -340 1
parse_pin
macroname: INVX8, pinname: gnd
Port type: INOUT 
gnd 0 -770 1
parse_pin
macroname: INVX8, pinname: Y
Port type: OUTPUT 
Y -160 410 1
parse_pin
macroname: INVX8, pinname: vdd
Port type: INOUT 
vdd 0 570 1
Parsing macro NAND2X1:  Ports are:
parse_pin
macroname: NAND2X1, pinname: A
Port type: INPUT 
A -160 -340 1
parse_pin
macroname: NAND2X1, pinname: B
Port type: INPUT 
B 160 140 1
parse_pin
macroname: NAND2X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: NAND2X1, pinname: Y
Port type: OUTPUT 
Y 100 -680 1
parse_pin
macroname: NAND2X1, pinname: vdd
Port type: INOUT 
vdd 160 770 1
Parsing macro NAND3X1:  Ports are:
parse_pin
macroname: NAND3X1, pinname: A
Port type: INPUT 
A -240 60 1
parse_pin
macroname: NAND3X1, pinname: B
Port type: INPUT 
B -40 -100 1
parse_pin
macroname: NAND3X1, pinname: C
Port type: INPUT 
C 80 260 1
parse_pin
macroname: NAND3X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: NAND3X1, pinname: Y
Port type: OUTPUT 
Y -80 680 1
parse_pin
macroname: NAND3X1, pinname: vdd
Port type: INOUT 
vdd 80 790 1
Parsing macro NOR2X1:  Ports are:
parse_pin
macroname: NOR2X1, pinname: A
Port type: INPUT 
A -160 -540 1
parse_pin
macroname: NOR2X1, pinname: B
Port type: INPUT 
B 160 -61 1
parse_pin
macroname: NOR2X1, pinname: gnd
Port type: INOUT 
gnd 160 -870 1
parse_pin
macroname: NOR2X1, pinname: Y
Port type: OUTPUT 
Y 0 -300 1
parse_pin
macroname: NOR2X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro OAI21X1:  Ports are:
parse_pin
macroname: OAI21X1, pinname: A
Port type: INPUT 
A -160 -330 1
parse_pin
macroname: OAI21X1, pinname: B
Port type: INPUT 
B -80 -140 1
parse_pin
macroname: OAI21X1, pinname: C
Port type: INPUT 
C 160 300 1
parse_pin
macroname: OAI21X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: OAI21X1, pinname: Y
Port type: OUTPUT 
Y 50 -100 1
parse_pin
macroname: OAI21X1, pinname: vdd
Port type: INOUT 
vdd 179 770 1
Parsing macro OAI22X1:  Ports are:
parse_pin
macroname: OAI22X1, pinname: A
Port type: INPUT 
A -240 -330 1
parse_pin
macroname: OAI22X1, pinname: B
Port type: INPUT 
B -160 -140 1
parse_pin
macroname: OAI22X1, pinname: C
Port type: INPUT 
C 320 -261 1
parse_pin
macroname: OAI22X1, pinname: D
Port type: INPUT 
D 160 -140 1
parse_pin
macroname: OAI22X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: OAI22X1, pinname: Y
Port type: OUTPUT 
Y 0 -300 1
parse_pin
macroname: OAI22X1, pinname: vdd
Port type: INOUT 
vdd 320 570 1
Parsing macro OR2X2:  Ports are:
parse_pin
macroname: OR2X2, pinname: A
Port type: INPUT 
A -240 -540 1
parse_pin
macroname: OR2X2, pinname: B
Port type: INPUT 
B -40 -221 1
parse_pin
macroname: OR2X2, pinname: gnd
Port type: INOUT 
gnd 80 -790 1
parse_pin
macroname: OR2X2, pinname: Y
Port type: OUTPUT 
Y 240 -100 1
parse_pin
macroname: OR2X2, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro XOR2X1:  Ports are:
parse_pin
macroname: XOR2X1, pinname: A
Port type: INPUT 
A -410 -290 1
parse_pin
macroname: XOR2X1, pinname: B
Port type: INPUT 
B 439 -300 1
parse_pin
macroname: XOR2X1, pinname: gnd
Port type: INOUT 
gnd -310 -711 1
parse_pin
macroname: XOR2X1, pinname: Y
Port type: OUTPUT 
Y 0 -700 1
parse_pin
macroname: XOR2X1, pinname: vdd
Port type: INOUT 
vdd -300 640 1
Parsing macro XNOR2X1:  Ports are:
parse_pin
macroname: XNOR2X1, pinname: A
Port type: INPUT 
A -210 -360 1
parse_pin
macroname: XNOR2X1, pinname: B
Port type: INPUT 
B 439 -300 1
parse_pin
macroname: XNOR2X1, pinname: gnd
Port type: INOUT 
gnd -310 -711 1
parse_pin
macroname: XNOR2X1, pinname: Y
Port type: OUTPUT 
Y 50 -500 1
parse_pin
macroname: XNOR2X1, pinname: vdd
Port type: INOUT 
vdd -300 640 1
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
No multiplicador.cel2 file found for project. . . continuing without pin placement hints
Running GrayWolf placement

twflow version:2.1 date:Mon May 25 21:15:08 EDT 1992
Authors: Bill Swartz, Carl Sechen
         Yale University

syntax version:v1.1 date:Mon May 25 21:11:10 EDT 1992
TimberWolf System Syntax Checker
Authors: Carl Sechen, Kai-Win Lee, Bill Swartz,
         Dahe Chen, and Jimmy Lam
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
Read  450 objects so far...
Read  500 objects so far...
Read  550 objects so far...
Read  600 objects so far...
Read  650 objects so far...
Read  700 objects so far...
No syntax errors were found

syntax terminated normally with no errors and 0 warning[s]


----------------------------
Total stdcells     :705
Total cell width   :4.36e+05
Total cell height  :1.41e+06
Total cell area    :8.71e+08
Total core area    :8.71e+08
Average cell height:2.00e+03


nocut - replacement for Mincut version:v1.0 date:Mon May 25 21:09:40 EDT 1992
TimberWolf System Floorplan Setup Program
Authors: Carl Sechen, Bill Swartz,
         Yale University

Read   50 objects so far...
Read  100 objects so far...
Read  150 objects so far...
Read  200 objects so far...
Read  250 objects so far...
Read  300 objects so far...
Read  350 objects so far...
Read  400 objects so far...
Read  450 objects so far...
Read  500 objects so far...
Read  550 objects so far...
Read  600 objects so far...
Read  650 objects so far...
Read  700 objects so far...
Splitting multiplicador.cel into multiplicador.scel and multiplicador.mcel...
	done!


nocut - replacement for Mincut terminated normally with no errors and 0 warning[s]


TimberWolfMC version:v2.2 date:Mon May 25 21:18:34 EDT 1992
Authors: Carl Sechen, Bill Swartz, Kai-Win Lee
         Dahe Chen, and Jimmy Lam
         Yale University

config version:v1.0 date:Mon May 25 20:57:18 EDT 1992
Row configuration program
    Yale University


config switches:
	Graphics mode on
	config will inherit window



config terminated normally with no errors and 0 warning[s]


TimberWolfMC terminated normally with no errors and 0 warning[s]



TimberWolfSC switches:
	Graphics mode on
	TimberWolfSC will inherit window

TimberWolfSC version:v6.0 date:Mon May 25 21:19:07 EDT 1992
Row-Based Placement and Global Routing Program
Authors: Carl Sechen, Kai-Win Lee, and Bill Swartz,
         Yale University
  0 
  1   2   3   4   5   6   7   8   9  10  11  12  13  14  15 
 16  17  18  19  20  21  22  23  24  25  26  27  28  29  30 
 31  32  33  34  35  36  37  38  39  40  41  42  43  44  45 
 46  47  48  49  50  51  52  53  54  55  56  57  58  59  60 
 61  62  63  64  65  66  67  68  69  70  71  72  73  74  75 
 76  77  78  79  80  81  82  83  84  85  86  87  88  89  90 
 91  92  93  94  95  96  97  98  99 100 101 102 103 104 105 
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 
121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 
151 152 153 154 155 156 157 158 
 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  158
 tracks = 155 at attempts =  1000
 tracks = 151 at attempts =  2000
 tracks = 151 at attempts =  3000
 tracks = 151 at attempts =  4000
 tracks = 151 at attempts =  5000
 tracks = 151 at attempts =  6000
 tracks = 151 at attempts =  7000
 tracks = 151 at attempts =  8000
 tracks = 151 at attempts =  9000
 tracks = 151 at attempts = 10000
 tracks = 151 at attempts = 11000
 tracks = 151 at attempts = 12000
 tracks = 151 at attempts = 13000
 tracks = 151 at attempts = 14000
 tracks = 151 at attempts = 15000
 tracks = 151 at attempts = 16000
 tracks = 151 at attempts = 17000
 tracks = 151 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  160
 tracks = 152 at attempts =  1000
 tracks = 149 at attempts =  2000
 tracks = 148 at attempts =  3000
 tracks = 148 at attempts =  4000
 tracks = 148 at attempts =  5000
 tracks = 148 at attempts =  6000
 tracks = 148 at attempts =  7000
 tracks = 148 at attempts =  8000
 tracks = 148 at attempts =  9000
 tracks = 148 at attempts = 10000
 tracks = 148 at attempts = 11000
 tracks = 148 at attempts = 12000
 tracks = 148 at attempts = 13000
 tracks = 148 at attempts = 14000
 tracks = 148 at attempts = 15000
 tracks = 148 at attempts = 16000
 tracks = 148 at attempts = 17000
 tracks = 148 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  156
 tracks = 148 at attempts =  1000
 tracks = 147 at attempts =  2000
 tracks = 146 at attempts =  3000
 tracks = 146 at attempts =  4000
 tracks = 146 at attempts =  5000
 tracks = 146 at attempts =  6000
 tracks = 146 at attempts =  7000
 tracks = 146 at attempts =  8000
 tracks = 146 at attempts =  9000
 tracks = 146 at attempts = 10000
 tracks = 146 at attempts = 11000
 tracks = 146 at attempts = 12000
 tracks = 146 at attempts = 13000
 tracks = 146 at attempts = 14000
 tracks = 146 at attempts = 15000
 tracks = 146 at attempts = 16000
 tracks = 146 at attempts = 17000
 tracks = 146 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  164
 tracks = 164 at attempts =  1000
 tracks = 164 at attempts =  2000
 tracks = 164 at attempts =  3000
 tracks = 164 at attempts =  4000
 tracks = 164 at attempts =  5000
 tracks = 164 at attempts =  6000
 tracks = 164 at attempts =  7000
 tracks = 164 at attempts =  8000
 tracks = 164 at attempts =  9000
 tracks = 164 at attempts = 10000
 tracks = 164 at attempts = 11000
 tracks = 164 at attempts = 12000
 tracks = 164 at attempts = 13000
 tracks = 164 at attempts = 14000
 tracks = 164 at attempts = 15000
 tracks = 164 at attempts = 16000
 tracks = 164 at attempts = 17000
 tracks = 164 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  154
 tracks = 146 at attempts =  1000
 tracks = 144 at attempts =  2000
 tracks = 144 at attempts =  3000
 tracks = 144 at attempts =  4000
 tracks = 144 at attempts =  5000
 tracks = 144 at attempts =  6000
 tracks = 144 at attempts =  7000
 tracks = 144 at attempts =  8000
 tracks = 144 at attempts =  9000
 tracks = 144 at attempts = 10000
 tracks = 144 at attempts = 11000
 tracks = 144 at attempts = 12000
 tracks = 144 at attempts = 13000
 tracks = 144 at attempts = 14000
 tracks = 144 at attempts = 15000
 tracks = 144 at attempts = 16000
 tracks = 144 at attempts = 17000
 tracks = 144 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  159
 tracks = 152 at attempts =  1000
 tracks = 150 at attempts =  2000
 tracks = 148 at attempts =  3000
 tracks = 148 at attempts =  4000
 tracks = 148 at attempts =  5000
 tracks = 148 at attempts =  6000
 tracks = 148 at attempts =  7000
 tracks = 148 at attempts =  8000
 tracks = 148 at attempts =  9000
 tracks = 148 at attempts = 10000
 tracks = 148 at attempts = 11000
 tracks = 148 at attempts = 12000
 tracks = 148 at attempts = 13000
 tracks = 148 at attempts = 14000
 tracks = 148 at attempts = 15000
 tracks = 148 at attempts = 16000
 tracks = 148 at attempts = 17000
 tracks = 148 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  158
 tracks = 147 at attempts =  1000
 tracks = 144 at attempts =  2000
 tracks = 144 at attempts =  3000
 tracks = 144 at attempts =  4000
 tracks = 144 at attempts =  5000
 tracks = 144 at attempts =  6000
 tracks = 144 at attempts =  7000
 tracks = 144 at attempts =  8000
 tracks = 144 at attempts =  9000
 tracks = 144 at attempts = 10000
 tracks = 144 at attempts = 11000
 tracks = 144 at attempts = 12000
 tracks = 144 at attempts = 13000
 tracks = 144 at attempts = 14000
 tracks = 144 at attempts = 15000
 tracks = 144 at attempts = 16000
 tracks = 144 at attempts = 17000
 tracks = 144 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified

 block left edge is at -399
 the longest block length is 34720
 building the steiner trees
 rebuilding the steiner tree

----start doing coarse global routing ------ 
 ITERATION  1

  longest Row is:6   Its length is:33760
 doing feed-through pins assignment
 building the net-tree now !
 set up the global routing grids
 the starting value of tracks =  166
 tracks = 166 at attempts =  1000
 tracks = 166 at attempts =  2000
 tracks = 166 at attempts =  3000
 tracks = 166 at attempts =  4000
 tracks = 166 at attempts =  5000
 tracks = 166 at attempts =  6000
 tracks = 166 at attempts =  7000
 tracks = 166 at attempts =  8000
 tracks = 166 at attempts =  9000
 tracks = 166 at attempts = 10000
 tracks = 166 at attempts = 11000
 tracks = 166 at attempts = 12000
 tracks = 166 at attempts = 13000
 tracks = 166 at attempts = 14000
 tracks = 166 at attempts = 15000
 tracks = 166 at attempts = 16000
 tracks = 166 at attempts = 17000
 tracks = 166 at attempts = 18000
 removing redundant feed-through pins
 the connectivity of all the nets is verified


***********************************************
*ACTUAL* FINAL NUMBER OF ROUTING TRACKS: 144
***********************************************


TimberWolfSC terminated normally with no errors and 0 warning[s]


twflow terminated normally with no errors and 0 warning[s]

Running getfillcell.tcl
Using cell FILL for fill
Running place2def.tcl
Limits: xbot = -750.0 ybot = -530.0 xtop = 33710.0 ytop = 26130.0
Core values: 80.0 100 33840.0 26100
Offsets: 80.0 100
4 routing layers
134 horizontal tracks from -400.0 to 26400.0 step 200 (M1, M3, ...)
217 vertical tracks from -480.0 to 34240.0 step 160.0 (M2, M4, ...)
Done with place2def.tcl
Running addspacers.tcl -stripe 5 50 PG -nostretch multiplicador /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef FILL
Running addspacers.tcl
Reading FILL macros from LEF file.
Reading DEF file multiplicador.def. . .
Number of rows is 13
Longest row has width 338.4 um
addspacers:  Inserting 6 stripes of width 4.8 um (5 um requested)
  Pitch 49.6 um, offset 44.8 um
Analysis of DEF file:
Number of components = 705
New number of components = 725
Number of rows = 13
Done with addspacers.tcl
Running blifanno.tcl
Reading DEF file multiplicador.def. . .
Done with blifanno.tcl

Generating RTL verilog and SPICE netlist file in directory
   /home/jcscheunemann/Work/Qflow-exemplos/synthesis
Files:
   Verilog: /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.rtl.v
   Verilog: /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.rtlnopwr.v
   Spice:   /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.spc

Running blif2Verilog.
Running blif2BSpice.
Placement script ended on dom jul 9 22:59:57 -03 2017
----------------------------------------------
Vesta static timing analysis tool
(c) 2013-2017 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "multiplicador"
Lib Read:  Processed 6637 lines.
Verilog netlist read:  Processed 717 lines.
Number of paths analyzed:  16

Top 16 maximum delay paths:
Path DFFPOSX1_16/CLK to output pin S[12] delay 367.07 ps
Path DFFPOSX1_15/CLK to output pin S[11] delay 367.07 ps
Path DFFPOSX1_14/CLK to output pin S[10] delay 367.07 ps
Path DFFPOSX1_13/CLK to output pin S[9] delay 367.07 ps
Path DFFPOSX1_12/CLK to output pin S[8] delay 367.07 ps
Path DFFPOSX1_11/CLK to output pin S[7] delay 367.07 ps
Path DFFPOSX1_10/CLK to output pin S[6] delay 367.07 ps
Path DFFPOSX1_9/CLK to output pin S[5] delay 367.07 ps
Path DFFPOSX1_8/CLK to output pin S[4] delay 367.07 ps
Path DFFPOSX1_7/CLK to output pin S[3] delay 367.07 ps
Path DFFPOSX1_6/CLK to output pin S[2] delay 367.07 ps
Path DFFPOSX1_5/CLK to output pin S[1] delay 367.07 ps
Path DFFPOSX1_4/CLK to output pin S[0] delay 367.07 ps
Path DFFPOSX1_3/CLK to output pin S[15] delay 367.07 ps
Path DFFPOSX1_2/CLK to output pin S[14] delay 367.07 ps
Path DFFPOSX1_1/CLK to output pin S[13] delay 367.07 ps
Computed maximum clock frequency (zero slack) = 2724.28 MHz
-----------------------------------------

Number of paths analyzed:  16

Top 16 minimum delay paths:
Path DFFPOSX1_1/CLK to output pin S[13] delay 252.484 ps
Path DFFPOSX1_2/CLK to output pin S[14] delay 252.484 ps
Path DFFPOSX1_3/CLK to output pin S[15] delay 252.484 ps
Path DFFPOSX1_4/CLK to output pin S[0] delay 252.484 ps
Path DFFPOSX1_5/CLK to output pin S[1] delay 252.484 ps
Path DFFPOSX1_6/CLK to output pin S[2] delay 252.484 ps
Path DFFPOSX1_7/CLK to output pin S[3] delay 252.484 ps
Path DFFPOSX1_8/CLK to output pin S[4] delay 252.484 ps
Path DFFPOSX1_9/CLK to output pin S[5] delay 252.484 ps
Path DFFPOSX1_10/CLK to output pin S[6] delay 252.484 ps
Path DFFPOSX1_11/CLK to output pin S[7] delay 252.484 ps
Path DFFPOSX1_12/CLK to output pin S[8] delay 252.484 ps
Path DFFPOSX1_13/CLK to output pin S[9] delay 252.484 ps
Path DFFPOSX1_14/CLK to output pin S[10] delay 252.484 ps
Path DFFPOSX1_15/CLK to output pin S[11] delay 252.484 ps
Path DFFPOSX1_16/CLK to output pin S[12] delay 252.484 ps
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  216

Top 20 maximum delay paths:
Path input pin B[1] to DFFPOSX1_2/D delay 3665.25 ps
Path input pin A[2] to DFFPOSX1_2/D delay 3659.67 ps
Path input pin B[1] to DFFPOSX1_1/D delay 3652.12 ps
Path input pin B[1] to DFFPOSX1_3/D delay 3647.33 ps
Path input pin A[2] to DFFPOSX1_1/D delay 3646.55 ps
Path input pin A[5] to DFFPOSX1_2/D delay 3643.44 ps
Path input pin A[2] to DFFPOSX1_3/D delay 3641.75 ps
Path input pin B[5] to DFFPOSX1_2/D delay 3638.48 ps
Path input pin A[5] to DFFPOSX1_1/D delay 3630.32 ps
Path input pin B[0] to DFFPOSX1_2/D delay 3626.49 ps
Path input pin A[5] to DFFPOSX1_3/D delay 3625.53 ps
Path input pin B[5] to DFFPOSX1_1/D delay 3625.35 ps
Path input pin B[5] to DFFPOSX1_3/D delay 3620.56 ps
Path input pin A[4] to DFFPOSX1_2/D delay 3619.7 ps
Path input pin B[3] to DFFPOSX1_2/D delay 3619.39 ps
Path input pin A[3] to DFFPOSX1_2/D delay 3618.86 ps
Path input pin B[0] to DFFPOSX1_1/D delay 3613.37 ps
Path input pin B[0] to DFFPOSX1_3/D delay 3608.57 ps
Path input pin A[3] to DFFPOSX1_1/D delay 3607.78 ps
Path input pin A[4] to DFFPOSX1_1/D delay 3606.57 ps
-----------------------------------------

Number of paths analyzed:  216

Top 20 minimum delay paths:
Path input pin clk to DFFPOSX1_16/CLK delay 0 ps
Path input pin clk to DFFPOSX1_15/CLK delay 0 ps
Path input pin clk to DFFPOSX1_14/CLK delay 0 ps
Path input pin clk to DFFPOSX1_13/CLK delay 0 ps
Path input pin clk to DFFPOSX1_12/CLK delay 0 ps
Path input pin clk to DFFPOSX1_11/CLK delay 0 ps
Path input pin clk to DFFPOSX1_10/CLK delay 0 ps
Path input pin clk to DFFPOSX1_9/CLK delay 0 ps
Path input pin clk to DFFPOSX1_8/CLK delay 0 ps
Path input pin clk to DFFPOSX1_7/CLK delay 0 ps
Path input pin clk to DFFPOSX1_6/CLK delay 0 ps
Path input pin clk to DFFPOSX1_5/CLK delay 0 ps
Path input pin clk to DFFPOSX1_4/CLK delay 0 ps
Path input pin clk to DFFPOSX1_3/CLK delay 0 ps
Path input pin clk to DFFPOSX1_2/CLK delay 0 ps
Path input pin clk to DFFPOSX1_1/CLK delay 0 ps
Path input pin B[0] to DFFPOSX1_4/D delay 245.378 ps
Path input pin A[0] to DFFPOSX1_4/D delay 254.763 ps
Path input pin A[6] to DFFPOSX1_3/D delay 406.181 ps
Path input pin A[7] to DFFPOSX1_3/D delay 469.088 ps
-----------------------------------------

Qrouter detail maze router version 1.3.57.T
No .cfg file specified, continuing without.
Reading LEF data from file /usr/local/share/qflow/tech/osu035/osu035_stdcells.lef.
LEF Read, Line 51: Unknown keyword "RESISTANCE" in LEF file; ignoring.
LEF Read, Line 52: Unknown keyword "CAPACITANCE" in LEF file; ignoring.
LEF Read, Line 67: Unknown keyword "RESISTANCE" in LEF file; ignoring.
LEF Read, Line 68: Unknown keyword "CAPACITANCE" in LEF file; ignoring.
LEF Read, Line 83: Unknown keyword "RESISTANCE" in LEF file; ignoring.
LEF Read, Line 84: Unknown keyword "CAPACITANCE" in LEF file; ignoring.
LEF Read, Line 99: Unknown keyword "RESISTANCE" in LEF file; ignoring.
LEF Read, Line 100: Unknown keyword "CAPACITANCE" in LEF file; ignoring.
LEF Read, Line 106: Don't know how to parse layer "via1"
LEF Read, Line 107: No layer defined for RECT.
LEF Read, Line 115: Don't know how to parse layer "via2"
LEF Read, Line 116: No layer defined for RECT.
LEF Read, Line 124: Don't know how to parse layer "via3"
LEF Read, Line 125: No layer defined for RECT.
LEF Read, Line 131: Unknown keyword "GENERATE" in LEF file; ignoring.
LEF Read, Line 135: Unknown keyword "OVERHANG" in LEF file; ignoring.
LEF Read, Line 136: Unknown keyword "METALOVERHANG" in LEF file; ignoring.
LEF Read, Line 140: Unknown keyword "OVERHANG" in LEF file; ignoring.
LEF Read, Line 141: Unknown keyword "METALOVERHANG" in LEF file; ignoring.
LEF Read, Line 142: Don't know how to parse layer "via1"
LEF Read, Line 143: No layer defined for RECT.
LEF Read, Line 147: Unknown keyword "GENERATE" in LEF file; ignoring.
LEF Read, Line 151: Unknown keyword "OVERHANG" in LEF file; ignoring.
LEF Read, Line 152: Unknown keyword "METALOVERHANG" in LEF file; ignoring.
LEF Read, Line 156: Unknown keyword "OVERHANG" in LEF file; ignoring.
LEF Read, Line 157: Unknown keyword "METALOVERHANG" in LEF file; ignoring.
LEF Read, Line 158: Don't know how to parse layer "via2"
LEF Read, Line 159: No layer defined for RECT.
LEF Read, Line 163: Unknown keyword "GENERATE" in LEF file; ignoring.
LEF Read, Line 167: Unknown keyword "OVERHANG" in LEF file; ignoring.
LEF Read, Line 168: Unknown keyword "METALOVERHANG" in LEF file; ignoring.
LEF Read, Line 172: Unknown keyword "OVERHANG" in LEF file; ignoring.
LEF Read, Line 173: Unknown keyword "METALOVERHANG" in LEF file; ignoring.
LEF Read, Line 174: Don't know how to parse layer "via3"
LEF Read, Line 175: No layer defined for RECT.
LEF Read, Line 179: Unknown keyword "GENERATE" in LEF file; ignoring.
LEF Read, Line 186: Unknown keyword "GENERATE" in LEF file; ignoring.
LEF Read, Line 193: Unknown keyword "GENERATE" in LEF file; ignoring.
LEF Read, Line 200: Unknown keyword "GENERATE" in LEF file; ignoring.
LEF file:  Defines site corner (ignored)
LEF file:  Defines site IO (ignored)
LEF file:  Defines site core (ignored)
LEF Read, Line 235: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 244: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 277: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 297: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 345: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 365: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 420: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 443: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 499: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 522: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 556: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 575: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 611: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 632: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 674: Don't know how to parse layer "via1"
LEF Read, Line 700: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 713: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 766: Don't know how to parse layer "via1"
LEF Read, Line 809: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 835: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 908: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 921: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 970: Don't know how to parse layer "via1"
LEF Read, Line 1054: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1068: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1115: Don't know how to parse layer "via1"
LEF Read, Line 1140: Don't know how to parse layer "via1"
LEF Read, Line 1188: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1200: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1235: Don't know how to parse layer "via1"
LEF Read, Line 1258: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1275: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1301: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1318: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1344: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1362: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1389: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1412: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1447: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1466: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1507: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1531: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1565: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1587: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1630: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1651: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1706: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1728: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1771: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1793: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1838: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1859: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1902: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1923: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1968: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 1989: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 2044: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 2067: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 2109: Don't know how to parse layer "via1"
LEF Read, Line 2151: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read, Line 2174: Unknown keyword "SHAPE" in LEF file; ignoring.
LEF Read:  Further errors will not be reported.
LEF read: Processed 3179 lines.
LEF Read: encountered 118 errors total.
Multiple vertical route layers at different pitches.  Using smaller pitch 1.6, will route on 1-of-N tracks if necessary.
Reading DEF data from file multiplicador.def.
Diagnostic: Design name: "multiplicador"
Multiple vertical route layers at different pitches.  Using pitch 1.6 and routing on 1-of-N tracks for larger pitches.
Multiple vertical route layers at different pitches.  Using pitch 1.6 and routing on 1-of-N tracks for larger pitches.
  Processed 725 subcell instances total.
  Processed 35 pins total.
  Processed 722 nets total.
LEF Read, Line 4038: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4039: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4040: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4041: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4042: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4044: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4045: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4046: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4047: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4048: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4050: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4051: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4052: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4054: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4055: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4056: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4057: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4058: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4060: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4061: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4062: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4063: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4064: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4066: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4067: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4068: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4070: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4071: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4072: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4073: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4074: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4076: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4077: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4078: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4079: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4080: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4082: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4083: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4084: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4086: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4087: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4088: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4089: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4090: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4092: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4093: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4094: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4095: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4096: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4098: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4099: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4100: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4102: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4103: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4104: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4105: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4106: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4108: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4109: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4110: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4111: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4112: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4114: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4115: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4116: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4118: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4119: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4120: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4121: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4122: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4124: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4125: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4126: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4127: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4128: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4130: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4131: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4132: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4134: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4135: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4136: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4137: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4138: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4140: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4141: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4142: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4143: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4144: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4146: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4147: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4148: Via "M4_M3" does not define a metal layer!
LEF Read, Line 4150: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4151: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4152: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4153: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4154: Via "M2_M1" does not define a metal layer!
LEF Read, Line 4156: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4157: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4158: Via "M3_M2" does not define a metal layer!
LEF Read, Line 4159: Via "M3_M2" does not define a metal layer!
LEF Read:  Further errors will not be reported.
  Processed 2 special nets total.
DEF read: Processed 5295 lines.
LEF Read: encountered 1014 errors total.
Output scale = microns / 100, precision 1
There are 724 nets in this design.
Finished routing net clk
Nets remaining: 723
Finished routing net B<1>
Nets remaining: 722
Finished routing net B<0>
Nets remaining: 721
Finished routing net A<6>
Nets remaining: 720
Finished routing net A<5>
Nets remaining: 719
Finished routing net _434_
Nets remaining: 718
Finished routing net B<2>
Nets remaining: 717
Finished routing net A<4>
Nets remaining: 716
Finished routing net B<4>
Nets remaining: 715
Finished routing net _521_
Nets remaining: 714
Finished routing net A<3>
Nets remaining: 713
Finished routing net A<7>
Nets remaining: 712
Finished routing net A<2>
Nets remaining: 711
Finished routing net B<3>
Nets remaining: 710
Finished routing net _645_
Nets remaining: 709
Finished routing net _275_
Nets remaining: 708
Finished routing net _110_
Nets remaining: 707
Finished routing net _511_
Nets remaining: 706
Finished routing net _270_
Nets remaining: 705
Finished routing net _27_
Nets remaining: 704
Finished routing net B<7>
Nets remaining: 703
Finished routing net _271_
Nets remaining: 702
Finished routing net B<5>
Nets remaining: 701
Finished routing net _228_
Nets remaining: 700
Finished routing net A<1>
Nets remaining: 699
Finished routing net _85__bF$buf3
Nets remaining: 698
Finished routing net _85__bF$buf2
Nets remaining: 697
Finished routing net _85__bF$buf1
Nets remaining: 696
Finished routing net _85__bF$buf0
Nets remaining: 695
Finished routing net _273_
Nets remaining: 694
Finished routing net _633_
Nets remaining: 693
Finished routing net _404_
Nets remaining: 692
Finished routing net _408_
Nets remaining: 691
Finished routing net _444_
Nets remaining: 690
Finished routing net _454_
Nets remaining: 689
Finished routing net _445_
Nets remaining: 688
Finished routing net _510_
Nets remaining: 687
Finished routing net _17_
Nets remaining: 686
Finished routing net _85_
Nets remaining: 685
Finished routing net _260_
Nets remaining: 684
Finished routing net _188_
Nets remaining: 683
Finished routing net _286_
Nets remaining: 682
Finished routing net _108_
Nets remaining: 681
Finished routing net _289_
Nets remaining: 680
Finished routing net _292_
Nets remaining: 679
Finished routing net _272_
Nets remaining: 678
Finished routing net _299_
Nets remaining: 677
Finished routing net _320_
Nets remaining: 676
Finished routing net _251_
Nets remaining: 675
Finished routing net _226_
Nets remaining: 674
Finished routing net _246_
Nets remaining: 673
Finished routing net _340_
Nets remaining: 672
Finished routing net _342_
Nets remaining: 671
Finished routing net _364_
Nets remaining: 670
Finished routing net _377_
Nets remaining: 669
Finished routing net _430_
Nets remaining: 668
Finished routing net _441_
Nets remaining: 667
Finished routing net _448_
Nets remaining: 666
Finished routing net _450_
Nets remaining: 665
Finished routing net _451_
Nets remaining: 664
Finished routing net _476_
Nets remaining: 663
Finished routing net _490_
Nets remaining: 662
Finished routing net _503_
Nets remaining: 661
Finished routing net _546_
Nets remaining: 660
Finished routing net _559_
Nets remaining: 659
Finished routing net _249_
Nets remaining: 658
Finished routing net _248_
Nets remaining: 657
Finished routing net _336_
Nets remaining: 656
Finished routing net _456_
Nets remaining: 655
Finished routing net _632_
Nets remaining: 654
Finished routing net _636_
Nets remaining: 653
Finished routing net _640_
Nets remaining: 652
Finished routing net _10_
Nets remaining: 651
Finished routing net _22_
Nets remaining: 650
Finished routing net _26_
Nets remaining: 649
Finished routing net _29_
Nets remaining: 648
Finished routing net _38_
Nets remaining: 647
Finished routing net _41_
Nets remaining: 646
Finished routing net _79_
Nets remaining: 645
Finished routing net _90_
Nets remaining: 644
Finished routing net _96_
Nets remaining: 643
Finished routing net _106_
Nets remaining: 642
Finished routing net _111_
Nets remaining: 641
Finished routing net _129_
Nets remaining: 640
Finished routing net _140_
Nets remaining: 639
Finished routing net _155_
Nets remaining: 638
Finished routing net _159_
Nets remaining: 637
Finished routing net _164_
Nets remaining: 636
Finished routing net _176_
Nets remaining: 635
Finished routing net _276_
Nets remaining: 634
Finished routing net _279_
Nets remaining: 633
Failed to route net _115_
Finished routing net _287_
Nets remaining: 632
Finished routing net _277_
Nets remaining: 631
Finished routing net _274_
Nets remaining: 630
Finished routing net _300_
Nets remaining: 629
Finished routing net _269_
Nets remaining: 628
Finished routing net _202_
Nets remaining: 627
Finished routing net _203_
Nets remaining: 626
Finished routing net _204_
Nets remaining: 625
Finished routing net _185_
Nets remaining: 624
Finished routing net _205_
Nets remaining: 623
Finished routing net _303_
Nets remaining: 622
Finished routing net _263_
Nets remaining: 621
Finished routing net _267_
Nets remaining: 620
Finished routing net _307_
Nets remaining: 619
Finished routing net _308_
Nets remaining: 618
Finished routing net _309_
Nets remaining: 617
Finished routing net _254_
Nets remaining: 616
Finished routing net _216_
Nets remaining: 615
Finished routing net _217_
Nets remaining: 614
Finished routing net _215_
Nets remaining: 613
Finished routing net _173_
Nets remaining: 612
Finished routing net _218_
Nets remaining: 611
Finished routing net _314_
Nets remaining: 610
Finished routing net _317_
Nets remaining: 609
Finished routing net _252_
Nets remaining: 608
Finished routing net _321_
Nets remaining: 607
Finished routing net _250_
Nets remaining: 606
Finished routing net _156_
Nets remaining: 605
Finished routing net _232_
Nets remaining: 604
Finished routing net _327_
Nets remaining: 603
Finished routing net _328_
Nets remaining: 602
Finished routing net _237_
Nets remaining: 601
Finished routing net _333_
Nets remaining: 600
Finished routing net _259_
Nets remaining: 599
Finished routing net _255_
Nets remaining: 598
Finished routing net _345_
Nets remaining: 597
Finished routing net _349_
Nets remaining: 596
Finished routing net _360_
Nets remaining: 595
Finished routing net _361_
Nets remaining: 594
Finished routing net _365_
Nets remaining: 593
Finished routing net _366_
Nets remaining: 592
Finished routing net _367_
Nets remaining: 591
Finished routing net _370_
Nets remaining: 590
Finished routing net _371_
Nets remaining: 589
Finished routing net _375_
Nets remaining: 588
Finished routing net _382_
Nets remaining: 587
Finished routing net _383_
Nets remaining: 586
Finished routing net _384_
Nets remaining: 585
Finished routing net _385_
Nets remaining: 584
Finished routing net _386_
Nets remaining: 583
Finished routing net _390_
Nets remaining: 582
Finished routing net _395_
Nets remaining: 581
Finished routing net _403_
Nets remaining: 580
Finished routing net _418_
Nets remaining: 579
Finished routing net _420_
Nets remaining: 578
Finished routing net _421_
Nets remaining: 577
Finished routing net _425_
Nets remaining: 576
Finished routing net _426_
Nets remaining: 575
Finished routing net _427_
Nets remaining: 574
Finished routing net _432_
Nets remaining: 573
Finished routing net _436_
Nets remaining: 572
Finished routing net _438_
Nets remaining: 571
Finished routing net _440_
Nets remaining: 570
Finished routing net _443_
Nets remaining: 569
Finished routing net _452_
Nets remaining: 568
Finished routing net _457_
Nets remaining: 567
Finished routing net _460_
Nets remaining: 566
Finished routing net _461_
Nets remaining: 565
Finished routing net _463_
Nets remaining: 564
Finished routing net _472_
Nets remaining: 563
Finished routing net _474_
Nets remaining: 562
Finished routing net _484_
Nets remaining: 561
Finished routing net _487_
Nets remaining: 560
Finished routing net _506_
Nets remaining: 559
Finished routing net _512_
Nets remaining: 558
Finished routing net _514_
Nets remaining: 557
Finished routing net _523_
Nets remaining: 556
Finished routing net _525_
Nets remaining: 555
Finished routing net _526_
Nets remaining: 554
Finished routing net _528_
Nets remaining: 553
Finished routing net _536_
Nets remaining: 552
Finished routing net _541_
Nets remaining: 551
Finished routing net _543_
Nets remaining: 550
Finished routing net _555_
Nets remaining: 549
Finished routing net _561_
Nets remaining: 548
Finished routing net _563_
Nets remaining: 547
Finished routing net _569_
Nets remaining: 546
Finished routing net _573_
Nets remaining: 545
Finished routing net _581_
Nets remaining: 544
Finished routing net _586_
Nets remaining: 543
Finished routing net _588_
Nets remaining: 542
Finished routing net _597_
Nets remaining: 541
Finished routing net _603_
Nets remaining: 540
Finished routing net _608_
Nets remaining: 539
Finished routing net _613_
Nets remaining: 538
Finished routing net A<0>
Nets remaining: 537
Finished routing net _369_
Nets remaining: 536
Finished routing net _413_
Nets remaining: 535
Finished routing net _467_
Nets remaining: 534
Finished routing net _498_
Nets remaining: 533
Finished routing net _564_
Nets remaining: 532
Finished routing net _585_
Nets remaining: 531
Finished routing net _606_
Nets remaining: 530
Finished routing net _617_
Nets remaining: 529
Finished routing net _626_
Nets remaining: 528
Finished routing net _641_
Nets remaining: 527
Finished routing net _643_
Nets remaining: 526
Finished routing net _644_
Nets remaining: 525
Finished routing net _646_
Nets remaining: 524
Finished routing net _652_
Nets remaining: 523
Finished routing net _6_
Nets remaining: 522
Finished routing net _8_
Nets remaining: 521
Finished routing net _12_
Nets remaining: 520
Finished routing net _16_
Nets remaining: 519
Finished routing net _21_
Nets remaining: 518
Finished routing net _23_
Nets remaining: 517
Finished routing net _25_
Nets remaining: 516
Finished routing net _30_
Nets remaining: 515
Finished routing net _36_
Nets remaining: 514
Finished routing net _37_
Nets remaining: 513
Finished routing net _42_
Nets remaining: 512
Finished routing net _44_
Nets remaining: 511
Finished routing net _45_
Nets remaining: 510
Finished routing net _48_
Nets remaining: 509
Finished routing net _49_
Nets remaining: 508
Finished routing net _50_
Nets remaining: 507
Finished routing net _51_
Nets remaining: 506
Finished routing net _52_
Nets remaining: 505
Finished routing net _53_
Nets remaining: 504
Finished routing net _54_
Nets remaining: 503
Finished routing net _62_
Nets remaining: 502
Finished routing net _63_
Nets remaining: 501
Finished routing net _65_
Nets remaining: 500
Finished routing net _66_
Nets remaining: 499
Finished routing net _67_
Nets remaining: 498
Finished routing net _68_
Nets remaining: 497
Finished routing net _75_
Nets remaining: 496
Finished routing net _76_
Nets remaining: 495
Finished routing net _78_
Nets remaining: 494
Finished routing net _84_
Nets remaining: 493
Finished routing net _92_
Nets remaining: 492
Finished routing net _93_
Nets remaining: 491
Finished routing net _95_
Nets remaining: 490
Finished routing net _103_
Nets remaining: 489
Finished routing net _105_
Nets remaining: 488
Finished routing net _109_
Nets remaining: 487
Finished routing net _112_
Nets remaining: 486
Finished routing net _113_
Nets remaining: 485
Finished routing net _117_
Nets remaining: 484
Finished routing net _118_
Nets remaining: 483
Finished routing net _120_
Nets remaining: 482
Finished routing net _121_
Nets remaining: 481
Finished routing net _122_
Nets remaining: 480
Finished routing net _123_
Nets remaining: 479
Finished routing net _124_
Nets remaining: 478
Finished routing net _125_
Nets remaining: 477
Finished routing net _128_
Nets remaining: 476
Finished routing net _134_
Nets remaining: 475
Finished routing net _143_
Nets remaining: 474
Finished routing net _144_
Nets remaining: 473
Finished routing net _158_
Nets remaining: 472
Finished routing net _160_
Nets remaining: 471
Finished routing net _163_
Nets remaining: 470
Finished routing net _171_
Nets remaining: 469
Finished routing net _175_
Nets remaining: 468
Finished routing net _177_
Nets remaining: 467
Finished routing net _178_
Nets remaining: 466
Finished routing net _179_
Nets remaining: 465
Finished routing net _181_
Nets remaining: 464
Finished routing net _187_
Nets remaining: 463
Finished routing net _195_
Nets remaining: 462
Finished routing net _200_
Nets remaining: 461
Finished routing net _201_
Nets remaining: 460
Finished routing net _206_
Nets remaining: 459
Finished routing net _212_
Nets remaining: 458
Finished routing net _213_
Nets remaining: 457
Finished routing net _219_
Nets remaining: 456
Finished routing net _222_
Nets remaining: 455
Finished routing net _225_
Nets remaining: 454
Finished routing net _280_
Nets remaining: 453
Finished routing net _281_
Nets remaining: 452
Finished routing net _284_
Nets remaining: 451
Finished routing net _193_
Nets remaining: 450
Finished routing net _290_
Nets remaining: 449
Finished routing net _291_
Nets remaining: 448
Finished routing net _296_
Nets remaining: 447
Finished routing net _297_
Nets remaining: 446
Finished routing net _298_
Nets remaining: 445
Finished routing net _301_
Nets remaining: 444
Finished routing net _305_
Nets remaining: 443
Finished routing net _306_
Nets remaining: 442
Finished routing net _310_
Nets remaining: 441
Finished routing net _311_
Nets remaining: 440
Finished routing net _313_
Nets remaining: 439
Finished routing net _316_
Nets remaining: 438
Finished routing net _318_
Nets remaining: 437
Finished routing net _319_
Nets remaining: 436
Finished routing net _322_
Nets remaining: 435
Finished routing net _323_
Nets remaining: 434
Finished routing net _325_
Nets remaining: 433
Finished routing net _329_
Nets remaining: 432
Finished routing net _153_
Nets remaining: 431
Finished routing net _240_
Nets remaining: 430
Finished routing net _332_
Nets remaining: 429
Finished routing net _334_
Nets remaining: 428
Finished routing net _335_
Nets remaining: 427
Finished routing net _262_
Nets remaining: 426
Finished routing net _344_
Nets remaining: 425
Finished routing net _346_
Nets remaining: 424
Finished routing net _348_
Nets remaining: 423
Finished routing net _350_
Nets remaining: 422
Finished routing net _352_
Nets remaining: 421
Finished routing net _353_
Nets remaining: 420
Finished routing net _355_
Nets remaining: 419
Finished routing net _356_
Nets remaining: 418
Finished routing net _358_
Nets remaining: 417
Finished routing net _362_
Nets remaining: 416
Failed to route net _373_
Finished routing net _374_
Nets remaining: 415
Finished routing net _381_
Nets remaining: 414
Finished routing net _387_
Nets remaining: 413
Finished routing net _388_
Nets remaining: 412
Finished routing net _392_
Nets remaining: 411
Finished routing net _393_
Nets remaining: 410
Finished routing net _394_
Nets remaining: 409
Finished routing net _397_
Nets remaining: 408
Finished routing net _400_
Nets remaining: 407
Finished routing net _401_
Nets remaining: 406
Finished routing net _405_
Nets remaining: 405
Finished routing net _406_
Nets remaining: 404
Finished routing net _407_
Nets remaining: 403
Finished routing net _409_
Nets remaining: 402
Finished routing net _410_
Nets remaining: 401
Finished routing net _411_
Nets remaining: 400
Finished routing net _414_
Nets remaining: 399
Finished routing net _422_
Nets remaining: 398
Finished routing net _424_
Nets remaining: 397
Finished routing net _435_
Nets remaining: 396
Finished routing net _439_
Nets remaining: 395
Finished routing net _442_
Nets remaining: 394
Finished routing net _446_
Nets remaining: 393
Finished routing net _458_
Nets remaining: 392
Finished routing net _459_
Nets remaining: 391
Finished routing net _462_
Nets remaining: 390
Finished routing net _464_
Nets remaining: 389
Finished routing net _465_
Nets remaining: 388
Finished routing net _466_
Nets remaining: 387
Finished routing net _468_
Nets remaining: 386
Finished routing net _471_
Nets remaining: 385
Finished routing net _473_
Nets remaining: 384
Failed to route net _475_
Finished routing net _479_
Nets remaining: 383
Finished routing net _485_
Nets remaining: 382
Finished routing net _486_
Nets remaining: 381
Finished routing net _488_
Nets remaining: 380
Finished routing net _491_
Nets remaining: 379
Finished routing net _492_
Nets remaining: 378
Finished routing net B<6>
Nets remaining: 377
Finished routing net _493_
Nets remaining: 376
Finished routing net _494_
Nets remaining: 375
Finished routing net _495_
Nets remaining: 374
Finished routing net _497_
Nets remaining: 373
Finished routing net _500_
Nets remaining: 372
Finished routing net _502_
Nets remaining: 371
Finished routing net _505_
Nets remaining: 370
Finished routing net _507_
Nets remaining: 369
Finished routing net _513_
Nets remaining: 368
Finished routing net _515_
Nets remaining: 367
Finished routing net _516_
Nets remaining: 366
Finished routing net _519_
Nets remaining: 365
Failed to route net _520_
Finished routing net _522_
Nets remaining: 364
Finished routing net _527_
Nets remaining: 363
Finished routing net _533_
Nets remaining: 362
Finished routing net _535_
Nets remaining: 361
Finished routing net _538_
Nets remaining: 360
Finished routing net _539_
Nets remaining: 359
Finished routing net _547_
Nets remaining: 358
Finished routing net _548_
Nets remaining: 357
Finished routing net _549_
Nets remaining: 356
Finished routing net _550_
Nets remaining: 355
Finished routing net _551_
Nets remaining: 354
Finished routing net _552_
Nets remaining: 353
Finished routing net _554_
Nets remaining: 352
Finished routing net _556_
Nets remaining: 351
Finished routing net _557_
Nets remaining: 350
Finished routing net _558_
Nets remaining: 349
Finished routing net _565_
Nets remaining: 348
Finished routing net _566_
Nets remaining: 347
Finished routing net _567_
Nets remaining: 346
Finished routing net _568_
Nets remaining: 345
Finished routing net _570_
Nets remaining: 344
Finished routing net _576_
Nets remaining: 343
Finished routing net _587_
Nets remaining: 342
Finished routing net _591_
Nets remaining: 341
Finished routing net _592_
Nets remaining: 340
Finished routing net _593_
Nets remaining: 339
Finished routing net _594_
Nets remaining: 338
Finished routing net _600_
Nets remaining: 337
Finished routing net _601_
Nets remaining: 336
Finished routing net _611_
Nets remaining: 335
Finished routing net _612_
Nets remaining: 334
Finished routing net _616_
Nets remaining: 333
Finished routing net _293_
Nets remaining: 332
Finished routing net _623_
Nets remaining: 331
Finished routing net _282_
Nets remaining: 330
Finished routing net _402_
Nets remaining: 329
Finished routing net _315_
Nets remaining: 328
Finished routing net _357_
Nets remaining: 327
Finished routing net _380_
Nets remaining: 326
Finished routing net _477_
Nets remaining: 325
Finished routing net _499_
Nets remaining: 324
Finished routing net _532_
Nets remaining: 323
Finished routing net _542_
Nets remaining: 322
Finished routing net _553_
Nets remaining: 321
Finished routing net _575_
Nets remaining: 320
Finished routing net _627_
Nets remaining: 319
Finished routing net _628_
Nets remaining: 318
Finished routing net _631_
Nets remaining: 317
Finished routing net _634_
Nets remaining: 316
Finished routing net _637_
Nets remaining: 315
Finished routing net _639_
Nets remaining: 314
Finished routing net _642_
Nets remaining: 313
Finished routing net _647_
Nets remaining: 312
Finished routing net _648_
Nets remaining: 311
Finished routing net _649_
Nets remaining: 310
Finished routing net _650_
Nets remaining: 309
Finished routing net _651_
Nets remaining: 308
Finished routing net _1_
Nets remaining: 307
Finished routing net _4_
Nets remaining: 306
Finished routing net _5_
Nets remaining: 305
Finished routing net _7_
Nets remaining: 304
Finished routing net _9_
Nets remaining: 303
Finished routing net _13_
Nets remaining: 302
Finished routing net _14_
Nets remaining: 301
Finished routing net _18_
Nets remaining: 300
Finished routing net _28_
Nets remaining: 299
Finished routing net _31_
Nets remaining: 298
Finished routing net _32_
Nets remaining: 297
Finished routing net _33_
Nets remaining: 296
Finished routing net _34_
Nets remaining: 295
Finished routing net _35_
Nets remaining: 294
Finished routing net _39_
Nets remaining: 293
Finished routing net _40_
Nets remaining: 292
Finished routing net _43_
Nets remaining: 291
Finished routing net _46_
Nets remaining: 290
Finished routing net _47_
Nets remaining: 289
Finished routing net _55_
Nets remaining: 288
Finished routing net _59_
Nets remaining: 287
Finished routing net _60_
Nets remaining: 286
Finished routing net _61_
Nets remaining: 285
Finished routing net _69_
Nets remaining: 284
Finished routing net _70_
Nets remaining: 283
Finished routing net _71_
Nets remaining: 282
Finished routing net _72_
Nets remaining: 281
Finished routing net _74_
Nets remaining: 280
Finished routing net _80_
Nets remaining: 279
Finished routing net _82_
Nets remaining: 278
Finished routing net _86_
Nets remaining: 277
Finished routing net _87_
Nets remaining: 276
Finished routing net _88_
Nets remaining: 275
Finished routing net _89_
Nets remaining: 274
Finished routing net _94_
Nets remaining: 273
Finished routing net _97_
Nets remaining: 272
Finished routing net _98_
Nets remaining: 271
Finished routing net _99_
Nets remaining: 270
Finished routing net _102_
Nets remaining: 269
Finished routing net _107_
Nets remaining: 268
Finished routing net _114_
Nets remaining: 267
Finished routing net _116_
Nets remaining: 266
Finished routing net _126_
Nets remaining: 265
Finished routing net _127_
Nets remaining: 264
Finished routing net _131_
Nets remaining: 263
Finished routing net _132_
Nets remaining: 262
Finished routing net _133_
Nets remaining: 261
Finished routing net _135_
Nets remaining: 260
Finished routing net _136_
Nets remaining: 259
Finished routing net _137_
Nets remaining: 258
Finished routing net _138_
Nets remaining: 257
Finished routing net _139_
Nets remaining: 256
Finished routing net _142_
Nets remaining: 255
Finished routing net _145_
Nets remaining: 254
Finished routing net _146_
Nets remaining: 253
Finished routing net _147_
Nets remaining: 252
Failed to route net _148_
Finished routing net _149_
Nets remaining: 251
Finished routing net _162_
Nets remaining: 250
Finished routing net _165_
Nets remaining: 249
Finished routing net _166_
Nets remaining: 248
Finished routing net _168_
Nets remaining: 247
Finished routing net _170_
Nets remaining: 246
Finished routing net _180_
Nets remaining: 245
Finished routing net _182_
Nets remaining: 244
Finished routing net _183_
Nets remaining: 243
Finished routing net _184_
Nets remaining: 242
Finished routing net _192_
Nets remaining: 241
Finished routing net _194_
Nets remaining: 240
Finished routing net _197_
Nets remaining: 239
Finished routing net _199_
Nets remaining: 238
Finished routing net _209_
Nets remaining: 237
Finished routing net _210_
Nets remaining: 236
Finished routing net _211_
Nets remaining: 235
Finished routing net _223_
Nets remaining: 234
Finished routing net _224_
Nets remaining: 233
Finished routing net _229_
Nets remaining: 232
Finished routing net _230_
Nets remaining: 231
Finished routing net _231_
Nets remaining: 230
Finished routing net _233_
Nets remaining: 229
Finished routing net _234_
Nets remaining: 228
Finished routing net _235_
Nets remaining: 227
Finished routing net _236_
Nets remaining: 226
Finished routing net _256_
Nets remaining: 225
Finished routing net _258_
Nets remaining: 224
Failed to route net _261_
Finished routing net _283_
Nets remaining: 223
Finished routing net _278_
Nets remaining: 222
Finished routing net _285_
Nets remaining: 221
Finished routing net _288_
Nets remaining: 220
Finished routing net _294_
Nets remaining: 219
Finished routing net _295_
Nets remaining: 218
Finished routing net _302_
Nets remaining: 217
Finished routing net _312_
Nets remaining: 216
Finished routing net _324_
Nets remaining: 215
Finished routing net _330_
Nets remaining: 214
Finished routing net _0_<8>
Nets remaining: 213
Finished routing net _331_
Nets remaining: 212
Finished routing net _337_
Nets remaining: 211
Finished routing net _338_
Nets remaining: 210
Finished routing net _339_
Nets remaining: 209
Finished routing net _341_
Nets remaining: 208
Finished routing net _343_
Nets remaining: 207
Finished routing net _347_
Nets remaining: 206
Finished routing net _351_
Nets remaining: 205
Finished routing net _354_
Nets remaining: 204
Failed to route net _359_
Finished routing net _363_
Nets remaining: 203
Failed to route net _372_
Finished routing net _376_
Nets remaining: 202
Finished routing net _378_
Nets remaining: 201
Finished routing net _379_
Nets remaining: 200
Failed to route net _389_
Finished routing net _396_
Nets remaining: 199
Finished routing net _398_
Nets remaining: 198
Finished routing net _399_
Nets remaining: 197
Finished routing net _412_
Nets remaining: 196
Finished routing net _0_<9>
Nets remaining: 195
Failed to route net _415_
Finished routing net _416_
Nets remaining: 194
Finished routing net _417_
Nets remaining: 193
Finished routing net _419_
Nets remaining: 192
Finished routing net _428_
Nets remaining: 191
Finished routing net _429_
Nets remaining: 190
Finished routing net _431_
Nets remaining: 189
Finished routing net _433_
Nets remaining: 188
Finished routing net _437_
Nets remaining: 187
Failed to route net _447_
Finished routing net _449_
Nets remaining: 186
Finished routing net _453_
Nets remaining: 185
Finished routing net _455_
Nets remaining: 184
Finished routing net _469_
Nets remaining: 183
Finished routing net _470_
Nets remaining: 182
Finished routing net _0_<10>
Nets remaining: 181
Finished routing net _478_
Nets remaining: 180
Finished routing net _480_
Nets remaining: 179
Finished routing net _481_
Nets remaining: 178
Finished routing net _482_
Nets remaining: 177
Finished routing net _483_
Nets remaining: 176
Failed to route net _489_
Finished routing net _496_
Nets remaining: 175
Finished routing net _501_
Nets remaining: 174
Finished routing net _504_
Nets remaining: 173
Finished routing net _508_
Nets remaining: 172
Finished routing net _509_
Nets remaining: 171
Finished routing net _517_
Nets remaining: 170
Finished routing net _518_
Nets remaining: 169
Finished routing net _524_
Nets remaining: 168
Finished routing net _529_
Nets remaining: 167
Finished routing net _530_
Nets remaining: 166
Failed to route net _531_
Failed to route net _534_
Finished routing net _0_<11>
Nets remaining: 165
Finished routing net _537_
Nets remaining: 164
Finished routing net _540_
Nets remaining: 163
Finished routing net _544_
Nets remaining: 162
Finished routing net _545_
Nets remaining: 161
Finished routing net _560_
Nets remaining: 160
Failed to route net _562_
Finished routing net _571_
Nets remaining: 159
Finished routing net _572_
Nets remaining: 158
Finished routing net _574_
Nets remaining: 157
Finished routing net _577_
Nets remaining: 156
Finished routing net _578_
Nets remaining: 155
Finished routing net _579_
Nets remaining: 154
Finished routing net _580_
Nets remaining: 153
Finished routing net _582_
Nets remaining: 152
Finished routing net _0_<12>
Nets remaining: 151
Finished routing net _583_
Nets remaining: 150
Finished routing net _584_
Nets remaining: 149
Finished routing net _589_
Nets remaining: 148
Finished routing net _590_
Nets remaining: 147
Finished routing net _595_
Nets remaining: 146
Finished routing net _598_
Nets remaining: 145
Finished routing net _599_
Nets remaining: 144
Finished routing net _602_
Nets remaining: 143
Finished routing net _604_
Nets remaining: 142
Finished routing net _0_<13>
Nets remaining: 141
Finished routing net _605_
Nets remaining: 140
Finished routing net _607_
Nets remaining: 139
Finished routing net _609_
Nets remaining: 138
Finished routing net _610_
Nets remaining: 137
Finished routing net _614_
Nets remaining: 136
Finished routing net _615_
Nets remaining: 135
Finished routing net _618_
Nets remaining: 134
Finished routing net _619_
Nets remaining: 133
Finished routing net _0_<14>
Nets remaining: 132
Finished routing net _620_
Nets remaining: 131
Finished routing net _621_
Nets remaining: 130
Finished routing net _622_
Nets remaining: 129
Finished routing net _0_<15>
Nets remaining: 128
Finished routing net _0_<0>
Nets remaining: 127
Finished routing net _624_
Nets remaining: 126
Finished routing net _0_<1>
Nets remaining: 125
Finished routing net _0_<2>
Nets remaining: 124
Finished routing net _654_<0>
Nets remaining: 123
Finished routing net S<0>
Nets remaining: 122
Finished routing net _654_<1>
Nets remaining: 121
Finished routing net S<1>
Nets remaining: 120
Finished routing net _654_<2>
Nets remaining: 119
Finished routing net S<2>
Nets remaining: 118
Finished routing net _654_<3>
Nets remaining: 117
Finished routing net S<3>
Nets remaining: 116
Finished routing net _654_<4>
Nets remaining: 115
Finished routing net S<4>
Nets remaining: 114
Finished routing net _654_<5>
Nets remaining: 113
Finished routing net S<5>
Nets remaining: 112
Finished routing net _654_<6>
Nets remaining: 111
Finished routing net S<6>
Nets remaining: 110
Finished routing net _654_<7>
Nets remaining: 109
Finished routing net S<7>
Nets remaining: 108
Finished routing net _654_<8>
Nets remaining: 107
Finished routing net S<8>
Nets remaining: 106
Finished routing net _654_<9>
Nets remaining: 105
Finished routing net S<9>
Nets remaining: 104
Finished routing net _654_<10>
Nets remaining: 103
Finished routing net S<10>
Nets remaining: 102
Finished routing net _654_<11>
Nets remaining: 101
Finished routing net S<11>
Nets remaining: 100
Finished routing net _654_<12>
Nets remaining: 99
Finished routing net S<12>
Nets remaining: 98
Finished routing net _654_<13>
Nets remaining: 97
Finished routing net S<13>
Nets remaining: 96
Finished routing net _654_<14>
Nets remaining: 95
Finished routing net S<14>
Nets remaining: 94
Finished routing net _654_<15>
Nets remaining: 93
Finished routing net S<15>
Nets remaining: 92
Finished routing net _0_<3>
Nets remaining: 91
Finished routing net _0_<4>
Nets remaining: 90
Finished routing net _0_<5>
Nets remaining: 89
Finished routing net _0_<6>
Nets remaining: 88
Finished routing net _0_<7>
Nets remaining: 87
Finished routing net _304_
Nets remaining: 86
Finished routing net _326_
Nets remaining: 85
Finished routing net _368_
Nets remaining: 84
Finished routing net _391_
Nets remaining: 83
Finished routing net _423_
Nets remaining: 82
Finished routing net _596_
Nets remaining: 81
Finished routing net _625_
Nets remaining: 80
Finished routing net _629_
Nets remaining: 79
Finished routing net _630_
Nets remaining: 78
Finished routing net _635_
Nets remaining: 77
Failed to route net _638_
Finished routing net _653_
Nets remaining: 76
Finished routing net _2_
Nets remaining: 75
Finished routing net _3_
Nets remaining: 74
Finished routing net _11_
Nets remaining: 73
Finished routing net _15_
Nets remaining: 72
Finished routing net _19_
Nets remaining: 71
Finished routing net _20_
Nets remaining: 70
Finished routing net _24_
Nets remaining: 69
Finished routing net _56_
Nets remaining: 68
Finished routing net _57_
Nets remaining: 67
Finished routing net _58_
Nets remaining: 66
Finished routing net _64_
Nets remaining: 65
Finished routing net _73_
Nets remaining: 64
Finished routing net _77_
Nets remaining: 63
Finished routing net _81_
Nets remaining: 62
Finished routing net _83_
Nets remaining: 61
Finished routing net _91_
Nets remaining: 60
Finished routing net _100_
Nets remaining: 59
Finished routing net _101_
Nets remaining: 58
Failed to route net _104_
Finished routing net _119_
Nets remaining: 57
Finished routing net _130_
Nets remaining: 56
Finished routing net _141_
Nets remaining: 55
Finished routing net _150_
Nets remaining: 54
Finished routing net _151_
Nets remaining: 53
Finished routing net _152_
Nets remaining: 52
Finished routing net _154_
Nets remaining: 51
Finished routing net _157_
Nets remaining: 50
Finished routing net _161_
Nets remaining: 49
Finished routing net _167_
Nets remaining: 48
Finished routing net _169_
Nets remaining: 47
Finished routing net _172_
Nets remaining: 46
Finished routing net _174_
Nets remaining: 45
Finished routing net _186_
Nets remaining: 44
Finished routing net _189_
Nets remaining: 43
Finished routing net _190_
Nets remaining: 42
Finished routing net _191_
Nets remaining: 41
Finished routing net _196_
Nets remaining: 40
Finished routing net _198_
Nets remaining: 39
Node NAND2X1_119/A of net _207_ has no tap points---unable to route!
Failed to route net _207_
Finished routing net _208_
Nets remaining: 38
Finished routing net _214_
Nets remaining: 37
Finished routing net _220_
Nets remaining: 36
Finished routing net _221_
Nets remaining: 35
Finished routing net _227_
Nets remaining: 34
Finished routing net _238_
Nets remaining: 33
Finished routing net _239_
Nets remaining: 32
Finished routing net _241_
Nets remaining: 31
Finished routing net _242_
Nets remaining: 30
Finished routing net _243_
Nets remaining: 29
Finished routing net _244_
Nets remaining: 28
Finished routing net _245_
Nets remaining: 27
Finished routing net _247_
Nets remaining: 26
Finished routing net _253_
Nets remaining: 25
Finished routing net _257_
Nets remaining: 24
Finished routing net _264_
Nets remaining: 23
Finished routing net _265_
Nets remaining: 22
Finished routing net _266_
Nets remaining: 21
Finished routing net _268_
Nets remaining: 20

----------------------------------------------
Progress: Stage 1 total routes completed: 1719
Failed net routes: 18
----------------------------------------------
Nets remaining: 18
Nets remaining: 17
Best route of _104_ collides with nets: _43_ 
Ripping up blocking net _43_
Nets remaining: 17
Best route of _638_ collides with nets: _467_ 
Ripping up blocking net _467_
Nets remaining: 17
Best route of _562_ collides with nets: _523_ _405_ 
Ripping up blocking net _523_
Ripping up blocking net _405_
Nets remaining: 18
Best route of _534_ collides with nets: _349_ _358_ _396_ _438_ _519_ _516_ 
Ripping up blocking net _349_
Ripping up blocking net _358_
Ripping up blocking net _396_
Ripping up blocking net _438_
Ripping up blocking net _519_
Ripping up blocking net _516_
Nets remaining: 23
Best route of _531_ collides with nets: _482_ _463_ _307_ 
Ripping up blocking net _482_
Ripping up blocking net _463_
Ripping up blocking net _307_
Nets remaining: 25
Best route of _489_ collides with nets: _366_ 
Ripping up blocking net _366_
Nets remaining: 25
Best route of _447_ collides with nets: _440_ 
Ripping up blocking net _440_
Nets remaining: 25
Best route of _415_ collides with nets: _465_ _473_ 
Ripping up blocking net _465_
Ripping up blocking net _473_
Nets remaining: 26
Best route of _389_ collides with nets: _300_ _531_ 
Ripping up blocking net _300_
Ripping up blocking net _531_
Nets remaining: 27
Best route of _372_ collides with nets: _365_ _269_ B<5> 
Ripping up blocking net _365_
Ripping up blocking net _269_
Ripping up blocking net B<5>
Nets remaining: 29
Nets remaining: 28
Best route of _261_ collides with nets: _258_ 
Ripping up blocking net _258_
Nets remaining: 28
Best route of _148_ collides with nets: _147_ 
Ripping up blocking net _147_
Nets remaining: 28
Best route of _520_ collides with nets: _408_ 
Ripping up blocking net _408_
Nets remaining: 28
Nets remaining: 27
Best route of _373_ collides with nets: A<6> A<3> 
Ripping up blocking net A<6>
Ripping up blocking net A<3>
Nets remaining: 28
Best route of _115_ collides with nets: _271_ 
Ripping up blocking net _271_
Nets remaining: 28
Nets remaining: 27
Nets remaining: 26
Nets remaining: 25
Best route of _405_ collides with nets: _395_ 
Ripping up blocking net _395_
Nets remaining: 25
Best route of _349_ collides with nets: _356_ _353_ _394_ 
Ripping up blocking net _356_
Ripping up blocking net _353_
Ripping up blocking net _394_
Nets remaining: 27
Best route of _358_ collides with nets: _534_ _344_ 
Ripping up blocking net _534_
Ripping up blocking net _344_
Nets remaining: 28
Nets remaining: 27
Nets remaining: 26
Nets remaining: 25
Nets remaining: 24
Nets remaining: 23
Nets remaining: 22
Nets remaining: 21
Nets remaining: 20
Nets remaining: 19
Nets remaining: 18
Best route of _473_ collides with nets: _470_ 
Ripping up blocking net _470_
Nets remaining: 18
Nets remaining: 17
Nets remaining: 16
Best route of _365_ collides with nets: _366_ 
Ripping up blocking net _366_
Nets remaining: 16
Best route of _269_ collides with nets: _365_ 
Ripping up blocking net _365_
Nets remaining: 16
Nets remaining: 15
Nets remaining: 14
Nets remaining: 13
Best route of _408_ collides with nets: _519_ 
Ripping up blocking net _519_
Nets remaining: 13
Best route of A<6> collides with nets: B<5> 
Ripping up blocking net B<5>
Nets remaining: 13
Nets remaining: 12
Nets remaining: 11
Best route of _395_ collides with nets: _473_ _403_ _469_ 
Ripping up blocking net _473_
Ripping up blocking net _403_
Ripping up blocking net _469_
Nets remaining: 13
Best route of _356_ collides with nets: _471_ _359_ _349_ _533_ _355_ 
Ripping up blocking net _471_
Ripping up blocking net _359_
Ripping up blocking net _349_
Ripping up blocking net _533_
Ripping up blocking net _355_
Nets remaining: 17
Nets remaining: 16
Best route of _394_ collides with nets: _463_ 
Ripping up blocking net _463_
Nets remaining: 16
Best route of _534_ collides with nets: _360_ _303_ _485_ 
Ripping up blocking net _360_
Ripping up blocking net _303_
Ripping up blocking net _485_
Nets remaining: 18
Nets remaining: 17
Nets remaining: 16
Nets remaining: 15
Nets remaining: 14
Nets remaining: 13
Best route of B<5> collides with nets: A<6> 
Ripping up blocking net A<6>
Nets remaining: 13
Nets remaining: 12
Best route of _403_ collides with nets: _356_ _395_ 
Ripping up blocking net _356_
Ripping up blocking net _395_
Nets remaining: 13
Nets remaining: 12
Nets remaining: 11
Nets remaining: 10
Best route of _349_ collides with nets: _354_ 
Ripping up blocking net _354_
Nets remaining: 10
Best route of _533_ collides with nets: _479_ _465_ _401_ _403_ _426_ 
Ripping up blocking net _479_
Ripping up blocking net _465_
Ripping up blocking net _401_
Ripping up blocking net _403_
Ripping up blocking net _426_
Nets remaining: 14
Best route of _355_ collides with nets: _359_ 
Ripping up blocking net _359_

Qrouter is stuck, abandoning remaining routes.

----------------------------------------------
Progress: Stage 2 total routes completed: 1881
Failed net routes: 14
----------------------------------------------
Nets remaining: 14
Nets remaining: 13
Nets remaining: 12
Best route of _303_ collides with nets: _534_ 
Ripping up blocking net _534_
Nets remaining: 12
Nets remaining: 11
Best route of A<6> collides with nets: B<5> 
Ripping up blocking net B<5>
Nets remaining: 11
Best route of _356_ collides with nets: _533_ 
Ripping up blocking net _533_
Nets remaining: 11
Nets remaining: 10
Best route of _354_ collides with nets: _349_ 
Ripping up blocking net _349_
Nets remaining: 10
Nets remaining: 9
Nets remaining: 8
Nets remaining: 7
Best route of _403_ collides with nets: _356_ _471_ 
Ripping up blocking net _356_
Ripping up blocking net _471_
Nets remaining: 8
Nets remaining: 7
Nets remaining: 6
Nets remaining: 5
Nets remaining: 4
Nets remaining: 3
Best route of _349_ collides with nets: _415_ 
Ripping up blocking net _415_
Nets remaining: 3
Best route of _356_ collides with nets: _349_ _403_ 
Ripping up blocking net _349_
Ripping up blocking net _403_
Nets remaining: 4
Nets remaining: 3
Nets remaining: 2
Nets remaining: 1
Best route of _403_ collides with nets: _462_ 
Ripping up blocking net _462_
Nets remaining: 1

----------------------------------------------
Progress: Stage 2 total routes completed: 1952
No failed routes!
----------------------------------------------

----------------------------------------------
Progress: Stage 2 total routes completed: 1952
No failed routes!
----------------------------------------------
emit_routes():  DEF file has 722 nets, but we want to write 724
----------------------------------------------
Final: No failed routes!
----------------------------------------------
Router script ended on dom jul 9 23:00:01 -03 2017
Running blif2cel.tcl
Loaded LEF file (/usr/local/share/qflow/tech/osu035/osu035_stdcells.lef) for reading...
Loaded BLIF file (/home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.blif) for reading ...
Loaded CEL file (/home/jcscheunemann/Work/Qflow-exemplos/layout/multiplicador.cel) for writing...
1st pass of blif file /home/jcscheunemann/Work/Qflow-exemplos/synthesis/multiplicador.blif. . .
Reading macros from LEF file. . .
Parsing macro AND2X2:  Ports are:
parse_pin
macroname: AND2X2, pinname: A
Port type: INPUT 
A -240 -261 1
parse_pin
macroname: AND2X2, pinname: B
Port type: INPUT 
B -80 -100 1
parse_pin
macroname: AND2X2, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: AND2X2, pinname: Y
Port type: OUTPUT 
Y 179 -680 1
parse_pin
macroname: AND2X2, pinname: vdd
Port type: INOUT 
vdd 80 590 1
Parsing macro AOI21X1:  Ports are:
parse_pin
macroname: AOI21X1, pinname: A
Port type: INPUT 
A -160 -70 1
parse_pin
macroname: AOI21X1, pinname: B
Port type: INPUT 
B -80 -261 1
parse_pin
macroname: AOI21X1, pinname: C
Port type: INPUT 
C 240 -501 1
parse_pin
macroname: AOI21X1, pinname: gnd
Port type: INOUT 
gnd 240 -870 1
parse_pin
macroname: AOI21X1, pinname: Y
Port type: OUTPUT 
Y 80 -680 1
parse_pin
macroname: AOI21X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro AOI22X1:  Ports are:
parse_pin
macroname: AOI22X1, pinname: A
Port type: INPUT 
A -240 -70 1
parse_pin
macroname: AOI22X1, pinname: B
Port type: INPUT 
B -160 -261 1
parse_pin
macroname: AOI22X1, pinname: C
Port type: INPUT 
C 320 -61 1
parse_pin
macroname: AOI22X1, pinname: D
Port type: INPUT 
D 140 -180 1
parse_pin
macroname: AOI22X1, pinname: gnd
Port type: INOUT 
gnd 320 -770 1
parse_pin
macroname: AOI22X1, pinname: Y
Port type: OUTPUT 
Y 10 -431 1
parse_pin
macroname: AOI22X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro BUFX2:  Ports are:
parse_pin
macroname: BUFX2, pinname: A
Port type: INPUT 
A -160 -140 1
parse_pin
macroname: BUFX2, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: BUFX2, pinname: Y
Port type: OUTPUT 
Y 170 0 1
parse_pin
macroname: BUFX2, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro BUFX4:  Ports are:
parse_pin
macroname: BUFX4, pinname: A
Port type: INPUT 
A -230 -100 1
parse_pin
macroname: BUFX4, pinname: gnd
Port type: INOUT 
gnd 240 -770 1
parse_pin
macroname: BUFX4, pinname: Y
Port type: OUTPUT 
Y 89 -300 1
parse_pin
macroname: BUFX4, pinname: vdd
Port type: INOUT 
vdd 240 570 1
Parsing macro NOR3X1:  Ports are:
parse_pin
macroname: NOR3X1, pinname: A
Port type: INPUT 
A -350 -501 1
parse_pin
macroname: NOR3X1, pinname: B
Port type: INPUT 
B -200 -300 1
parse_pin
macroname: NOR3X1, pinname: C
Port type: INPUT 
C -40 -100 1
parse_pin
macroname: NOR3X1, pinname: gnd
Port type: INOUT 
gnd -80 -890 1
parse_pin
macroname: NOR3X1, pinname: Y
Port type: OUTPUT 
Y -211 -670 1
parse_pin
macroname: NOR3X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro DFFPOSX1:  Ports are:
parse_pin
macroname: DFFPOSX1, pinname: Q
Port type: OUTPUT 
Q 580 -420 1
parse_pin
macroname: DFFPOSX1, pinname: CLK
Port type: INPUT 
CLK -500 -280 1
parse_pin
macroname: DFFPOSX1, pinname: D
Port type: INPUT 
D -450 -111 1
parse_pin
macroname: DFFPOSX1, pinname: gnd
Port type: INOUT 
gnd -170 -870 1
parse_pin
macroname: DFFPOSX1, pinname: vdd
Port type: INOUT 
vdd -160 770 1
Parsing macro INVX1:  Ports are:
parse_pin
macroname: INVX1, pinname: A
Port type: INPUT 
A -80 -540 1
parse_pin
macroname: INVX1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: INVX1, pinname: Y
Port type: OUTPUT 
Y 80 0 1
parse_pin
macroname: INVX1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro INVX2:  Ports are:
parse_pin
macroname: INVX2, pinname: A
Port type: INPUT 
A -80 -340 1
parse_pin
macroname: INVX2, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: INVX2, pinname: Y
Port type: OUTPUT 
Y 80 0 1
parse_pin
macroname: INVX2, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro INVX4:  Ports are:
parse_pin
macroname: INVX4, pinname: A
Port type: INPUT 
A -160 -340 1
parse_pin
macroname: INVX4, pinname: gnd
Port type: INOUT 
gnd 160 -770 1
parse_pin
macroname: INVX4, pinname: Y
Port type: OUTPUT 
Y 0 0 1
parse_pin
macroname: INVX4, pinname: vdd
Port type: INOUT 
vdd 160 570 1
Parsing macro INVX8:  Ports are:
parse_pin
macroname: INVX8, pinname: A
Port type: INPUT 
A -320 -340 1
parse_pin
macroname: INVX8, pinname: gnd
Port type: INOUT 
gnd 0 -770 1
parse_pin
macroname: INVX8, pinname: Y
Port type: OUTPUT 
Y -160 410 1
parse_pin
macroname: INVX8, pinname: vdd
Port type: INOUT 
vdd 0 570 1
Parsing macro NAND2X1:  Ports are:
parse_pin
macroname: NAND2X1, pinname: A
Port type: INPUT 
A -160 -340 1
parse_pin
macroname: NAND2X1, pinname: B
Port type: INPUT 
B 160 140 1
parse_pin
macroname: NAND2X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: NAND2X1, pinname: Y
Port type: OUTPUT 
Y 100 -680 1
parse_pin
macroname: NAND2X1, pinname: vdd
Port type: INOUT 
vdd 160 770 1
Parsing macro NAND3X1:  Ports are:
parse_pin
macroname: NAND3X1, pinname: A
Port type: INPUT 
A -240 60 1
parse_pin
macroname: NAND3X1, pinname: B
Port type: INPUT 
B -40 -100 1
parse_pin
macroname: NAND3X1, pinname: C
Port type: INPUT 
C 80 260 1
parse_pin
macroname: NAND3X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: NAND3X1, pinname: Y
Port type: OUTPUT 
Y -80 680 1
parse_pin
macroname: NAND3X1, pinname: vdd
Port type: INOUT 
vdd 80 790 1
Parsing macro NOR2X1:  Ports are:
parse_pin
macroname: NOR2X1, pinname: A
Port type: INPUT 
A -160 -540 1
parse_pin
macroname: NOR2X1, pinname: B
Port type: INPUT 
B 160 -61 1
parse_pin
macroname: NOR2X1, pinname: gnd
Port type: INOUT 
gnd 160 -870 1
parse_pin
macroname: NOR2X1, pinname: Y
Port type: OUTPUT 
Y 0 -300 1
parse_pin
macroname: NOR2X1, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro OAI21X1:  Ports are:
parse_pin
macroname: OAI21X1, pinname: A
Port type: INPUT 
A -160 -330 1
parse_pin
macroname: OAI21X1, pinname: B
Port type: INPUT 
B -80 -140 1
parse_pin
macroname: OAI21X1, pinname: C
Port type: INPUT 
C 160 300 1
parse_pin
macroname: OAI21X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: OAI21X1, pinname: Y
Port type: OUTPUT 
Y 50 -100 1
parse_pin
macroname: OAI21X1, pinname: vdd
Port type: INOUT 
vdd 179 770 1
Parsing macro OAI22X1:  Ports are:
parse_pin
macroname: OAI22X1, pinname: A
Port type: INPUT 
A -240 -330 1
parse_pin
macroname: OAI22X1, pinname: B
Port type: INPUT 
B -160 -140 1
parse_pin
macroname: OAI22X1, pinname: C
Port type: INPUT 
C 320 -261 1
parse_pin
macroname: OAI22X1, pinname: D
Port type: INPUT 
D 160 -140 1
parse_pin
macroname: OAI22X1, pinname: gnd
Port type: INOUT 
gnd 0 -1000 1
parse_pin
macroname: OAI22X1, pinname: Y
Port type: OUTPUT 
Y 0 -300 1
parse_pin
macroname: OAI22X1, pinname: vdd
Port type: INOUT 
vdd 320 570 1
Parsing macro OR2X2:  Ports are:
parse_pin
macroname: OR2X2, pinname: A
Port type: INPUT 
A -240 -540 1
parse_pin
macroname: OR2X2, pinname: B
Port type: INPUT 
B -40 -221 1
parse_pin
macroname: OR2X2, pinname: gnd
Port type: INOUT 
gnd 80 -790 1
parse_pin
macroname: OR2X2, pinname: Y
Port type: OUTPUT 
Y 240 -100 1
parse_pin
macroname: OR2X2, pinname: vdd
Port type: INOUT 
vdd 0 999 1
Parsing macro XOR2X1:  Ports are:
parse_pin
macroname: XOR2X1, pinname: A
Port type: INPUT 
A -410 -290 1
parse_pin
macroname: XOR2X1, pinname: B
Port type: INPUT 
B 439 -300 1
parse_pin
macroname: XOR2X1, pinname: gnd
Port type: INOUT 
gnd -310 -711 1
parse_pin
macroname: XOR2X1, pinname: Y
Port type: OUTPUT 
Y 0 -700 1
parse_pin
macroname: XOR2X1, pinname: vdd
Port type: INOUT 
vdd -300 640 1
Parsing macro XNOR2X1:  Ports are:
parse_pin
macroname: XNOR2X1, pinname: A
Port type: INPUT 
A -210 -360 1
parse_pin
macroname: XNOR2X1, pinname: B
Port type: INPUT 
B 439 -300 1
parse_pin
macroname: XNOR2X1, pinname: gnd
Port type: INOUT 
gnd -310 -711 1
parse_pin
macroname: XNOR2X1, pinname: Y
Port type: OUTPUT 
Y 50 -500 1
parse_pin
macroname: XNOR2X1, pinname: vdd
Port type: INOUT 
vdd -300 640 1
2nd pass of blif file. . .
3rd pass of blif file. . .
Done!
