{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578856157910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578856157913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 13:09:17 2020 " "Processing started: Sun Jan 12 13:09:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578856157913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856157913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856157913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578856158821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578856158821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contour " "Found entity 1: contour" {  } { { "../contour.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contour_draw " "Found entity 1: contour_draw" {  } { { "../contour_draw.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mnist_classifier_top " "Found entity 1: mnist_classifier_top" {  } { { "../mnist_classifier_top.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/RGB2GRAY.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/RGB2GRAY.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGB2GRAY " "Found entity 1: RGB2GRAY" {  } { { "../RGB2GRAY.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/RGB2GRAY.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac_array " "Found entity 1: mac_array" {  } { { "../mac_array.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_buffer_group " "Found entity 1: line_buffer_group" {  } { { "../line_buffer_group.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_III " "Found entity 1: fmap_III" {  } { { "../fmap_III.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_II " "Found entity 1: fmap_II" {  } { { "../fmap_II.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fmap_I " "Found entity 1: fmap_I" {  } { { "../fmap_I.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ff_line_buffer_groups " "Found entity 1: ff_line_buffer_groups" {  } { { "../ff_line_buffer_groups.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../controller.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_sender " "Found entity 1: cnn_sender" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnn_receiver " "Found entity 1: cnn_receiver" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cam2cnn " "Found entity 1: cam2cnn" {  } { { "../cam2cnn.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bi_mem0 " "Found entity 1: bi_mem0" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem7 " "Found entity 1: wt_mem7" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem6 " "Found entity 1: wt_mem6" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem5 " "Found entity 1: wt_mem5" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem4 " "Found entity 1: wt_mem4" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem3 " "Found entity 1: wt_mem3" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem2 " "Found entity 1: wt_mem2" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem1 " "Found entity 1: wt_mem1" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_mem0 " "Found entity 1: wt_mem0" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem7 " "Found entity 1: wt_fc1_mem7" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem6 " "Found entity 1: wt_fc1_mem6" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem5 " "Found entity 1: wt_fc1_mem5" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856173996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856173996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem4 " "Found entity 1: wt_fc1_mem4" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem3 " "Found entity 1: wt_fc1_mem3" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem2 " "Found entity 1: wt_fc1_mem2" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem1 " "Found entity 1: wt_fc1_mem1" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wt_fc1_mem0 " "Found entity 1: wt_fc1_mem0" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../sram.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/segment7.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/segment7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "../segment7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/segment7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mod_N_counter " "Found entity 1: mod_N_counter" {  } { { "../mod_N_counter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_WRITE_PTR.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_WRITE_PTR.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_RESET_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_RESET_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_READ_DATA.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_READ_DATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file V/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/RESET_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/RESET_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/CLOCKMEM.v 1 1 " "Found 1 design units, including 1 entities, in source file V/CLOCKMEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file V/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/FpsMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file V/FpsMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/D8M_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file V/D8M_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAW2RGB_J.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAW2RGB_J.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_J " "Found entity 1: RAW2RGB_J" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAW_RGB_BIN.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAW_RGB_BIN.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW_RGB_BIN.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/RAM_READ_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/RAM_READ_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_READ_COUNTER " "Found entity 1: RAM_READ_COUNTER" {  } { { "V_D8M/RAM_READ_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAM_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174032 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578856174034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_CAMERA_CONFIG.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_CAMERA_CONFIG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174036 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578856174037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_BRIDGE_CONFIG.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CONFIG.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/MIPI_BRIDGE_CAMERA_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/MIPI_BRIDGE_CAMERA_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/Line_Buffer_J.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/Line_Buffer_J.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174041 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578856174041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/VCM_I2C.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/VCM_I2C.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/VCM_CTRL_P.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/VCM_CTRL_P.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/MODIFY_SYNC.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/MODIFY_SYNC.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/LCD_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/LCD_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/I2C_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/I2C_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/FOCUS_ADJ.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/FOCUS_ADJ.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/F_VCM.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/F_VCM.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174047 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/CLOCKMEM.v " "Can't analyze file -- file V_Auto/CLOCKMEM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1578856174048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578856174048 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578856174048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/AUTO_SYNC_MODIFY.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/AUTO_SYNC_MODIFY.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Auto/AUTO_FOCUS_ON.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Auto/AUTO_FOCUS_ON.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174051 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578856174052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/Sdram_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/Sdram_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174053 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1578856174054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_Sdram_Control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file V_Sdram_Control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VIDEO_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file V/VIDEO_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/CLOCK_DELAY.v 1 1 " "Found 1 design units, including 1 entities, in source file V/CLOCK_DELAY.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V_D8M/VGA_RD_COUNTER.v 1 1 " "Found 1 design units, including 1 entities, in source file V_D8M/VGA_RD_COUNTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_RD_COUNTER " "Found entity 1: VGA_RD_COUNTER" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856174060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HORIZ_EDGE contour_draw.sv(37) " "Verilog HDL Implicit Net warning at contour_draw.sv(37): created implicit net for \"HORIZ_EDGE\"" {  } { { "../contour_draw.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VERT_EDGE contour_draw.sv(38) " "Verilog HDL Implicit Net warning at contour_draw.sv(38): created implicit net for \"VERT_EDGE\"" {  } { { "../contour_draw.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174060 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174060 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_115_D8M_RTL.v(371) " "Verilog HDL Module Instantiation warning at DE2_115_D8M_RTL.v(371): ignored dangling comma in List of Port Connections" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 371 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578856174279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE2_115_D8M_RTL.v 1 1 " "Using design file DE2_115_D8M_RTL.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_D8M_RTL " "Found entity 1: DE2_115_D8M_RTL" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856174279 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1578856174279 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_RTS DE2_115_D8M_RTL.v(143) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(143): created implicit net for \"UART_RTS\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174279 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UART_TXD DE2_115_D8M_RTL.v(144) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(144): created implicit net for \"UART_TXD\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "READY DE2_115_D8M_RTL.v(293) " "Verilog HDL Implicit Net warning at DE2_115_D8M_RTL.v(293): created implicit net for \"READY\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_D8M_RTL " "Elaborating entity \"DE2_115_D8M_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578856174287 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_RTS DE2_115_D8M_RTL.v(143) " "Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(143): object \"UART_RTS\" assigned a value but never read" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856174288 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UART_TXD DE2_115_D8M_RTL.v(144) " "Verilog HDL or VHDL warning at DE2_115_D8M_RTL.v(144): object \"UART_TXD\" assigned a value but never read" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856174288 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] DE2_115_D8M_RTL.v(18) " "Output port \"LEDG\[8..2\]\" at DE2_115_D8M_RTL.v(18) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT DE2_115_D8M_RTL.v(15) " "Output port \"SMA_CLKOUT\" at DE2_115_D8M_RTL.v(15) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON DE2_115_D8M_RTL.v(38) " "Output port \"LCD_BLON\" at DE2_115_D8M_RTL.v(38) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_115_D8M_RTL.v(40) " "Output port \"LCD_EN\" at DE2_115_D8M_RTL.v(40) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON DE2_115_D8M_RTL.v(41) " "Output port \"LCD_ON\" at DE2_115_D8M_RTL.v(41) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_115_D8M_RTL.v(42) " "Output port \"LCD_RS\" at DE2_115_D8M_RTL.v(42) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_115_D8M_RTL.v(43) " "Output port \"LCD_RW\" at DE2_115_D8M_RTL.v(43) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK DE2_115_D8M_RTL.v(74) " "Output port \"MIPI_MCLK\" at DE2_115_D8M_RTL.v(74) has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174294 "|DE2_115_D8M_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DELAY CLOCK_DELAY:del1 " "Elaborating entity \"CLOCK_DELAY\" for hierarchy \"CLOCK_DELAY:del1\"" {  } { { "DE2_115_D8M_RTL.v" "del1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174312 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[4\] " "Synthesized away node \"PCK\[4\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856174314 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[5\] " "Synthesized away node \"PCK\[5\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856174314 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PCK\[6\] " "Synthesized away node \"PCK\[6\]\"" {  } {  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856174314 ""}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578856174314 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578856174314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_LUT D8M_LUT:g_lut " "Elaborating entity \"D8M_LUT\" for hierarchy \"D8M_LUT:g_lut\"" {  } { { "DE2_115_D8M_RTL.v" "g_lut" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174317 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NEW_MIPI_PIXEL_D1 D8M_LUT.v(10) " "Output port \"NEW_MIPI_PIXEL_D1\" at D8M_LUT.v(10) has no driver" {  } { { "V/D8M_LUT.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/D8M_LUT.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174581 "|DE2_115_D8M_RTL|D8M_LUT:g_lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RESET_DELAY RESET_DELAY:u2 " "Elaborating entity \"RESET_DELAY\" for hierarchy \"RESET_DELAY:u2\"" {  } { { "DE2_115_D8M_RTL.v" "u2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "DE2_115_D8M_RTL.v" "cfin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174646 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1578856174646 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856174648 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174648 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174650 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "TIME_DELAY MIPI_CAMERA_CONFIG.v(317) " "Verilog HDL warning at MIPI_CAMERA_CONFIG.v(317): object TIME_DELAY used but never assigned" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 317 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1578856174652 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(128) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(128): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174655 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(174) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(174): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174657 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(201) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(201): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174658 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(226) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(226): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174671 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "TIME_DELAY 0 MIPI_CAMERA_CONFIG.v(317) " "Net \"TIME_DELAY\" at MIPI_CAMERA_CONFIG.v(317) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 317 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856174702 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174702 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174702 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174702 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174842 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174843 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174844 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174873 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174874 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174874 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174875 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174905 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174907 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174907 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174908 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174908 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174908 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174910 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174910 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1578856174911 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856174955 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174959 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174961 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174962 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174973 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174973 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174974 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174974 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856174974 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856174985 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test pll_test:pll_ref " "Elaborating entity \"pll_test\" for hierarchy \"pll_test:pll_ref\"" {  } { { "DE2_115_D8M_RTL.v" "pll_ref" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_test:pll_ref\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_test:pll_ref\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_test:pll_ref\|altpll:altpll_component\"" {  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_test:pll_ref\|altpll:altpll_component " "Instantiated megafunction \"pll_test:pll_ref\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_test " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_test\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175126 ""}  } { { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856175126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_test_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_altpll " "Found entity 1: pll_test_altpll" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_test_altpll pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated " "Elaborating entity \"pll_test_altpll\" for hierarchy \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL VIDEO_PLL:pll_ref1 " "Elaborating entity \"VIDEO_PLL\" for hierarchy \"VIDEO_PLL:pll_ref1\"" {  } { { "DE2_115_D8M_RTL.v" "pll_ref1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\"" {  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VIDEO_PLL:pll_ref1\|altpll:altpll_component " "Instantiated megafunction \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VIDEO_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VIDEO_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175217 ""}  } { { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856175217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/VIDEO_PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/VIDEO_PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL_altpll " "Found entity 1: VIDEO_PLL_altpll" {  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIDEO_PLL_altpll VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated " "Elaborating entity \"VIDEO_PLL_altpll\" for hierarchy \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE2_115_D8M_RTL.v" "u6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2500 " "Parameter \"clk1_phase_shift\" = \"-2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175295 ""}  } { { "V/sdram_pll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/sdram_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856175295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Elaborating entity \"sdram_pll_altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u7 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u7\"" {  } { { "DE2_115_D8M_RTL.v" "u7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175352 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "SA Sdram_Control.v(131) " "Verilog HDL warning at Sdram_Control.v(131): the port and data declarations for array port \"SA\" do not specify the same range for each dimension" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 131 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1578856175353 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "SA Sdram_Control.v(180) " "HDL warning at Sdram_Control.v(180): see declaration for object \"SA\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 180 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175353 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_ADDR Sdram_Control.v(152) " "Verilog HDL or VHDL warning at Sdram_Control.v(152): object \"rWR2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856175354 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_MAX_ADDR Sdram_Control.v(153) " "Verilog HDL or VHDL warning at Sdram_Control.v(153): object \"rWR2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856175354 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rWR2_LENGTH Sdram_Control.v(154) " "Verilog HDL or VHDL warning at Sdram_Control.v(154): object \"rWR2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856175354 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_ADDR Sdram_Control.v(158) " "Verilog HDL or VHDL warning at Sdram_Control.v(158): object \"rRD2_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856175354 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_MAX_ADDR Sdram_Control.v(159) " "Verilog HDL or VHDL warning at Sdram_Control.v(159): object \"rRD2_MAX_ADDR\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856175354 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rRD2_LENGTH Sdram_Control.v(160) " "Verilog HDL or VHDL warning at Sdram_Control.v(160): object \"rRD2_LENGTH\" assigned a value but never read" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1578856175354 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(386) " "Verilog HDL assignment warning at Sdram_Control.v(386): truncated value with size 32 to match size of target (10)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856175358 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578856175360 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578856175360 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rWR1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578856175360 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_LENGTH Sdram_Control.v(426) " "Verilog HDL Always Construct warning at Sdram_Control.v(426): inferring latch(es) for variable \"rRD1_LENGTH\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578856175361 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RD2_DATA Sdram_Control.v(123) " "Output port \"RD2_DATA\" at Sdram_Control.v(123) has no driver" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856175365 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_LENGTH\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_LENGTH\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175369 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_LENGTH\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_LENGTH\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175370 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175371 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175372 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175373 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175373 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175373 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175373 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175373 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175373 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control.v(426) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control.v(426)" {  } { { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 426 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175373 "|DE2_115_D8M_RTL|Sdram_Control:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u7\|control_interface:u_control_interface " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u7\|control_interface:u_control_interface\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_control_interface" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856175403 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856175403 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V_Sdram_Control/control_interface.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856175403 "|DE2_115_D8M_RTL|Sdram_Control:u7|control_interface:u_control_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u7\|command:u_command " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u7\|command:u_command\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_command" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175413 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578856175416 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578856175416 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V_Sdram_Control/command.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578856175416 "|DE2_115_D8M_RTL|Sdram_Control:u7|command:u_command"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u7\|sdr_data_path:u_sdr_data_path " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u7\|sdr_data_path:u_sdr_data_path\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_sdr_data_path" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)" {  } { { "V_Sdram_Control/sdr_data_path.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856175428 "|DE2_115_D8M_RTL|Sdram_Control:u7|sdr_data_path:u_sdr_data_path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_write1_fifo" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856175715 ""}  } { { "V_Sdram_Control/Sdram_WR_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_WR_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856175715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0ej1 " "Found entity 1: dcfifo_0ej1" {  } { { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0ej1 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated " "Elaborating entity \"dcfifo_0ej1\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0ej1.tdf" "rdptr_g_gray2bin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_0ej1.tdf" "rdptr_g1p" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_0ej1.tdf" "wrptr_g1p" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rq41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rq41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rq41 " "Found entity 1: altsyncram_rq41" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rq41 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|altsyncram_rq41:fifo_ram " "Elaborating entity \"altsyncram_rq41\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|altsyncram_rq41:fifo_ram\"" {  } { { "db/dcfifo_0ej1.tdf" "fifo_ram" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_0ej1.tdf" "rs_brp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fpl " "Found entity 1: alt_synch_pipe_fpl" {  } { { "db/alt_synch_pipe_fpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\"" {  } { { "db/dcfifo_0ej1.tdf" "rs_dgwp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856175989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_0f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856175999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856175999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_fpl:rs_dgwp\|dffpipe_0f9:dffpipe13\"" {  } { { "db/alt_synch_pipe_fpl.tdf" "dffpipe13" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_fpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\"" {  } { { "db/dcfifo_0ej1.tdf" "ws_dgrp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_1f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|alt_synch_pipe_gpl:ws_dgrp\|dffpipe_1f9:dffpipe22\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe22" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_gpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_c66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_c66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0ej1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_b66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_b66\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|cmpr_b66:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_0ej1.tdf" "rdempty_eq_comp1_msb" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"Sdram_Control:u7\|Sdram_WR_FIFO:u_write1_fifo\|dcfifo:dcfifo_component\|dcfifo_0ej1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0ej1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\"" {  } { { "V_Sdram_Control/Sdram_Control.v" "u_read1_fifo" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "dcfifo_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\"" {  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176482 ""}  } { { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856176482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_jej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_jej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_jej1 " "Found entity 1: dcfifo_jej1" {  } { { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_jej1 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated " "Elaborating entity \"dcfifo_jej1\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_jej1.tdf" "rs_dgwp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_2f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_2f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_jej1.tdf" "ws_dgrp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_3f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe14" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_J RAW2RGB_J:u4 " "Elaborating entity \"RAW2RGB_J\" for hierarchy \"RAW2RGB_J:u4\"" {  } { { "DE2_115_D8M_RTL.v" "u4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176593 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_J.v(62) " "Verilog HDL assignment warning at RAW2RGB_J.v(62): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176594 "|DE2_115_D8M_RTL|RAW2RGB_J:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RD_COUNTER RAW2RGB_J:u4\|VGA_RD_COUNTER:tr " "Elaborating entity \"VGA_RD_COUNTER\" for hierarchy \"RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\"" {  } { { "V_D8M/RAW2RGB_J.v" "tr" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(22) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(22): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176602 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_RD_COUNTER.v(23) " "Verilog HDL assignment warning at VGA_RD_COUNTER.v(23): truncated value with size 32 to match size of target (11)" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176602 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|VGA_RD_COUNTER:tr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J RAW2RGB_J:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_J.v" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(42) " "Verilog HDL assignment warning at Line_Buffer_J.v(42): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176607 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(47) " "Verilog HDL assignment warning at Line_Buffer_J.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176607 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(48) " "Verilog HDL assignment warning at Line_Buffer_J.v(48): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176607 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(49) " "Verilog HDL assignment warning at Line_Buffer_J.v(49): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176607 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(52) " "Verilog HDL assignment warning at Line_Buffer_J.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176608 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(59) " "Verilog HDL assignment warning at Line_Buffer_J.v(59): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176608 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856176649 ""}  } { { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856176649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mek1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mek1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mek1 " "Found entity 1: altsyncram_mek1" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856176703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856176703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mek1 RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated " "Elaborating entity \"altsyncram_mek1\" for hierarchy \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN RAW2RGB_J:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"RAW2RGB_J:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_J.v" "bin" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_FOCUS_ON AUTO_FOCUS_ON:vd " "Elaborating entity \"AUTO_FOCUS_ON\" for hierarchy \"AUTO_FOCUS_ON:vd\"" {  } { { "DE2_115_D8M_RTL.v" "vd" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AUTO_FOCUS_ON.v(19) " "Verilog HDL assignment warning at AUTO_FOCUS_ON.v(19): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_FOCUS_ON.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176742 "|DE2_115_D8M_RTL|AUTO_FOCUS_ON:vd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FOCUS_ADJ FOCUS_ADJ:adl " "Elaborating entity \"FOCUS_ADJ\" for hierarchy \"FOCUS_ADJ:adl\"" {  } { { "DE2_115_D8M_RTL.v" "adl" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_SYNC_MODIFY FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE " "Elaborating entity \"AUTO_SYNC_MODIFY\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "RE" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_SYNC FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs " "Elaborating entity \"MODIFY_SYNC\" for hierarchy \"FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\"" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "vs" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MODIFY_SYNC.v(19) " "Verilog HDL assignment warning at MODIFY_SYNC.v(19): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176764 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_COUNTER FOCUS_ADJ:adl\|LCD_COUNTER:cv1 " "Elaborating entity \"LCD_COUNTER\" for hierarchy \"FOCUS_ADJ:adl\|LCD_COUNTER:cv1\"" {  } { { "V_Auto/FOCUS_ADJ.v" "cv1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(31) " "Verilog HDL assignment warning at LCD_COUNTER.v(31): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176772 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD_COUNTER.v(36) " "Verilog HDL assignment warning at LCD_COUNTER.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176772 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(39) " "Verilog HDL assignment warning at LCD_COUNTER.v(39): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176773 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 LCD_COUNTER.v(47) " "Verilog HDL assignment warning at LCD_COUNTER.v(47): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176774 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|LCD_COUNTER:cv1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_CTRL_P FOCUS_ADJ:adl\|VCM_CTRL_P:pp " "Elaborating entity \"VCM_CTRL_P\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\"" {  } { { "V_Auto/FOCUS_ADJ.v" "pp" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 VCM_CTRL_P.v(24) " "Verilog HDL assignment warning at VCM_CTRL_P.v(24): truncated value with size 32 to match size of target (18)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176788 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_CTRL_P.v(53) " "Verilog HDL assignment warning at VCM_CTRL_P.v(53): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176789 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F_VCM FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f " "Elaborating entity \"F_VCM\" for hierarchy \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\"" {  } { { "V_Auto/VCM_CTRL_P.v" "f" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(39) " "Verilog HDL assignment warning at F_VCM.v(39): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176809 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(48) " "Verilog HDL assignment warning at F_VCM.v(48): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176810 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 F_VCM.v(56) " "Verilog HDL assignment warning at F_VCM.v(56): truncated value with size 32 to match size of target (11)" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176810 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DELAY FOCUS_ADJ:adl\|I2C_DELAY:i2c " "Elaborating entity \"I2C_DELAY\" for hierarchy \"FOCUS_ADJ:adl\|I2C_DELAY:i2c\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176816 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "READY1 I2C_DELAY.v(6) " "Output port \"READY1\" at I2C_DELAY.v(6) has no driver" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856176817 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VCM_I2C FOCUS_ADJ:adl\|VCM_I2C:i2c2 " "Elaborating entity \"VCM_I2C\" for hierarchy \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\"" {  } { { "V_Auto/FOCUS_ADJ.v" "i2c2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/FOCUS_ADJ.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(116) " "Verilog HDL assignment warning at VCM_I2C.v(116): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176824 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VCM_I2C.v(169) " "Verilog HDL assignment warning at VCM_I2C.v(169): truncated value with size 32 to match size of target (8)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176826 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VCM_I2C.v(207) " "Verilog HDL assignment warning at VCM_I2C.v(207): truncated value with size 32 to match size of target (1)" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176835 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR VCM_I2C.v(32) " "Output port \"TR\" at VCM_I2C.v(32) has no driver" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578856176841 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_115_D8M_RTL.v" "u1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(43) " "Verilog HDL assignment warning at VGA_Controller.v(43): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176904 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(61) " "Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (13)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176905 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(70) " "Verilog HDL assignment warning at VGA_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176905 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(71) " "Verilog HDL assignment warning at VGA_Controller.v(71): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176905 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller.v(78) " "Verilog HDL assignment warning at VGA_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176905 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176905 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(85) " "Verilog HDL assignment warning at VGA_Controller.v(85): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176905 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Controller.v(86) " "Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176905 "|DE2_115_D8M_RTL|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FpsMonitor FpsMonitor:uFps " "Elaborating entity \"FpsMonitor\" for hierarchy \"FpsMonitor:uFps\"" {  } { { "DE2_115_D8M_RTL.v" "uFps" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mnist_classifier_top mnist_classifier_top:APPLICATION_BLOCK " "Elaborating entity \"mnist_classifier_top\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\"" {  } { { "DE2_115_D8M_RTL.v" "APPLICATION_BLOCK" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contour_draw mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1 " "Elaborating entity \"contour_draw\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\"" {  } { { "../mnist_classifier_top.sv" "u1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contour mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0 " "Elaborating entity \"contour\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0\"" {  } { { "../contour_draw.sv" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour_draw.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 contour.sv(18) " "Verilog HDL assignment warning at contour.sv(18): truncated value with size 32 to match size of target (8)" {  } { { "../contour.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856176934 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|contour_draw:u1|contour:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB2GRAY mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0\|RGB2GRAY:u0 " "Elaborating entity \"RGB2GRAY\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|contour_draw:u1\|contour:u0\|RGB2GRAY:u0\"" {  } { { "../contour.sv" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/contour.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam2cnn mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2 " "Elaborating entity \"cam2cnn\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\"" {  } { { "../mnist_classifier_top.sv" "u2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0 " "Elaborating entity \"top\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\"" {  } { { "../cam2cnn.sv" "u0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856176947 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177159 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177159 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177159 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u " "Elaborating entity \"controller\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\"" {  } { { "../top.sv" "controller_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856177240 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177470 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177470 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177470 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177470 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177471 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177471 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177472 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856177472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn_sender mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_sender:cnn_sender_u " "Elaborating entity \"cnn_sender\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_sender:cnn_sender_u\"" {  } { { "../controller.sv" "cnn_sender_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856177625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(160) " "Verilog HDL assignment warning at cnn_sender.sv(160): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177688 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(163) " "Verilog HDL assignment warning at cnn_sender.sv(163): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177688 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(199) " "Verilog HDL assignment warning at cnn_sender.sv(199): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177714 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(200) " "Verilog HDL assignment warning at cnn_sender.sv(200): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177714 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(219) " "Verilog HDL assignment warning at cnn_sender.sv(219): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177719 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(220) " "Verilog HDL assignment warning at cnn_sender.sv(220): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177719 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(223) " "Verilog HDL assignment warning at cnn_sender.sv(223): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177719 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(224) " "Verilog HDL assignment warning at cnn_sender.sv(224): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177720 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(279) " "Verilog HDL assignment warning at cnn_sender.sv(279): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177756 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(282) " "Verilog HDL assignment warning at cnn_sender.sv(282): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177756 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(320) " "Verilog HDL assignment warning at cnn_sender.sv(320): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177769 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(321) " "Verilog HDL assignment warning at cnn_sender.sv(321): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177769 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_sender.sv(322) " "Verilog HDL assignment warning at cnn_sender.sv(322): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177769 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(335) " "Verilog HDL assignment warning at cnn_sender.sv(335): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177803 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(338) " "Verilog HDL assignment warning at cnn_sender.sv(338): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177803 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(359) " "Verilog HDL assignment warning at cnn_sender.sv(359): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177803 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(360) " "Verilog HDL assignment warning at cnn_sender.sv(360): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177803 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(370) " "Verilog HDL assignment warning at cnn_sender.sv(370): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177804 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(371) " "Verilog HDL assignment warning at cnn_sender.sv(371): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177805 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(374) " "Verilog HDL assignment warning at cnn_sender.sv(374): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177805 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(375) " "Verilog HDL assignment warning at cnn_sender.sv(375): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177805 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_sender.sv(401) " "Verilog HDL assignment warning at cnn_sender.sv(401): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177806 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(411) " "Verilog HDL assignment warning at cnn_sender.sv(411): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177840 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(414) " "Verilog HDL assignment warning at cnn_sender.sv(414): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177840 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(431) " "Verilog HDL assignment warning at cnn_sender.sv(431): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177841 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(432) " "Verilog HDL assignment warning at cnn_sender.sv(432): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177841 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(436) " "Verilog HDL assignment warning at cnn_sender.sv(436): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177842 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cnn_sender.sv(468) " "Verilog HDL assignment warning at cnn_sender.sv(468): truncated value with size 32 to match size of target (10)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177851 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 cnn_sender.sv(469) " "Verilog HDL assignment warning at cnn_sender.sv(469): truncated value with size 32 to match size of target (10)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177851 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnn_sender.sv(474) " "Verilog HDL assignment warning at cnn_sender.sv(474): truncated value with size 32 to match size of target (3)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177854 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cnn_sender.sv(480) " "Verilog HDL assignment warning at cnn_sender.sv(480): truncated value with size 32 to match size of target (3)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177894 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 cnn_sender.sv(484) " "Verilog HDL assignment warning at cnn_sender.sv(484): truncated value with size 32 to match size of target (6)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177894 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cnn_sender.sv(517) " "Verilog HDL assignment warning at cnn_sender.sv(517): truncated value with size 32 to match size of target (7)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177899 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_sender.sv(528) " "Verilog HDL assignment warning at cnn_sender.sv(528): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_sender.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_sender.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856177903 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_sender:cnn_sender_u"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181693 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_buffer_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_buffer_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181696 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181696 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181696 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856181696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_array mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u " "Elaborating entity \"mac_array\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\"" {  } { { "../controller.sv" "mac_array_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856182157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u " "Elaborating entity \"mac\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\"" {  } { { "../mac_array.sv" "mac_gen\[0\].mac_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac_array.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856182278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnn_receiver mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_receiver:cnn_receiver_u " "Elaborating entity \"cnn_receiver\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|cnn_receiver:cnn_receiver_u\"" {  } { { "../controller.sv" "cnn_receiver_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/controller.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856182347 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cnn_receiver.sv(137) " "Verilog HDL assignment warning at cnn_receiver.sv(137): truncated value with size 32 to match size of target (1)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182359 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(213) " "Verilog HDL assignment warning at cnn_receiver.sv(213): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182531 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(214) " "Verilog HDL assignment warning at cnn_receiver.sv(214): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182531 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(229) " "Verilog HDL assignment warning at cnn_receiver.sv(229): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182536 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(233) " "Verilog HDL assignment warning at cnn_receiver.sv(233): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182536 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(248) " "Verilog HDL assignment warning at cnn_receiver.sv(248): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182536 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(249) " "Verilog HDL assignment warning at cnn_receiver.sv(249): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182536 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(253) " "Verilog HDL assignment warning at cnn_receiver.sv(253): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182537 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnn_receiver.sv(269) " "Verilog HDL assignment warning at cnn_receiver.sv(269): truncated value with size 32 to match size of target (8)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182537 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(307) " "Verilog HDL assignment warning at cnn_receiver.sv(307): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182562 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(327) " "Verilog HDL assignment warning at cnn_receiver.sv(327): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182639 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(336) " "Verilog HDL assignment warning at cnn_receiver.sv(336): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182639 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(340) " "Verilog HDL assignment warning at cnn_receiver.sv(340): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182639 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(355) " "Verilog HDL assignment warning at cnn_receiver.sv(355): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182640 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(356) " "Verilog HDL assignment warning at cnn_receiver.sv(356): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182640 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(360) " "Verilog HDL assignment warning at cnn_receiver.sv(360): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182640 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(405) " "Verilog HDL assignment warning at cnn_receiver.sv(405): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182776 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(408) " "Verilog HDL assignment warning at cnn_receiver.sv(408): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182777 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cnn_receiver.sv(436) " "Verilog HDL assignment warning at cnn_receiver.sv(436): truncated value with size 32 to match size of target (5)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182780 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(453) " "Verilog HDL assignment warning at cnn_receiver.sv(453): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182783 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(456) " "Verilog HDL assignment warning at cnn_receiver.sv(456): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182783 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(461) " "Verilog HDL assignment warning at cnn_receiver.sv(461): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182783 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 cnn_receiver.sv(474) " "Verilog HDL assignment warning at cnn_receiver.sv(474): truncated value with size 18 to match size of target (16)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182785 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(492) " "Verilog HDL assignment warning at cnn_receiver.sv(492): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182801 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnn_receiver.sv(500) " "Verilog HDL assignment warning at cnn_receiver.sv(500): truncated value with size 32 to match size of target (9)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182801 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(563) " "Verilog HDL assignment warning at cnn_receiver.sv(563): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182945 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(564) " "Verilog HDL assignment warning at cnn_receiver.sv(564): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182945 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(565) " "Verilog HDL assignment warning at cnn_receiver.sv(565): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182945 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(566) " "Verilog HDL assignment warning at cnn_receiver.sv(566): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182945 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnn_receiver.sv(567) " "Verilog HDL assignment warning at cnn_receiver.sv(567): truncated value with size 32 to match size of target (4)" {  } { { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856182945 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|controller:controller_u|cnn_receiver:cnn_receiver_u"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_pool_bufs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_pool_bufs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189164 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "my_pool_bufs_next " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"my_pool_bufs_next\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_line_buffer_groups mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u " "Elaborating entity \"ff_line_buffer_groups\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\"" {  } { { "../top.sv" "ff_line_buffer_groups_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856189803 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189837 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189838 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_addr " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_addr\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189838 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_wr_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_wr_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189838 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_buffer_rd_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_buffer_rd_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1578856189838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "line_buffer_group mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u " "Elaborating entity \"line_buffer_group\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\"" {  } { { "../ff_line_buffer_groups.sv" "line_buf_group_generation\[0\].line_buffer_group_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/ff_line_buffer_groups.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856189853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\"" {  } { { "../line_buffer_group.sv" "line_buf_I" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/line_buffer_group.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856189859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_I mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u " "Elaborating entity \"fmap_I\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\"" {  } { { "../top.sv" "fmap_I_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856189916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1 " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\"" {  } { { "../fmap_I.sv" "mem_blk_1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_I.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856189931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_II mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u " "Elaborating entity \"fmap_II\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\"" {  } { { "../top.sv" "fmap_II_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856189971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\"" {  } { { "../fmap_II.sv" "fmap_II_gen\[0\].mem_blks" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_II.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fmap_III mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u " "Elaborating entity \"fmap_III\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\"" {  } { { "../top.sv" "fmap_III_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks " "Elaborating entity \"sram\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\"" {  } { { "../fmap_III.sv" "fmap_III_gen\[0\].mem_blks" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/fmap_III.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bi_mem0 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u " "Elaborating entity \"bi_mem0\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u\"" {  } { { "../top.sv" "bi_mem0_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190402 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 bi_mem0.sv(9) " "Net \"mem.data_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190409 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 bi_mem0.sv(9) " "Net \"mem.waddr_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190409 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 bi_mem0.sv(9) " "Net \"mem.we_a\" at bi_mem0.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../bi_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190409 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|bi_mem0:bi_mem0_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem0 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u " "Elaborating entity \"wt_mem0\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\"" {  } { { "../top.sv" "wt_mem0_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190428 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem0.sv(11) " "Net \"mem.data_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190443 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem0:wt_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem0.sv(11) " "Net \"mem.waddr_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190443 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem0:wt_mem0_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem0.sv(11) " "Net \"mem.we_a\" at wt_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190443 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem0:wt_mem0_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem1 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u " "Elaborating entity \"wt_mem1\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\"" {  } { { "../top.sv" "wt_mem1_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190465 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem1.sv(11) " "Net \"mem.data_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190484 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem1:wt_mem1_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem1.sv(11) " "Net \"mem.waddr_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190484 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem1:wt_mem1_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem1.sv(11) " "Net \"mem.we_a\" at wt_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190484 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem1:wt_mem1_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem2 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u " "Elaborating entity \"wt_mem2\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\"" {  } { { "../top.sv" "wt_mem2_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190508 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem2.sv(11) " "Net \"mem.data_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190523 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem2:wt_mem2_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem2.sv(11) " "Net \"mem.waddr_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190523 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem2:wt_mem2_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem2.sv(11) " "Net \"mem.we_a\" at wt_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190523 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem2:wt_mem2_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem3 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u " "Elaborating entity \"wt_mem3\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\"" {  } { { "../top.sv" "wt_mem3_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190541 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem3.sv(11) " "Net \"mem.data_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190555 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem3:wt_mem3_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem3.sv(11) " "Net \"mem.waddr_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190555 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem3:wt_mem3_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem3.sv(11) " "Net \"mem.we_a\" at wt_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190555 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem3:wt_mem3_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem4 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u " "Elaborating entity \"wt_mem4\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\"" {  } { { "../top.sv" "wt_mem4_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190581 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem4.sv(11) " "Net \"mem.data_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190599 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem4:wt_mem4_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem4.sv(11) " "Net \"mem.waddr_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190599 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem4:wt_mem4_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem4.sv(11) " "Net \"mem.we_a\" at wt_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190600 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem4:wt_mem4_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem5 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u " "Elaborating entity \"wt_mem5\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\"" {  } { { "../top.sv" "wt_mem5_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190619 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem5.sv(11) " "Net \"mem.data_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190632 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem5:wt_mem5_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem5.sv(11) " "Net \"mem.waddr_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190632 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem5:wt_mem5_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem5.sv(11) " "Net \"mem.we_a\" at wt_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190632 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem5:wt_mem5_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem6 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u " "Elaborating entity \"wt_mem6\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\"" {  } { { "../top.sv" "wt_mem6_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190654 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem6.sv(11) " "Net \"mem.data_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190673 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem6:wt_mem6_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem6.sv(11) " "Net \"mem.waddr_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190673 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem6:wt_mem6_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem6.sv(11) " "Net \"mem.we_a\" at wt_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190673 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem6:wt_mem6_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_mem7 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u " "Elaborating entity \"wt_mem7\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\"" {  } { { "../top.sv" "wt_mem7_u" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190703 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_mem7.sv(11) " "Net \"mem.data_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190719 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem7:wt_mem7_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_mem7.sv(11) " "Net \"mem.waddr_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190719 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem7:wt_mem7_u"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_mem7.sv(11) " "Net \"mem.we_a\" at wt_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856190719 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_mem7:wt_mem7_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem0 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00 " "Elaborating entity \"wt_fc1_mem0\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\"" {  } { { "../top.sv" "u_00" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856190747 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem0.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856191390 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem0.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856191390 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem0.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem0.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem0.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem0.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856191390 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem1 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01 " "Elaborating entity \"wt_fc1_mem1\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\"" {  } { { "../top.sv" "u_01" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856191421 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem1.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856192122 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem1:u_01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem1.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856192122 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem1:u_01"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem1.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem1.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem1.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem1.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856192123 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem1:u_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem2 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02 " "Elaborating entity \"wt_fc1_mem2\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\"" {  } { { "../top.sv" "u_02" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856192150 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem2.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856192756 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem2:u_02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem2.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856192756 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem2:u_02"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem2.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem2.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem2.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem2.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856192757 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem2:u_02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem3 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03 " "Elaborating entity \"wt_fc1_mem3\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\"" {  } { { "../top.sv" "u_03" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856192785 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem3.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856193394 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem3:u_03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem3.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856193394 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem3:u_03"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem3.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem3.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem3.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem3.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856193395 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem3:u_03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem4 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04 " "Elaborating entity \"wt_fc1_mem4\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\"" {  } { { "../top.sv" "u_04" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856193423 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem4.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856194033 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem4:u_04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem4.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856194033 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem4:u_04"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem4.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem4.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem4.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem4.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856194034 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem4:u_04"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem5 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05 " "Elaborating entity \"wt_fc1_mem5\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\"" {  } { { "../top.sv" "u_05" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856194066 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem5.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856194791 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem5:u_05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem5.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856194791 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem5:u_05"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem5.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem5.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem5.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem5.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856194791 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem5:u_05"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem6 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06 " "Elaborating entity \"wt_fc1_mem6\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\"" {  } { { "../top.sv" "u_06" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856194820 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem6.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856195623 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem6:u_06"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem6.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856195623 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem6:u_06"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem6.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem6.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem6.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem6.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856195624 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem6:u_06"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wt_fc1_mem7 mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07 " "Elaborating entity \"wt_fc1_mem7\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\"" {  } { { "../top.sv" "u_07" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/top.sv" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856195663 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 wt_fc1_mem7.sv(11) " "Net \"mem.data_a\" at wt_fc1_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856196334 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem7:u_07"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 wt_fc1_mem7.sv(11) " "Net \"mem.waddr_a\" at wt_fc1_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856196334 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem7:u_07"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 wt_fc1_mem7.sv(11) " "Net \"mem.we_a\" at wt_fc1_mem7.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "../wt_fc1_mem7.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/wt_fc1_mem7.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1578856196335 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem7:u_07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_N_counter mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u1 " "Elaborating entity \"mod_N_counter\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|mod_N_counter:u1\"" {  } { { "../cam2cnn.sv" "u1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856196363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 mod_N_counter.sv(22) " "Verilog HDL assignment warning at mod_N_counter.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "../mod_N_counter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mod_N_counter.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578856196364 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|mod_N_counter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 mnist_classifier_top:APPLICATION_BLOCK\|segment7:u3 " "Elaborating entity \"segment7\" for hierarchy \"mnist_classifier_top:APPLICATION_BLOCK\|segment7:u3\"" {  } { { "../mnist_classifier_top.sv" "u3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mnist_classifier_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856196367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee24 " "Found entity 1: altsyncram_ee24" {  } { { "db/altsyncram_ee24.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_ee24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856207360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856207360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vsc " "Found entity 1: mux_vsc" {  } { { "db/mux_vsc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mux_vsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856207592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856207592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856207663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856207663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_1ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856207777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856207777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856207856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856207856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o9j " "Found entity 1: cntr_o9j" {  } { { "db/cntr_o9j.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_o9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856207948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856207948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856208062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856208062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856208127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856208127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856208213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856208213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856208266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856208266 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856209275 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578856209587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.12.13:10:16 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl " "2020.01.12.13:10:16 Progress: Loading sld065e2eda/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856216412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856219497 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856219777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856221342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856221551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856221763 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856222045 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856222049 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856222051 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578856226949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld065e2eda/alt_sld_fab.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856227397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856227397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856227605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856227605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856227607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856227607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856227809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856227809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856228037 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856228037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856228037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/ip/sld065e2eda/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856228203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856228203 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 340 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 370 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 400 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 430 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 460 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 490 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[16\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 520 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[17\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 550 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[18\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 580 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[19\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 610 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[20\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 640 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[21\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 670 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[22\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 700 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[23\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 730 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[24\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 760 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[25\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 790 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[26\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 820 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[27\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 850 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[28\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 880 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[29\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 910 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[30\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 940 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[31\] " "Synthesized away node \"Sdram_Control:u7\|Sdram_RD_FIFO:u_read1_fifo\|dcfifo:dcfifo_component\|dcfifo_jej1:auto_generated\|altsyncram_rq41:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_rq41.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_rq41.tdf" 970 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 60 2 0 } } { "dcfifo.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "V_Sdram_Control/Sdram_RD_FIFO.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_RD_FIFO.v" 85 0 0 } } { "V_Sdram_Control/Sdram_Control.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Sdram_Control/Sdram_Control.v" 302 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 241 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856232395 "|DE2_115_D8M_RTL|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo:dcfifo_component|dcfifo_jej1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578856232395 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578856232395 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1578856261803 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261805 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 30 /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Memory depth (32) in the design file differs from memory depth (30) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1578856261807 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261808 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261809 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261812 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261814 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261815 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261818 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261821 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261823 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261825 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261827 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261828 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261830 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261832 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261833 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261836 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261838 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261839 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261841 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261844 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261844 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261847 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261848 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261849 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261851 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261853 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261854 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261856 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261858 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261859 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261861 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261862 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261863 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261865 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261866 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261867 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261870 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261871 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261872 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261874 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261876 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261877 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261882 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261883 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261885 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261890 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261892 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred RAM node \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1578856261894 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "209 " "Found 209 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|bi_mem0:bi_mem0_u\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../bi_mem0.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/bi_mem0.sv" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[8\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[8\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[8\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[8\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[7\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[7\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[7\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[7\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[6\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[6\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[6\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[6\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[5\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[5\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[5\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[5\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[4\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[4\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[4\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[4\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[3\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[3\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[3\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[3\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[2\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[2\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[2\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[2\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[1\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[1\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[1\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[1\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[0\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[0\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[143\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[143\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[142\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[142\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[141\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[141\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[140\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[140\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[139\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[139\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[138\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[138\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[137\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[137\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[136\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[136\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[135\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[135\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[134\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[134\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[133\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[133\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[132\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[132\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[131\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[131\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[130\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[130\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[129\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[129\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[128\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[128\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[127\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[127\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[126\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[126\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[116\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[116\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[115\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[115\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[114\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[114\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[113\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[113\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[112\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[112\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[111\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[111\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[110\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[110\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[109\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[109\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[108\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[108\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[125\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[125\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[124\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[124\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[123\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[123\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[122\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[122\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[121\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[121\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[120\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[120\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[119\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[119\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[118\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[118\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[117\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[117\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[107\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[107\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[106\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[106\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[105\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[105\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[104\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[104\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[103\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[103\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[102\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[102\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[101\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[101\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[100\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[100\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[99\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[99\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[98\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[98\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[97\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[97\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[96\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[96\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[95\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[95\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[94\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[94\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[93\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[93\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[92\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[92\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[91\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[91\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[90\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[90\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[80\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[80\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[79\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[79\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[78\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[78\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[77\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[77\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[76\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[76\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[75\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[75\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[74\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[74\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[73\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[73\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[72\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[72\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[89\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[89\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[88\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[88\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[87\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[87\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[86\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[86\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[85\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[85\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[84\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[84\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[83\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[83\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[82\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[82\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[81\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[81\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[71\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[71\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[70\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[70\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[69\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[69\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[68\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[68\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[67\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[67\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[66\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[66\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[65\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[65\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[64\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[64\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[63\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[63\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[63\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[63\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[62\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[62\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[62\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[62\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[61\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[61\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[61\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[61\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[60\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[60\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[60\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[60\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[59\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[59\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[59\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[59\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[58\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[58\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[58\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[58\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[57\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[57\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[57\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[57\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[56\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[56\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[56\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[56\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[55\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[55\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[55\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[55\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[54\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[54\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[54\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[54\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[44\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[44\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[44\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[44\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[43\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[43\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[43\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[43\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[42\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[42\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[42\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[42\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[41\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[41\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[41\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[41\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[40\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[40\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[40\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[40\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[39\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[39\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[39\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[39\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[38\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[38\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[38\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[38\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[37\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[37\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[37\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[37\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[36\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[36\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[36\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[36\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[53\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[53\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[53\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[53\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[52\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[52\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[52\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[52\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[51\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[51\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[51\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[51\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[50\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[50\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[50\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[50\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[49\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[49\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[49\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[49\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[48\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[48\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[48\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[48\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[47\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[47\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[47\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[47\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[46\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[46\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[46\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[46\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[45\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[45\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[45\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[45\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[35\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[35\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[35\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[35\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[34\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[34\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[34\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[34\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[33\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[33\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[33\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[33\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[32\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[32\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[32\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[32\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[31\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[31\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[31\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[31\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[30\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[30\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[30\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[30\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[29\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[29\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[29\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[29\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[28\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[28\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[28\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[28\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[27\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[27\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[27\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[27\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[26\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[26\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[26\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[26\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[25\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[25\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[25\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[25\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[24\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[24\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[24\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[24\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[23\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[23\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[23\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[23\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[22\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[22\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[22\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[22\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[21\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[21\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[21\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[21\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[20\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[20\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[20\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[20\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[19\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[19\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[19\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[19\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[18\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[18\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[18\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[18\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[17\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[17\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[17\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[17\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[16\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[16\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[16\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[16\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[15\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[15\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[15\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[15\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[14\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[14\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[14\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[14\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[13\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[13\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[13\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[13\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[12\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[12\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[12\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[12\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[11\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[11\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[11\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[11\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[10\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[10\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[10\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[10\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[9\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_II:fmap_II_u\|sram:fmap_II_gen\[9\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[9\].mem_blks\|mem " "RAM logic \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_III:fmap_III_u\|sram:fmap_III_gen\[9\].mem_blks\|mem\" is uninferred due to inappropriate RAM size" {  } { { "../sram.sv" "mem" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/sram.sv" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1578856261895 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1578856261895 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2 1 /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_bc41148e.hdl.mif " "Memory depth (2) in the design file differs from memory depth (1) in the Memory Initialization File \"/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/DE2_115_D8M_RTL.ram0_sram_bc41148e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1578856302171 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "64 " "Inferred 64 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_16\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[15\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_15\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[14\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_13\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[12\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_14\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[13\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_12\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[11\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_11\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[10\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_9\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[8\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_10\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 144 " "Parameter WIDTH_A set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 144 " "Parameter WIDTH_B set to 144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76 " "Parameter NUMWORDS_A set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76 " "Parameter NUMWORDS_B set to 76" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[9\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_8\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[7\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[6\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[4\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[5\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[3\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[2\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 196 " "Parameter NUMWORDS_A set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 196 " "Parameter NUMWORDS_B set to 196" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_I\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[1\].line_buffer_group_u\|sram:line_buf_II\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 30 " "Parameter NUMWORDS_A set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 30 " "Parameter NUMWORDS_B set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter INIT_FILE set to db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578856314729 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578856314729 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "147 " "Inferred 147 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult8\"" {  } { { "../mac.sv" "Mult8" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult7\"" {  } { { "../mac.sv" "Mult7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 111 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult6\"" {  } { { "../mac.sv" "Mult6" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 110 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult5\"" {  } { { "../mac.sv" "Mult5" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 109 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult2\"" {  } { { "../mac.sv" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[15\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[14\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[12\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[13\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[11\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[10\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[8\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[9\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[7\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[6\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[4\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[5\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[3\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[2\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult4\"" {  } { { "../mac.sv" "Mult4" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 108 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult3\"" {  } { { "../mac.sv" "Mult3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 107 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult1\"" {  } { { "../mac.sv" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 105 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[1\].mac_u\|Mult0\"" {  } { { "../mac.sv" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 104 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult2\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult1\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|Mult0\"" {  } { { "V_Auto/VCM_CTRL_P.v" "Mult0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856314776 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578856314776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856314870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|fmap_I:fmap_I_u\|sram:mem_blk_1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 196 " "Parameter \"NUMWORDS_A\" = \"196\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 196 " "Parameter \"NUMWORDS_B\" = \"196\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_sram_b0ad255b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314870 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856314870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tch1 " "Found entity 1: altsyncram_tch1" {  } { { "db/altsyncram_tch1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_tch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856314935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856314935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856314975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|ff_line_buffer_groups:ff_line_buffer_groups_u\|line_buffer_group:line_buf_group_generation\[0\].line_buffer_group_u\|sram:line_buf_I\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 30 " "Parameter \"NUMWORDS_A\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 30 " "Parameter \"NUMWORDS_B\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_sram_5e403db6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856314975 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856314975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7h1 " "Found entity 1: altsyncram_l7h1" {  } { { "db/altsyncram_l7h1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_l7h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856315036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856315036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856315084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem0_d8ca3ff1.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315084 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856315084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vup1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vup1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vup1 " "Found entity 1: altsyncram_vup1" {  } { { "db/altsyncram_vup1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_vup1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856315163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856315163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856315732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem0:wt_mem0_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem0_b2a1553e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856315732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856315732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8p1 " "Found entity 1: altsyncram_m8p1" {  } { { "db/altsyncram_m8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_m8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856315814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856315814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856316010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem7:u_07\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem7_d8ca3ff6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316010 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856316010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bvp1 " "Found entity 1: altsyncram_bvp1" {  } { { "db/altsyncram_bvp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_bvp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856316099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856316099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856316680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem7:wt_mem7_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem7_b2a15507.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856316681 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856316681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7p1 " "Found entity 1: altsyncram_c7p1" {  } { { "db/altsyncram_c7p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_c7p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856316778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856316778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856317016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem6:u_06\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem6_d8ca3ff7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317017 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856317017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cvp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cvp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cvp1 " "Found entity 1: altsyncram_cvp1" {  } { { "db/altsyncram_cvp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_cvp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856317110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856317110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856317687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem6:wt_mem6_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem6_b2a15538.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317688 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856317688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7p1 " "Found entity 1: altsyncram_f7p1" {  } { { "db/altsyncram_f7p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_f7p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856317778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856317778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856317995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem4:u_04\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem4_d8ca3ff5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856317995 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856317995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vp1 " "Found entity 1: altsyncram_7vp1" {  } { { "db/altsyncram_7vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_7vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856318087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856318087 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856318667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem4:wt_mem4_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem4_b2a1553a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318667 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856318667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8p1 " "Found entity 1: altsyncram_n8p1" {  } { { "db/altsyncram_n8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_n8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856318742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856318742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856318944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem5:u_05\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem5_d8ca3ff4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856318944 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856318944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8vp1 " "Found entity 1: altsyncram_8vp1" {  } { { "db/altsyncram_8vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_8vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856319017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856319017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856319581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem5:wt_mem5_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem5_b2a15539.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856319581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7p1 " "Found entity 1: altsyncram_g7p1" {  } { { "db/altsyncram_g7p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_g7p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856319669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856319669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856319874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem3:u_03\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem3_d8ca3ff2.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856319874 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856319874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vp1 " "Found entity 1: altsyncram_3vp1" {  } { { "db/altsyncram_3vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_3vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856319948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856319948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856320522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem3:wt_mem3_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem3_b2a1553b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320522 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856320522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8p1 " "Found entity 1: altsyncram_o8p1" {  } { { "db/altsyncram_o8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_o8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856320602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856320602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856320802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem2:u_02\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem2_d8ca3ff3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856320802 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856320802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4vp1 " "Found entity 1: altsyncram_4vp1" {  } { { "db/altsyncram_4vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_4vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856320894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856320894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856321466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem2:wt_mem2_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem2_b2a1553c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321467 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856321467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8p1 " "Found entity 1: altsyncram_p8p1" {  } { { "db/altsyncram_p8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_p8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856321541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856321541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856321770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem1:u_01\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_fc1_mem1_d8ca3ff0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856321770 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856321770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vp1 " "Found entity 1: altsyncram_0vp1" {  } { { "db/altsyncram_0vp1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_0vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856321870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856321870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856322451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_mem1:wt_mem1_u\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 144 " "Parameter \"WIDTH_A\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 144 " "Parameter \"WIDTH_B\" = \"144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76 " "Parameter \"NUMWORDS_A\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76 " "Parameter \"NUMWORDS_B\" = \"76\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE2_115_D8M_RTL.ram0_wt_mem1_b2a1553d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856322451 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856322451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8p1 " "Found entity 1: altsyncram_q8p1" {  } { { "db/altsyncram_q8p1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_q8p1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856322550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856322550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8\"" {  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856323125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8 " "Instantiated megafunction \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|controller:controller_u\|mac_array:mac_array_u\|mac:mac_gen\[0\].mac_u\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323125 ""}  } { { "../mac.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/mac.sv" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856323125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/mult_36t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856323170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856323170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856323866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856323866 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856323866 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856323898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856323910 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856323930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856323973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856323973 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856323983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324005 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856324005 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324019 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856324077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856324077 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Instantiated megafunction \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578856324106 ""}  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578856324106 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324119 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578856324180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856324180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|altshift:external_latency_ffs FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 24 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856324186 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578856331983 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "CAMERA_I2C_SCL " "Inserted always-enabled tri-state buffer between \"CAMERA_I2C_SCL\" and its non-tri-state driver." {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "MIPI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"MIPI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1578856333233 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1578856333233 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1578856333233 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1578856333233 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 62 2 0 } } { "db/dcfifo_jej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_jej1.tdf" 66 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 32 2 0 } } { "../cnn_receiver.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cnn_receiver.sv" 660 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_677.tdf" 46 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/a_graycounter_2lc.tdf" 46 2 0 } } { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 62 2 0 } } { "db/dcfifo_0ej1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/dcfifo_0ej1.tdf" 66 2 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 23 -1 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 28 -1 0 } } { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 25 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 24 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 281 -1 0 } } { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 255 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 25 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 267 -1 0 } } { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 241 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1578856333807 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1578856333807 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1 " "Register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL\" is converted into an equivalent circuit using register \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~_emulated\" and latch \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~1\"" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|RAW2RGB_J:u4|Line_Buffer_J:u0|pre_CCD_LVAL"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1\"" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|rTR_IN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[2\]~5\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~9 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[0\]~9\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~13 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[1\]~13\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~17 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[10\]~17\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~21 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[9\]~21\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~25 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[8\]~25\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~29 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[7\]~29\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~33 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[6\]~33\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~37 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[5\]~37\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\] FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~41 " "Register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]\" is converted into an equivalent circuit using register \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~_emulated\" and latch \"FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[4\]~41\"" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1578856333814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|STEP_f[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1578856333814 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "CAMERA_I2C_SCL~synth " "Node \"CAMERA_I2C_SCL~synth\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856365926 ""} { "Warning" "WMLS_MLS_NODE_NAME" "MIPI_I2C_SCL~synth " "Node \"MIPI_I2C_SCL~synth\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856365926 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1578856365926 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CAMERA_PWDN_n VCC " "Pin \"CAMERA_PWDN_n\" is stuck at VCC" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|CAMERA_PWDN_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_CS_n GND " "Pin \"MIPI_CS_n\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|MIPI_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIPI_MCLK GND " "Pin \"MIPI_MCLK\" is stuck at GND" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1578856365929 "|DE2_115_D8M_RTL|MIPI_MCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1578856365929 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856370140 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "162 " "162 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578856412623 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d3\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 111 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856412850 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d2\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 100 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856412850 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAW2RGB_J:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_mek1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_mek1.tdf" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/altsyncram_mek1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "V_D8M/int_line.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/int_line.v" 91 0 0 } } { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 89 0 0 } } { "V_D8M/RAW2RGB_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/RAW2RGB_J.v" 58 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 260 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856412850 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l7 " "Logic cell \"CLOCK_DELAY:del1\|l7\"" {  } { { "V/CLOCK_DELAY.v" "l7" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 17 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l3 " "Logic cell \"CLOCK_DELAY:del1\|l3\"" {  } { { "V/CLOCK_DELAY.v" "l3" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 13 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""} { "Info" "ISCL_SCL_CELL_NAME" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig " "Logic cell \"FOCUS_ADJ:adl\|VCM_I2C:i2c2\|const_zero_sig\"" {  } { { "V_Auto/VCM_I2C.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 198 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 217 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""} { "Info" "ISCL_SCL_CELL_NAME" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig " "Logic cell \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|const_zero_sig\"" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "const_zero_sig" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 274 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l2 " "Logic cell \"CLOCK_DELAY:del1\|l2\"" {  } { { "V/CLOCK_DELAY.v" "l2" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 12 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l1 " "Logic cell \"CLOCK_DELAY:del1\|l1\"" {  } { { "V/CLOCK_DELAY.v" "l1" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 11 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""} { "Info" "ISCL_SCL_CELL_NAME" "CLOCK_DELAY:del1\|l0 " "Logic cell \"CLOCK_DELAY:del1\|l0\"" {  } { { "V/CLOCK_DELAY.v" "l0" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 9 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856413129 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1578856413129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg " "Generated suppressed messages file /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856416058 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 244 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 244 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1578856421622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578856424003 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578856424003 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1578856427395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1578856431417 "|DE2_115_D8M_RTL|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1578856431417 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78316 " "Implemented 78316 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578856431420 ""} { "Info" "ICUT_CUT_TM_OPINS" "149 " "Implemented 149 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578856431420 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578856431420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74540 " "Implemented 74540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578856431420 ""} { "Info" "ICUT_CUT_TM_RAMS" "3249 " "Implemented 3249 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578856431420 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578856431420 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1578856431420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578856431420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 434 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 434 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1691 " "Peak virtual memory: 1691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578856431759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 13:13:51 2020 " "Processing ended: Sun Jan 12 13:13:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578856431759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578856431759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:16 " "Total CPU time (on all processors): 00:05:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578856431759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578856431759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578856433298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578856433300 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 13:13:52 2020 " "Processing started: Sun Jan 12 13:13:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578856433300 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578856433300 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578856433300 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578856433399 ""}
{ "Info" "0" "" "Project  = DE2_115_D8M_RTL" {  } {  } 0 0 "Project  = DE2_115_D8M_RTL" 0 0 "Fitter" 0 0 1578856433400 ""}
{ "Info" "0" "" "Revision = DE2_115_D8M_RTL" {  } {  } 0 0 "Revision = DE2_115_D8M_RTL" 0 0 "Fitter" 0 0 1578856433400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578856434574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578856434574 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_115_D8M_RTL EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_115_D8M_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578856435137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578856435222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578856435222 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578856435316 ""}  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578856435316 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578856435318 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578856435318 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578856435318 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578856435319 ""}  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578856435319 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\|altsyncram_vup1:auto_generated\|ram_block1a0 " "Atom \"mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|top:u0\|wt_fc1_mem0:u_00\|altsyncram:mem_rtl_0\|altsyncram_vup1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1578856435345 "|DE2_115_D8M_RTL|mnist_classifier_top:APPLICATION_BLOCK|cam2cnn:u2|top:u0|wt_fc1_mem0:u_00|altsyncram:mem_rtl_0|altsyncram_vup1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1578856435345 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578856437137 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578856437156 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578856438585 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578856438585 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578856438791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578856438791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578856438791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578856438791 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578856438791 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578856438791 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578856438834 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578856459446 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 231 " "No exact pin location assignment(s) for 15 pins of 231 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1578856463250 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1578856471370 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ej1 " "Entity dcfifo_0ej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jej1 " "Entity dcfifo_jej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578856471490 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578856471490 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D8M_RTL.sdc " "Reading SDC File: 'DE2_115_D8M_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578856472235 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D8M_RTL.sdc 25 Time value \"60 Hz\" is not valid " "Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Time value \"60 Hz\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name  VGA_VS \[get_ports VGA_VS\] " "create_clock -period \"60 Hz\"  -name  VGA_VS \[get_ports VGA_VS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578856472236 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472236 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D8M_RTL.sdc 25 Option -period: Invalid clock period " "Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Option -period: Invalid clock period" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472237 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D8M_RTL.sdc 35 VGA_CLK clock " "Ignored filter at DE2_115_D8M_RTL.sdc(35): VGA_CLK could not be matched with a clock" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578856472237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 35 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(35): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_R\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_R\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578856472237 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472237 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 36 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(36): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_G\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_G\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578856472238 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 37 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_B\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_B\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578856472238 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D8M_RTL.sdc 38 VGA_DE port " "Ignored filter at DE2_115_D8M_RTL.sdc(38): VGA_DE could not be matched with a port" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1578856472238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 38 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_DE\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_DE\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578856472238 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 38 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument -clock is not an object ID" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 39 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(39): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_VS\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_VS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578856472238 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 40 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(40): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_HS\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_HS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578856472239 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1578856472239 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578856472516 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578856472516 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578856472516 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578856472516 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578856472516 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578856472516 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578856472517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578856472517 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578856472517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578856472517 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|V_Cont\[0\] " "Node: VGA_Controller:u1\|V_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|V_Cont\[0\] " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|V_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578856472517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578856472517 "|DE2_115_D8M_RTL|VGA_Controller:u1|V_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578856472517 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578856472517 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578856473756 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578856473756 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578856473756 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578856473756 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1578856473756 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK2_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK3_50 (Rise) CLOCK3_50 (Rise) setup and hold " "From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578856473757 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1578856473757 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578856473760 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 MIPI_PIXEL_CLK " "  40.000 MIPI_PIXEL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "66666.666       VGA_HS " "66666.666       VGA_HS" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578856473761 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578856473761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK2_50~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482087 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482087 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482087 ""}  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK3_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p)) " "Automatically promoted node CLOCK3_50~input (placed in PIN AG15 (CLK13, DIFFCLK_7p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482087 ""}  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 202005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482087 ""}  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482087 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482087 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/sdram_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482087 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482088 ""}  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482088 ""}  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 194730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482088 ""}  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 29818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_DELAY:del1\|l7  " "Automatically promoted node CLOCK_DELAY:del1\|l7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482088 ""}  } { { "V/CLOCK_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCK_DELAY.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482088 ""}  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ  " "Automatically promoted node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ~0" {  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482088 ""}  } { { "V/CLOCKMEM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/CLOCKMEM.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|oVGA_V_SYNC~0  " "Automatically promoted node VGA_Controller:u1\|oVGA_V_SYNC~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\|rDVAL " "Destination node RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\|rDVAL" {  } { { "V_D8M/VGA_RD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/VGA_RD_COUNTER.v" 13 0 0 } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RAW2RGB_J:u4\|VGA_RD_COUNTER:tr\|rDVAL" } } } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~2 " "Destination node RAW2RGB_J:u4\|Line_Buffer_J:u0\|pre_CCD_LVAL~2" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/Line_Buffer_J.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Destination node FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS~0 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS~0" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 84332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~0 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 86824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~1 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|always0~1" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 86825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|Selector1~2 " "Destination node mnist_classifier_top:APPLICATION_BLOCK\|cam2cnn:u2\|Selector1~2" {  } { { "../cam2cnn.sv" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/cam2cnn.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 92947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~128 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~128" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~129 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~129" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~130 " "Destination node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|CNT~130" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 122691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482088 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1578856482088 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482088 ""}  } { { "VGA_Controller/VGA_Controller.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/VGA_Controller/VGA_Controller.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 37670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482088 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS  " "Automatically promoted node FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|rVS " "Destination node FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|rVS" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_CTRL_P.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|always0~0 " "Destination node FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|always0~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|V_CNT\[10\]~48 " "Destination node FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|V_CNT\[10\]~48" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Destination node FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|ST\[6\]~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|ST\[6\]~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 92589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|Selector6~5 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|Selector6~5" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 92620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|ACTIV_V~0 " "Destination node FOCUS_ADJ:adl\|LCD_COUNTER:cv1\|ACTIV_V~0" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/LCD_COUNTER.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 95641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482089 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482089 ""}  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/MODIFY_SYNC.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482089 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C  " "Automatically promoted node FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~0" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[6\]~1 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[6\]~1" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[5\]~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[5\]~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[5\]~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[5\]~0" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[4\]~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[4\]~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[4\]~1 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[4\]~1" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[3\]~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[3\]~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 59986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[2\]~3 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[2\]~3" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 60627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[1\]~4 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[1\]~4" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 61222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[0\]~5 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|POINTER\[0\]~5" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 61703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1578856482090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482090 ""}  } { { "V_Auto/F_VCM.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/F_VCM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oRST_2  " "Automatically promoted node RESET_DELAY:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482090 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oRST_2~2 " "Destination node RESET_DELAY:u2\|oRST_2~2" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 80140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482090 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482090 ""}  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482090 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 198162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 198189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 195407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482091 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 196698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oRST_0  " "Automatically promoted node RESET_DELAY:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|always3~0 " "Destination node Sdram_Control:u7\|always3~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oRST_0~1 " "Destination node RESET_DELAY:u2\|oRST_0~1" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482091 ""}  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET_DELAY:u2\|oRST_1  " "Automatically promoted node RESET_DELAY:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u7\|always3~0 " "Destination node Sdram_Control:u7\|always3~0" {  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESET_DELAY:u2\|oRST_1~0 " "Destination node RESET_DELAY:u2\|oRST_1~0" {  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482091 ""}  } { { "V/RESET_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/RESET_DELAY.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0  " "Automatically promoted node MIPI_BRIDGE_CAMERA_Config:cfin\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~3 " "Destination node CAMERA_I2C_SCL~3" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_SDA~1 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_SDA~1" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~1 " "Destination node MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|WORD_DATA\[7\]~1" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 87063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482091 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482091 ""}  } { { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482091 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_RELEASE  " "Automatically promoted node I2C_RELEASE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~4 " "Destination node CAMERA_I2C_SCL~4" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482092 ""}  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 111 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 30274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482092 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY  " "Automatically promoted node FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578856482092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CAMERA_I2C_SCL~2 " "Destination node CAMERA_I2C_SCL~2" {  } { { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_SDA~0 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_SDA~0" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 81565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY~0 " "Destination node FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY~0" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 83108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~6 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|WORD_DATA\[7\]~6" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 87072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482092 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2 " "Destination node FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~2" {  } { { "V_Auto/VCM_I2C.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/VCM_I2C.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 79543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578856482092 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578856482092 ""}  } { { "V_Auto/I2C_DELAY.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V_Auto/I2C_DELAY.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 28059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578856482092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578856491902 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578856492080 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578856492088 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578856492317 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578856492636 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578856492970 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578856501918 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "3184 Embedded multiplier block " "Packed 3184 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578856502066 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4608 Embedded multiplier output " "Packed 4608 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578856502066 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578856502066 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 1 6 8 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 1 input, 6 output, 8 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1578856502989 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1578856502989 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1578856502989 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 41 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 3 70 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 3 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 55 16 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 55 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 49 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 29 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1578856502991 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1578856502991 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1578856502991 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"VIDEO_PLL:pll_ref1\|altpll:altpll_component\|VIDEO_PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/VIDEO_PLL_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/VIDEO_PLL_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/VIDEO_PLL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/VIDEO_PLL.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 198 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 48 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1578856503895 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 0 " "PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 driven by CLOCK3_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK3_50~inputclkctrl " "Input port INCLK\[0\] of node \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" is driven by CLOCK3_50~inputclkctrl which is OUTCLK output port of Clock control block type node CLOCK3_50~inputclkctrl" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 10 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1578856503908 ""}  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1578856503908 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1 clk\[0\] MIPI_REFCLK~output " "PLL \"pll_test:pll_ref\|altpll:altpll_component\|pll_test_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"MIPI_REFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_test_altpll.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/db/pll_test_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/gyu/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "V/pll_test.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/V/pll_test.v" 104 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 191 0 0 } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 79 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1578856503909 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:26 " "Fitter preparation operations ending: elapsed time is 00:01:26" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578856523321 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1578856523490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578856534349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578856571352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578856572316 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578856993042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:07:02 " "Fitter placement operations ending: elapsed time is 00:07:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578856993042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578857006504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Router estimated average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "74 X58_Y49 X68_Y60 " "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60" {  } { { "loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X58_Y49 to location X68_Y60"} { { 12 { 0 ""} 58 49 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578857098468 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578857098468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578857195509 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1578857195509 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578857195509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:02 " "Fitter routing operations ending: elapsed time is 00:03:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578857195517 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 109.14 " "Total time spent on timing analysis during the Fitter is 109.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578857199331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578857200376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578857209797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578857209858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578857218184 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:41 " "Fitter post-fit operations ending: elapsed time is 00:00:41" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578857240030 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "83 Cyclone IV E " "83 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AH15 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AH15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[10] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[11] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[12] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[13] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[14] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[15] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[16] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[17] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL F3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL E26 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL M1 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AD8 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AD8" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K4 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL Y14 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL Y10 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE14 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SCL 3.3-V LVTTL AG22 " "Pin CAMERA_I2C_SCL uses I/O standard 3.3-V LVTTL at AG22" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAMERA_I2C_SDA 3.3-V LVTTL AE24 " "Pin CAMERA_I2C_SDA uses I/O standard 3.3-V LVTTL at AE24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SDA } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SCL 3.3-V LVTTL AE20 " "Pin MIPI_I2C_SCL uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_I2C_SDA 3.3-V LVTTL AG23 " "Pin MIPI_I2C_SDA uses I/O standard 3.3-V LVTTL at AG23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SDA } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_VS 3.3-V LVTTL AF22 " "Pin MIPI_PIXEL_VS uses I/O standard 3.3-V LVTTL at AF22" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_VS } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_HS 3.3-V LVTTL AG25 " "Pin MIPI_PIXEL_HS uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_HS } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[0\] 3.3-V LVTTL Y17 " "Pin MIPI_PIXEL_D\[0\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[0] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[1\] 3.3-V LVTTL AC21 " "Pin MIPI_PIXEL_D\[1\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[1] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[2\] 3.3-V LVTTL Y16 " "Pin MIPI_PIXEL_D\[2\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[2] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[3\] 3.3-V LVTTL AD21 " "Pin MIPI_PIXEL_D\[3\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[4\] 3.3-V LVTTL AE16 " "Pin MIPI_PIXEL_D\[4\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[4] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[5\] 3.3-V LVTTL AD15 " "Pin MIPI_PIXEL_D\[5\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[5] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[6\] 3.3-V LVTTL AE15 " "Pin MIPI_PIXEL_D\[6\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[6] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[7\] 3.3-V LVTTL AC19 " "Pin MIPI_PIXEL_D\[7\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[7] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[8\] 3.3-V LVTTL AF16 " "Pin MIPI_PIXEL_D\[8\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[8] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_D\[9\] 3.3-V LVTTL AD19 " "Pin MIPI_PIXEL_D\[9\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_D[9] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MIPI_PIXEL_CLK 3.3-V LVTTL AC15 " "Pin MIPI_PIXEL_CLK uses I/O standard 3.3-V LVTTL at AC15" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_PIXEL_CLK } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578857266000 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1578857266000 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAMERA_I2C_SCL a permanently enabled " "Pin CAMERA_I2C_SCL has a permanently enabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { CAMERA_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MIPI_I2C_SCL a permanently enabled " "Pin MIPI_I2C_SCL has a permanently enabled output enable" {  } { { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { MIPI_I2C_SCL } } } { "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/gyu/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } } { "DE2_115_D8M_RTL.v" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1578857266006 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1578857266006 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.fit.smsg " "Generated suppressed messages file /home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/output_files/DE2_115_D8M_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578857272265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2490 " "Peak virtual memory: 2490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578857288396 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 13:28:08 2020 " "Processing ended: Sun Jan 12 13:28:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578857288396 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:16 " "Elapsed time: 00:14:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578857288396 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:21:01 " "Total CPU time (on all processors): 00:21:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578857288396 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578857288396 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578857290136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578857290139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 13:28:09 2020 " "Processing started: Sun Jan 12 13:28:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578857290139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578857290139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE2_115_D8M_RTL -c DE2_115_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578857290139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578857291749 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1578857298985 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578857299200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1070 " "Peak virtual memory: 1070 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578857300243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 13:28:20 2020 " "Processing ended: Sun Jan 12 13:28:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578857300243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578857300243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578857300243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578857300243 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578857300818 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578857301584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578857301586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 13:28:21 2020 " "Processing started: Sun Jan 12 13:28:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578857301586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1578857301586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_D8M_RTL -c DE2_115_D8M_RTL " "Command: quartus_sta DE2_115_D8M_RTL -c DE2_115_D8M_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1578857301586 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1578857301658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1578857303314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1578857303315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857303397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857303397 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "13 " "The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1578857306487 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0ej1 " "Entity dcfifo_0ej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_jej1 " "Entity dcfifo_jej1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_3f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_2f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578857308502 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1578857308502 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_D8M_RTL.sdc " "Reading SDC File: 'DE2_115_D8M_RTL.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1578857309174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D8M_RTL.sdc 25 Time value \"60 Hz\" is not valid " "Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Time value \"60 Hz\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name  VGA_VS \[get_ports VGA_VS\] " "create_clock -period \"60 Hz\"  -name  VGA_VS \[get_ports VGA_VS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578857309176 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE2_115_D8M_RTL.sdc 25 Option -period: Invalid clock period " "Ignored create_clock at DE2_115_D8M_RTL.sdc(25): Option -period: Invalid clock period" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D8M_RTL.sdc 35 VGA_CLK clock " "Ignored filter at DE2_115_D8M_RTL.sdc(35): VGA_CLK could not be matched with a clock" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 35 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(35): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_R\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_R\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578857309176 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 36 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(36): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_G\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_G\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578857309177 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 37 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(37): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_B\[*\]\}\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports \{VGA_B\[*\]\}\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578857309177 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_115_D8M_RTL.sdc 38 VGA_DE port " "Ignored filter at DE2_115_D8M_RTL.sdc(38): VGA_DE could not be matched with a port" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 38 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_DE\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_DE\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578857309177 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 38 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(38): Argument -clock is not an object ID" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 39 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(39): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_VS\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_VS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578857309177 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_115_D8M_RTL.sdc 40 Argument -clock is not an object ID " "Ignored set_output_delay at DE2_115_D8M_RTL.sdc(40): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_HS\] " "set_output_delay 5.0 -clock \"VGA_CLK\" \[get_ports VGA_HS\]" {  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1578857309178 ""}  } { { "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" "" { Text "/home/gyu/Classes/EECS_493/Project_FPGA/DE2_115_D8M_RTL/DE2_115_D8M_RTL.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1578857309178 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857309424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857309424 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857309424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857309424 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857309424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857309424 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857309424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857309424 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857309424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857309424 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|V_Cont\[0\] " "Node: VGA_Controller:u1\|V_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|V_Cont\[0\] " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|V_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857309424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857309424 "|DE2_115_D8M_RTL|VGA_Controller:u1|V_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857309424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857309424 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857310012 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857310012 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857310012 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857310012 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578857310012 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK2_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK3_50 (Rise) CLOCK3_50 (Rise) setup and hold " "From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857310013 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1578857310013 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1578857310016 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1578857310093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.235 " "Worst-case setup slack is 5.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.235               0.000 CLOCK2_50  " "    5.235               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.074               0.000 CLOCK_50  " "    9.074               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.815               0.000 CLOCK3_50  " "   12.815               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.181               0.000 MIPI_PIXEL_CLK  " "   33.181               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.227               0.000 altera_reserved_tck  " "   44.227               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857312207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 MIPI_PIXEL_CLK  " "    0.363               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLOCK2_50  " "    0.401               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK3_50  " "    0.403               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857312683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.653 " "Worst-case recovery slack is 8.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.653               0.000 CLOCK_50  " "    8.653               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.439               0.000 CLOCK2_50  " "   10.439               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.226               0.000 MIPI_PIXEL_CLK  " "   17.226               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.240               0.000 altera_reserved_tck  " "   94.240               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857312870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857312870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.189 " "Worst-case removal slack is 1.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.189               0.000 altera_reserved_tck  " "    1.189               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.214               0.000 CLOCK2_50  " "    1.214               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.514               0.000 MIPI_PIXEL_CLK  " "    1.514               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.753               0.000 CLOCK_50  " "    7.753               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857313064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.439 " "Worst-case minimum pulse width slack is 9.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.439               0.000 CLOCK2_50  " "    9.439               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 CLOCK_50  " "    9.574               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.722               0.000 CLOCK3_50  " "    9.722               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.529               0.000 MIPI_PIXEL_CLK  " "   19.529               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.493               0.000 altera_reserved_tck  " "   49.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "66662.456               0.000 VGA_HS  " "66662.456               0.000 VGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857313137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857313137 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.323 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.323" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.147 ns " "Worst Case Available Settling Time: 19.147 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857314972 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578857314972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578857314983 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1578857315139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1578857324073 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857326813 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857326813 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857326814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857326814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857326814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857326814 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857326814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857326814 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857326814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857326814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|V_Cont\[0\] " "Node: VGA_Controller:u1\|V_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|V_Cont\[0\] " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|V_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857326814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857326814 "|DE2_115_D8M_RTL|VGA_Controller:u1|V_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857326814 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857326814 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857326982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857326982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857326982 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857326982 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578857326982 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK2_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK3_50 (Rise) CLOCK3_50 (Rise) setup and hold " "From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857326983 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1578857326983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.502 " "Worst-case setup slack is 6.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.502               0.000 CLOCK2_50  " "    6.502               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.243               0.000 CLOCK_50  " "   10.243               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.341               0.000 CLOCK3_50  " "   13.341               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.847               0.000 MIPI_PIXEL_CLK  " "   33.847               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.764               0.000 altera_reserved_tck  " "   44.764               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857328164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 CLOCK2_50  " "    0.353               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK3_50  " "    0.354               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 MIPI_PIXEL_CLK  " "    0.354               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857328615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.904 " "Worst-case recovery slack is 9.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.904               0.000 CLOCK_50  " "    9.904               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.502               0.000 CLOCK2_50  " "   11.502               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.718               0.000 MIPI_PIXEL_CLK  " "   17.718               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.769               0.000 altera_reserved_tck  " "   94.769               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857328775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.090 " "Worst-case removal slack is 1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 altera_reserved_tck  " "    1.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 CLOCK2_50  " "    1.119               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 MIPI_PIXEL_CLK  " "    1.337               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.978               0.000 CLOCK_50  " "    6.978               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857328936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857328936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.442 " "Worst-case minimum pulse width slack is 9.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.442               0.000 CLOCK2_50  " "    9.442               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.553               0.000 CLOCK_50  " "    9.553               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.718               0.000 CLOCK3_50  " "    9.718               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.724               0.000 MIPI_PIXEL_CLK  " "   19.724               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.408               0.000 altera_reserved_tck  " "   49.408               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "66662.456               0.000 VGA_HS  " "66662.456               0.000 VGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857329012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857329012 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.323 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.323" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.235 ns " "Worst Case Available Settling Time: 19.235 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857331276 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578857331276 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1578857331293 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Node: FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C " "Latch FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|STEP_f\[3\]~1 is being clocked by FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|V_C" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857333087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857333087 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_CTRL_P:pp|F_VCM:f|V_C"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Node: FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY " "Latch FOCUS_ADJ:adl\|VCM_I2C:i2c2\|rTR_IN~1 is being clocked by FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857333087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857333087 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|I2C_DELAY:i2c|READY"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|ST\[3\] is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857333087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857333087 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Node: MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ " "Register MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|MIPI_BRIDGE_CONFIG_RELEASE is being clocked by MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857333087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857333087 "|DE2_115_D8M_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Node: FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ " "Register FOCUS_ADJ:adl\|VCM_I2C:i2c2\|I2C_WRITE_PTR:wpt\|SCLO is being clocked by FOCUS_ADJ:adl\|VCM_I2C:i2c2\|CLOCKMEM:c1\|CK_1HZ" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857333087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857333087 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|VCM_I2C:i2c2|CLOCKMEM:c1|CK_1HZ"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|V_Cont\[0\] " "Node: VGA_Controller:u1\|V_Cont\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY VGA_Controller:u1\|V_Cont\[0\] " "Register FOCUS_ADJ:adl\|I2C_DELAY:i2c\|READY is being clocked by VGA_Controller:u1\|V_Cont\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857333087 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857333087 "|DE2_115_D8M_RTL|VGA_Controller:u1|V_Cont[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Node: FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS " "Register FOCUS_ADJ:adl\|VCM_CTRL_P:pp\|F_VCM:f\|VCM_END is being clocked by FOCUS_ADJ:adl\|AUTO_SYNC_MODIFY:RE\|MODIFY_SYNC:vs\|MS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578857333088 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1578857333088 "|DE2_115_D8M_RTL|FOCUS_ADJ:adl|AUTO_SYNC_MODIFY:RE|MODIFY_SYNC:vs|MS"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ref\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1578857333238 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578857333238 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK2_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK2_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK2_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK3_50 (Rise) CLOCK3_50 (Rise) setup and hold " "From CLOCK3_50 (Rise) to CLOCK3_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK2_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) CLOCK_50 (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK2_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK2_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From CLOCK_50 (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MIPI_PIXEL_CLK (Rise) MIPI_PIXEL_CLK (Rise) setup and hold " "From MIPI_PIXEL_CLK (Rise) to MIPI_PIXEL_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1578857333238 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1578857333238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.300 " "Worst-case setup slack is 12.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857333704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857333704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.300               0.000 CLOCK2_50  " "   12.300               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857333704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.077               0.000 CLOCK_50  " "   14.077               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857333704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.465               0.000 CLOCK3_50  " "   16.465               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857333704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.106               0.000 MIPI_PIXEL_CLK  " "   35.106               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857333704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.467               0.000 altera_reserved_tck  " "   47.467               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857333704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857333704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.154 " "Worst-case hold slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 MIPI_PIXEL_CLK  " "    0.154               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLOCK_50  " "    0.179               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK2_50  " "    0.180               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK3_50  " "    0.181               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857334135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.802 " "Worst-case recovery slack is 13.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.802               0.000 CLOCK_50  " "   13.802               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.764               0.000 CLOCK2_50  " "   14.764               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.062               0.000 MIPI_PIXEL_CLK  " "   18.062               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.872               0.000 altera_reserved_tck  " "   96.872               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857334304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.566 " "Worst-case removal slack is 0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 altera_reserved_tck  " "    0.566               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 CLOCK2_50  " "    0.568               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006               0.000 MIPI_PIXEL_CLK  " "    1.006               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.131               0.000 CLOCK_50  " "    4.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857334485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.152 " "Worst-case minimum pulse width slack is 9.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 CLOCK_50  " "    9.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.162               0.000 CLOCK2_50  " "    9.162               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.260               0.000 CLOCK3_50  " "    9.260               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.873               0.000 MIPI_PIXEL_CLK  " "   18.873               0.000 MIPI_PIXEL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 altera_reserved_tck  " "   49.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "66662.666               0.000 VGA_HS  " "66662.666               0.000 VGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578857334551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1578857334551 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 65 synchronizer chains. " "Report Metastability: Found 65 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 65 " "Number of Synchronizer Chains Found: 65" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.323 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.323" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.591 ns " "Worst Case Available Settling Time: 19.591 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578857336517 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1578857336517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578857337532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1578857337539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 88 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1570 " "Peak virtual memory: 1570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578857338153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 13:28:58 2020 " "Processing ended: Sun Jan 12 13:28:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578857338153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578857338153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578857338153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1578857338153 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 570 s " "Quartus Prime Full Compilation was successful. 0 errors, 570 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1578857338933 ""}
