GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd'
Analyzing entity 'top'("C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd":6)
Analyzing architecture 'rtl'("C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd":17)
Processing 'top(rtl)'("C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd":6)
WARN  (EX4220) : Equality comparison of a non-constant with a static metalogical value always evaluates to 'false', synthesis - simulation differences may occur("C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd":106)
WARN  (EX4160) : Latch inferred for net 's_nack1'("C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd":168)
WARN  (EX4160) : Latch inferred for net 's_nack2'("C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd":177)
WARN  (EX4160) : Latch inferred for net 'scl'("C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\src\top.vhd":182)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\impl\gwsynthesis\telinha_I2C.vg" completed
[100%] Generate report file "C:\Users\gusta\OneDrive\Documentos\Projetos_Quartus\telinha_I2C\impl\gwsynthesis\telinha_I2C_syn.rpt.html" completed
GowinSynthesis finish
