Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Apr 25 18:04:57 2020
| Host         : cheese running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file Top_Level_Partie2_control_sets_placed.rpt
| Design       : Top_Level_Partie2
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      6 |            1 |
|      8 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |              47 |           18 |
| No           | Yes                   | No                     |              14 |            9 |
| Yes          | No                    | No                     |              20 |           14 |
| Yes          | No                    | Yes                    |             190 |           70 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+---------------------------------------------+------------------+----------------+
|  Clock Signal  |                Enable Signal               |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | CE_gen_44100_i/out_val03_out               | PWM_i/out_val02_out                         |                1 |              1 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/nbbits           | full_UART_recv_i/receiver/nbbits[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG | full_UART_recv_i/merger/PACKET_READY_reg_1 |                                             |                4 |              4 |
|  clk_IBUF_BUFG |                                            |                                             |                6 |              6 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/dat[7]_i_1_n_0   |                                             |                7 |              8 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/shift0           |                                             |                3 |              8 |
|  clk_IBUF_BUFG | full_UART_recv_i/receiver/E[0]             | cpt_0_44099_i/clear                         |               16 |             17 |
|  clk_IBUF_BUFG |                                            | cpt_0_44099_i/clear                         |               27 |             61 |
|  clk_IBUF_BUFG | CE_gen_44100_i/clk_out                     | cpt_0_44099_i/clear                         |               54 |            173 |
+----------------+--------------------------------------------+---------------------------------------------+------------------+----------------+


