---  
tags:  
  - digital-logic  
share: "true"  
github_title: 2024-10-04-logic-design-review  
title: Logic Design Review  
date: 2024-10-04  
categories:  
  - Lecture Notes  
  - Digital System Design  
---  
# Digital Circuits  
  
inputì„ ì£¼ë©´ functional specê³¼ timing spec(delayë“±)ì— ë”°ë¼ outputì„ ë‚´ëŠ” network  
  
node = ê° elementë¥¼ ì‡ëŠ” ê³³, ë˜ëŠ” input, output anode  
  
### Types of Digital Circuits  
  
1. Combinational Circuits  
      
    í˜„ì¬ ê°’ì˜ ì¡°í•©ìœ¼ë¡œë§Œ outputì„ ë‚¸ë‹¤.  
      
    memoryless  
      
2. Sequential Circuits  
      
    input sequenceì— ë”°ë¼ ê°’ì´ ë‹¬ë¼ì§„ë‹¤. ì¦‰, ì´ì „ ê°’ê³¼ í˜„ì¬ ê°’ì´ ëª¨ë‘ ì˜í–¥ì„ ì¤€ë‹¤.  
      
    Memoryê°€ ìˆë‹¤.  
      
  
---  
  
### Boolean equation  
  
### Minterm & Maxterm  
  
(1) Minterm  
  
ëª¨ë“  input variableì„ í¬í•¨í•œ product (literalì´ í•œë²ˆì”©ë§Œ ëª¨ë‘ ë‚˜íƒ€ë‚œë‹¤)  
  
ex) ABC  
  
(2) Maxterm  
  
ëª¨ë“  input variableì„ í¬í•¨í•œ sum (ìœ„ì™€ ë™ì¼)  
  
ex) A+B+C  
  
### Canonical Form  
  
A truth table with N inputs contains 2^n rows  
  
SoP - Sum of Product â‡’ mintermë“¤ë¡œ ë‚˜íƒ€ë‚´ë©´ canonical  
  
Pos - Product of Sum â‡’ maxterm â€˜â€™  
  
SoP, PoS í˜•ì‹ìœ¼ë¡œ ì“°ì—¬ì¡Œì–´ë„ canonicalí•˜ì§€ ì•Šì„ ìˆ˜ ìˆìœ¼ë©° ì´ëŠ” ì•„ì§ optimizedë˜ì§€ ì•Šì•˜ë‹¤ëŠ” ì˜ë¯¸ì´ë‹¤. powerë¥¼ ë” ë¨¹ëŠ”ë‹¤!  
  
### ì™œ Minterm / Maxterm ì¸ê°€  
  
(1) Sum of Minterm  
  
ex) AB + AB  
  
í•˜ë‚˜ì˜ termë§Œ trueì—¬ë„ ì „ì²´ ì‹ì´ trueê°€ ëœë‹¤. (OR has minimum satisfiability)  
  
â†’ SoPë¥¼ trueë¡œ ë§Œë“¤ê¸° ìœ„í•œ ìµœì†ŒíŒì˜ ì¡°ê±´  
  
(2) Product of Maxterm  
  
ex) (A+B)(A+B)  
  
ëª¨ë“  termì´ trueì—¬ì•¼ë§Œ ì „ì²´ ì‹ì´ trueê°€ ëœë‹¤. (AND ahs maximum satisfiability)  
  
â†’ PoSë¥¼ trueë¡œ ë§Œë“¤ê¸° ìœ„í•œ ìµœëŒ€ ì¡°ê±´  
  
---  
  
## Boolean Algebra  
  
ê²°êµ­ ìš°ë¦¬ëŠ” ê°€ì¥ ê°„ë‹¨í•œ ì‹ì„ ì°¾ê¸° ìœ„í•´ boolean algebraë¥¼ ì¨ì•¼í•¨  
  
### Duality  
  
axioms and theorems â†’ dualityì˜ ì›ì¹™ì„ ë”°ë¦„  
  
0 â†” 1 AND â†” OR ë¥¼ ëª¨ë‘ ë°”ê¾¸ë©´ ì •ë¦¬ê°€ ì„±ë¦½í•¨.  
  
|T1|B&1=B|Identity|  
|---|---|---|  
|T2|B&0=0|Null Element|  
|T3|B^B=B|Idempotency|  
|T4|!(!B))=B|Involution|  
|T5|B^~B = 0|Complements|  
|T6|B&C = C&B|Communiativity|  
|T7|(B&C)&D = B&(C&D)|Associativity|  
|T8|(B&C)|(B&D) = B& (C|  
|T9|B&(B|C) = B|  
|T10|(B&C)|(B&!C) = B|  
|T11|(B&C)|(~B&D)|  
|T12|!(A&B&C&D&â€¦) = (~A|â€¦)|  
  
â†’ Simple booldean equationì„ ë§Œë“¤ì!  
  
Prime Implicant : ë‹¤ë¥¸ implicantë“¤ê³¼ ë¬¶ì—¬ì„œ ë”ì´ìƒ literalì´ ì¤„ì–´ë“¤ì§€ ì•ŠëŠ” ê²½ìš°ì´ë‹¤.  
  
Essential Prime Implicant: í•„ìˆ˜ì ì¸ prime implicant. ë°˜ë“œì‹œ í¬í•¨ë˜ì–´ì•¼í•˜ëŠ” implicantì´ë‹¤.  
  
[[Karnaugh Map] Essential Prime Implicants](https://blastic.tistory.com/195)  
  
ì—¬ê¸° ì°¸ê³ .  
  
ì–´ë–¤ ì¼€ì´ìŠ¤ë“¤ì€ í•˜ë‚˜ì˜ implicantì—ë§Œ í¬í•¨ë˜ì–´ìˆë‹¤. ì´ ê²½ìš° í•´ë‹¹ implicantë¥¼ essential prime implicantë¼ê³  í•œë‹¤.  
  
ê·¸ëŸ°ë° Boolean Algebraë¡œë§Œ ì–´ë–»ê²Œ ìµœì†Œì¸ì§€ ì•Œí…ê°€. ë„ˆë¬´ ì–´ë µì§€ ì•Šì€ê°€?  
  
K-mapì„ ê·¸ë¦¬ì.  
  
---  
  
## K-Map  
  
- Gray codingìœ¼ë¡œ ê° rowì™€ columnì„ ì“´ë‹¤  
- 2ì˜ ì œê³±ì´ ë˜ëŠ” ì§ì‚¬ê°í˜•ì„ ë§Œë“ ë‹¤. â†’ each rect is implicant!  
  
---  
  
## Combinational Building Blocks  
  
### Decoder  
  
N inputs and 2^N outputs  
  
inputì˜ ê°’ìœ¼ë¡œ ì–´ë–¤ outputì„ ë‚´ë³´ë‚¼ì§€ ê²°ì •í•  ìˆ˜ ìˆë‹¤.  
  
â†’ ì ì ˆíˆ outputì˜ ê°’ì„ ì„¤ì •í•œë‹¤ë©´ ëª¨ë“  logic gateë¥¼ ë§Œë“¤ ìˆ˜ ìˆë‹¤! AND, OR, XNOR ë“±â€¦  
  
---  
  
## Xâ€™s and Zâ€™s  
  
(1) X: illegal value  
  
- Unknown or Illegal value.  
- 1ê³¼ 0ì„ ë™ì‹œì— assigní•œ ê²½ìš°.  
- initializeê°€ ì•ˆëœ ê²½ìš°ë„ í•´ë‹¹.  
  
(2) Z: Floating value  
  
- 0ë„ 1ë„ ì•„ë‹Œ ìƒíƒœ.  
- floating, or High impedence  
- íšŒë¡œê°€ ëŠê¹€  
  
---  
  
# Sequential Circuit  
  
ë©”ëª¨ë¦¬ê°€ ì¡´ì¬í•˜ëŠ” circuit.  
  
## Building Block of Memory  
  
â†’ Bistable element!  
  
![image.png](https://prod-files-secure.s3.us-west-2.amazonaws.com/bdc23bea-49ed-413d-9b14-ccfb1b348d92/b113182c-8154-48c1-9161-3891ce495822/image.png)  
  
ì´ë ‡ê²Œ í•˜ë©´ Q, ~Q ìƒíƒœ 2ê°œê°€ ìˆì§€ ì•Šì€ê°€?  
  
ì‹¬ì§€ì–´ stableí•˜ë‹¤. ì´ê²ƒì´ ê¸°ë³¸ì ì¸ ë©”ëª¨ë¦¬ê°€ ë  ê²ƒì´ë‹¤.  
  
â†’ N stableí•œ ìƒíƒœê°€ ìˆë‹¤ë©´, log_2N bitsì˜ informationì„ ì²˜ë¦¬í•  ìˆ˜ ìˆì„ ê²ƒ!  
  
ex) ì—¬ê¸°ì„œëŠ” 2ê°œì˜ stableí•œ ìƒíƒœë¼ 1 bitì˜ ì •ë³´ë¥¼ ì €ì¥í•  ìˆ˜ ìˆìŒ.  
  
## Latches and Flip-flops  
  
ê·¼ë° ìœ„ì˜ elementëŠ” ìƒíƒœë¥¼ ëª»ë°”ê¾¸ì–ì•„? ì•ˆë ê±°ì•¼ ì•„ë§ˆ.  
  
Latchì™€ Flip-flopì€ ìƒíƒœë¥¼ ë°”ê¿€ ìˆ˜ ìˆëŠ” bi-state elementì´ë‹¤.  
  
### Latches  
  
- storage elements that operate with signal levels  
    - 0, 1ì˜ ì—¬ë¶€ë¡œ ìƒíƒœê°€ ë³€í•œë‹¤.  
  
### Flip-flops  
  
- clock transitionì— ë”°ë¼ ìƒíƒœë¥¼ ë³€í™”ì‹œí‚¨ë‹¤.  
    - ì¦‰, posedge, negedge ë“± edge triggeredëœë‹¤.  
  
---  
  
## SR Latch (Set-Reset)  
  
NOR gate 2ê°œë¥¼ ì„œë¡œ ì—°ê²°í•œ ëª¨ìŠµ.  
  
(inverterëŠ” inputì´ ì—†ì–´? ê·¸ëŸ¼ input 2ê°œì§œë¦¬ ë§Œë“¤ë©´ë˜ì§€)  
  
ì´ë•Œì˜ truth tableì„ ë³´ì.  
  
setì´ 1ì´ë©´ Pë„ 1.  
  
resetì´ 1ì´ë©´ Pë„ 0.  
  
ë‘˜ë‹¤ 0ì´ë©´ ê¸°ì¡´ ê°’ì„ ìœ ì§€í•œë‹¤.  
  
â†’ ê·¼ë° ë‘˜ ë‹¤ 1ì´ë©´???  
  
Qì™€ ~Qê°€ ë‘˜ë‹¤ 0ì´ëœë‹¤. ê°€ëŠ¥ì€ í•˜ì§€ë§Œ, ì´ê±´ ì˜ë„ëœ ê°’ì´ ì•„ë‹ˆë‹¤.  
  
â†’ ê·¸ëŸ¼, `stateê°€ ë¬´ì—‡ì¸ì§€` ì™€, `ì–¸ì œ stateë¥¼ ë°”ê¿€ì§€` ë¥¼ ë‚˜ëˆ„ì!  
  
---  
  
## D Latch  
  
ì˜¤ë¥¸ìª½ì€ SR Latchì™€ ê°™ê³ , Eì— ë”°ë¼ì„œ ë°ì´í„°ê°€ ë“¤ì–´ê°ˆì§€ ì•ˆë“¤ì–´ê°ˆì§€ê°€ ì •í•´ì§„ë‹¤.  
  
E (êµì¬ì—ì„œëŠ” CLK)ì´ 0ì´ë©´, ë‘˜ë‹¤ ê°’ì„ ìœ ì§€í•˜ê³ (Latchì²˜ëŸ¼ í–‰ë™),  
  
CLKì´ 1ì¼ë•Œë§Œ Dì˜ ê°’ì´ íˆ¬ëª…í•´ì§€ë©´ì„œ ê°’ì´ ì„¤ì •ë˜ëŠ” ê²ƒì„ ë³¼ ìˆ˜ ìˆë‹¤.  
  
ìœ„ì—ì„œ ìš°ë ¤í–ˆë˜ 1, 1ì´ ì˜¤ëŠ” ê²½ìš°ëŠ” ì´ì œ ì—†ì–´ì¡Œë‹¤!  
  
ì¦‰, CLKì´ 1ì´ë©´ transparentí•´ì§€ê³ , CLKì´ 0ì´ë©´ opaqueí•´ì§„ë‹¤.  
  
<aside> ğŸ“–  
  
ì´ì •ë„ë©´ ê´œì°®ì€ ê±° ê°™ì€ë°, Flip-flopì„ ë§Œë“  ì´ìœ ê°€ ë¬´ì—‡ì¼ê¹Œ? â†’  
  
[What are the advantages and differences between a D-Latch and a D Flip-Flop?](https://www.quora.com/What-are-the-advantages-and-differences-between-a-D-Latch-and-a-D-Flip-Flop)  
  
</aside>  
  
---  
  
## D Flip Flop  
  
2ê°œì˜ D latchë¥¼ ë¶™ì´ê³ , ì„œë¡œ ë‹¤ë¥¸ CLK inputì„ ì¤€ë‹¤.  
  
  
- CLKì´ 0ì´ ë ë•Œ, Dì˜ ê°’ì´ N1 nodeë¡œ ì´ë™.  
- CLKì´ 1ì´ ë  ë•Œ ë¹„ë¡œì†Œ, Që¡œ Dê°€ ì´ë™í•¨.  
  
â†’ edge triggered!  
  
ìœ„ì˜ ê·¸ë¦¼ì€ posedge.  
  
negedgeë¡œ ë°”ê¾¸ë ¤ë©´ inverter í•˜ë‚˜ ì œê±°. (ë˜ëŠ” ë°©í–¥ ë°”ê¾¸ê¸°)  
  
---  
  
### Trade-off of Latch and Flip-Flop  
  
(1) Latch  
  
- power ì†Œëª¨ê°€ ì ìŒ  
- ë¹ ë¦„. ì„±ëŠ¥ì´ ì¢‹ìŒ.  
- ê°„ë‹¨í•¨.  
  
(2) Flip-flop  
  
- edge triggeredë˜ê¸° ë•Œë¬¸ì— input ë³€í™”ë¡œ dataê°€ ì˜¤ì—¼ë  ì¼ì´ ì ìŒ.  
- controlí•˜ê¸°ê°€ ì‰½ë‹¤.  
  
---  
  
### Registers  
  
Nê°œì˜ D Flip flopì„ ì­‰ ì—°ê²°í•´ì„œ ê° ë¹„íŠ¸ë³„ë¡œ ì—°ê²°í•˜ë©´, register!  
  
CLKì˜ posedgeë§ˆë‹¤ ì¸í’‹ì˜ ê°’ì„ ì €ì¥.  
  
---  
  
## Synchoronous / Asynchoronous  
  
(1) Synchornous  
  
Clockì´ íŠ¹ì • edgeì¼ ë•Œë§Œ ìƒíƒœê°€ ë³€í•¨.  
  
â†’ Clockì— synchornousëœ ìƒíƒœì„.  
  
- finite state machineì´ ì´ì— ì†í•¨.  
  
(2) Asynchornous  
  
CLKì— ìƒê´€ì—†ì´ ê°’ì„ ë°”ë¡œë°”ë¡œ ê³„ì‚°í•´ì¤˜ì•¼í•˜ëŠ” ê²½ìš°ê°€ ìˆìŒ.  
  
ex) ring oscillator  
  
<aside> ğŸ“–  
  
Clock ì‹ í˜¸ë¥¼ ì´ê±¸ë¡œ ë§Œë“œë‚˜?  
  
â†’ oscillatorê°€ ë§ê¸´ í•œë°, ì´ëŸ°ì‹ìœ¼ë¡œëŠ” ì•ˆë§Œë“¤ê³  ì €í•­ê³¼ ì¶•ì „ê¸°ë¥¼ ì´ìš©í•´ì„œ ë§Œë“ ë‹¤.  
  
[What Are Clock Signals in Digital Circuits, and How Are They Produced?](https://www.symmetryelectronics.com/blog/what-are-clock-signals-in-digital-circuits-and-how-are-they-produced-symmetry-blog/)  
  
</aside>  
  
---  
  
## Finite State Machine  
  
kê°œì˜ registerë¡œ 2^kê°œì˜ ìƒíƒœë¥¼ ë§Œë“¤ì–´ ìƒíƒœë¥¼ ì œì–´í•˜ëŠ” ê²ƒ.  
  
(1) Moore Machine  
  
í˜„ì¬ ìƒíƒœë§Œì´ outputì— ì˜í–¥ì„ ì¤Œ.  
  
ex) ì‹ í˜¸ë“± ì²˜ë¦¬ì—ì„œëŠ” í˜„ì¬ S0, S1ì¸ì§€ì— ë”°ë¼ outputì´ ì •ì˜ë˜ì—ˆìŒ.  
  
- ì§ê´€ì   
  
(2) Mealy Machine  
  
í˜„ì¬ ìƒíƒœì™€ inputì´ ê°™ì´ outputì— ì˜í–¥ì„ ì¤Œ.  
  
- ìƒíƒœì˜ ê°œìˆ˜ê°€ ì ìŒ  
  
â†’ output logicì— inputì´ ì“°ì´ëŠëƒ ì•ˆì“°ì´ëŠëƒì˜ ì°¨ì´.  
  
[ë””ì§€í„¸ ë…¼ë¦¬íšŒë¡œ / Moore FSMê³¼ Mealy FSMì˜ ì¥ë‹¨ì ](https://se-jung-h.tistory.com/entry/%EB%94%94%EC%A7%80%ED%84%B8-%EB%85%BC%EB%A6%AC%ED%9A%8C%EB%A1%9C-Moore-FSM%EA%B3%BC-Mealy-FSM%EC%9D%98-%EC%9E%A5%EB%8B%A8%EC%A0%90)  
  
<aside> ğŸ“–  
  
TODO: lab 4ì˜ ìƒíƒœ ì„¤ê³„ë¥¼ Mealy machineìœ¼ë¡œ í•´ë³´ì‹œì˜¤.  
  
</aside>  
  
<aside> ğŸ“–  
  
TODO: Digital Design and Computer Architecture êµì¬ë¥¼ ë‹¤ìš´í•˜ê³  1, 2, 3ì±•í„°ë¥¼ ì½ì–´ë³´ì‹œì˜¤. ì• ë§¤í•œ ë¶€ë¶„ì€ ìœ„ì˜ ë…¸ì…˜ì— ì¶”ê°€í•˜ì‹œì˜¤.  
  
</aside>