
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401d30 <.init>:
  401d30:	stp	x29, x30, [sp, #-16]!
  401d34:	mov	x29, sp
  401d38:	bl	402864 <ferror@plt+0x514>
  401d3c:	ldp	x29, x30, [sp], #16
  401d40:	ret

Disassembly of section .plt:

0000000000401d50 <memcpy@plt-0x20>:
  401d50:	stp	x16, x30, [sp, #-16]!
  401d54:	adrp	x16, 426000 <ferror@plt+0x23cb0>
  401d58:	ldr	x17, [x16, #4088]
  401d5c:	add	x16, x16, #0xff8
  401d60:	br	x17
  401d64:	nop
  401d68:	nop
  401d6c:	nop

0000000000401d70 <memcpy@plt>:
  401d70:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401d74:	ldr	x17, [x16]
  401d78:	add	x16, x16, #0x0
  401d7c:	br	x17

0000000000401d80 <freopen64@plt>:
  401d80:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401d84:	ldr	x17, [x16, #8]
  401d88:	add	x16, x16, #0x8
  401d8c:	br	x17

0000000000401d90 <recvmsg@plt>:
  401d90:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401d94:	ldr	x17, [x16, #16]
  401d98:	add	x16, x16, #0x10
  401d9c:	br	x17

0000000000401da0 <strtoul@plt>:
  401da0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401da4:	ldr	x17, [x16, #24]
  401da8:	add	x16, x16, #0x18
  401dac:	br	x17

0000000000401db0 <strlen@plt>:
  401db0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401db4:	ldr	x17, [x16, #32]
  401db8:	add	x16, x16, #0x20
  401dbc:	br	x17

0000000000401dc0 <exit@plt>:
  401dc0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401dc4:	ldr	x17, [x16, #40]
  401dc8:	add	x16, x16, #0x28
  401dcc:	br	x17

0000000000401dd0 <mount@plt>:
  401dd0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401dd4:	ldr	x17, [x16, #48]
  401dd8:	add	x16, x16, #0x30
  401ddc:	br	x17

0000000000401de0 <perror@plt>:
  401de0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401de4:	ldr	x17, [x16, #56]
  401de8:	add	x16, x16, #0x38
  401dec:	br	x17

0000000000401df0 <strtoll@plt>:
  401df0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401df4:	ldr	x17, [x16, #64]
  401df8:	add	x16, x16, #0x40
  401dfc:	br	x17

0000000000401e00 <strtod@plt>:
  401e00:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e04:	ldr	x17, [x16, #72]
  401e08:	add	x16, x16, #0x48
  401e0c:	br	x17

0000000000401e10 <geteuid@plt>:
  401e10:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e14:	ldr	x17, [x16, #80]
  401e18:	add	x16, x16, #0x50
  401e1c:	br	x17

0000000000401e20 <sethostent@plt>:
  401e20:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e24:	ldr	x17, [x16, #88]
  401e28:	add	x16, x16, #0x58
  401e2c:	br	x17

0000000000401e30 <bind@plt>:
  401e30:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e34:	ldr	x17, [x16, #96]
  401e38:	add	x16, x16, #0x60
  401e3c:	br	x17

0000000000401e40 <ftell@plt>:
  401e40:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e44:	ldr	x17, [x16, #104]
  401e48:	add	x16, x16, #0x68
  401e4c:	br	x17

0000000000401e50 <sprintf@plt>:
  401e50:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e54:	ldr	x17, [x16, #112]
  401e58:	add	x16, x16, #0x70
  401e5c:	br	x17

0000000000401e60 <getuid@plt>:
  401e60:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e64:	ldr	x17, [x16, #120]
  401e68:	add	x16, x16, #0x78
  401e6c:	br	x17

0000000000401e70 <putc@plt>:
  401e70:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e74:	ldr	x17, [x16, #128]
  401e78:	add	x16, x16, #0x80
  401e7c:	br	x17

0000000000401e80 <opendir@plt>:
  401e80:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e84:	ldr	x17, [x16, #136]
  401e88:	add	x16, x16, #0x88
  401e8c:	br	x17

0000000000401e90 <strftime@plt>:
  401e90:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401e94:	ldr	x17, [x16, #144]
  401e98:	add	x16, x16, #0x90
  401e9c:	br	x17

0000000000401ea0 <fputc@plt>:
  401ea0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ea4:	ldr	x17, [x16, #152]
  401ea8:	add	x16, x16, #0x98
  401eac:	br	x17

0000000000401eb0 <unshare@plt>:
  401eb0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401eb4:	ldr	x17, [x16, #160]
  401eb8:	add	x16, x16, #0xa0
  401ebc:	br	x17

0000000000401ec0 <snprintf@plt>:
  401ec0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ec4:	ldr	x17, [x16, #168]
  401ec8:	add	x16, x16, #0xa8
  401ecc:	br	x17

0000000000401ed0 <umount2@plt>:
  401ed0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ed4:	ldr	x17, [x16, #176]
  401ed8:	add	x16, x16, #0xb0
  401edc:	br	x17

0000000000401ee0 <fileno@plt>:
  401ee0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ee4:	ldr	x17, [x16, #184]
  401ee8:	add	x16, x16, #0xb8
  401eec:	br	x17

0000000000401ef0 <localtime@plt>:
  401ef0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ef4:	ldr	x17, [x16, #192]
  401ef8:	add	x16, x16, #0xc0
  401efc:	br	x17

0000000000401f00 <fclose@plt>:
  401f00:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f04:	ldr	x17, [x16, #200]
  401f08:	add	x16, x16, #0xc8
  401f0c:	br	x17

0000000000401f10 <time@plt>:
  401f10:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f14:	ldr	x17, [x16, #208]
  401f18:	add	x16, x16, #0xd0
  401f1c:	br	x17

0000000000401f20 <malloc@plt>:
  401f20:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f24:	ldr	x17, [x16, #216]
  401f28:	add	x16, x16, #0xd8
  401f2c:	br	x17

0000000000401f30 <setsockopt@plt>:
  401f30:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f34:	ldr	x17, [x16, #224]
  401f38:	add	x16, x16, #0xe0
  401f3c:	br	x17

0000000000401f40 <__isoc99_fscanf@plt>:
  401f40:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f44:	ldr	x17, [x16, #232]
  401f48:	add	x16, x16, #0xe8
  401f4c:	br	x17

0000000000401f50 <__libc_start_main@plt>:
  401f50:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f54:	ldr	x17, [x16, #240]
  401f58:	add	x16, x16, #0xf0
  401f5c:	br	x17

0000000000401f60 <strcat@plt>:
  401f60:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f64:	ldr	x17, [x16, #248]
  401f68:	add	x16, x16, #0xf8
  401f6c:	br	x17

0000000000401f70 <if_indextoname@plt>:
  401f70:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f74:	ldr	x17, [x16, #256]
  401f78:	add	x16, x16, #0x100
  401f7c:	br	x17

0000000000401f80 <memset@plt>:
  401f80:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f84:	ldr	x17, [x16, #264]
  401f88:	add	x16, x16, #0x108
  401f8c:	br	x17

0000000000401f90 <gettimeofday@plt>:
  401f90:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401f94:	ldr	x17, [x16, #272]
  401f98:	add	x16, x16, #0x110
  401f9c:	br	x17

0000000000401fa0 <sendmsg@plt>:
  401fa0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fa4:	ldr	x17, [x16, #280]
  401fa8:	add	x16, x16, #0x118
  401fac:	br	x17

0000000000401fb0 <cap_get_flag@plt>:
  401fb0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fb4:	ldr	x17, [x16, #288]
  401fb8:	add	x16, x16, #0x120
  401fbc:	br	x17

0000000000401fc0 <strcasecmp@plt>:
  401fc0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fc4:	ldr	x17, [x16, #296]
  401fc8:	add	x16, x16, #0x128
  401fcc:	br	x17

0000000000401fd0 <realloc@plt>:
  401fd0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fd4:	ldr	x17, [x16, #304]
  401fd8:	add	x16, x16, #0x130
  401fdc:	br	x17

0000000000401fe0 <cap_set_proc@plt>:
  401fe0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401fe4:	ldr	x17, [x16, #312]
  401fe8:	add	x16, x16, #0x138
  401fec:	br	x17

0000000000401ff0 <strdup@plt>:
  401ff0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  401ff4:	ldr	x17, [x16, #320]
  401ff8:	add	x16, x16, #0x140
  401ffc:	br	x17

0000000000402000 <closedir@plt>:
  402000:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402004:	ldr	x17, [x16, #328]
  402008:	add	x16, x16, #0x148
  40200c:	br	x17

0000000000402010 <strerror@plt>:
  402010:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402014:	ldr	x17, [x16, #336]
  402018:	add	x16, x16, #0x150
  40201c:	br	x17

0000000000402020 <close@plt>:
  402020:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402024:	ldr	x17, [x16, #344]
  402028:	add	x16, x16, #0x158
  40202c:	br	x17

0000000000402030 <strrchr@plt>:
  402030:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402034:	ldr	x17, [x16, #352]
  402038:	add	x16, x16, #0x160
  40203c:	br	x17

0000000000402040 <recv@plt>:
  402040:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402044:	ldr	x17, [x16, #360]
  402048:	add	x16, x16, #0x168
  40204c:	br	x17

0000000000402050 <__gmon_start__@plt>:
  402050:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402054:	ldr	x17, [x16, #368]
  402058:	add	x16, x16, #0x170
  40205c:	br	x17

0000000000402060 <abort@plt>:
  402060:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402064:	ldr	x17, [x16, #376]
  402068:	add	x16, x16, #0x178
  40206c:	br	x17

0000000000402070 <feof@plt>:
  402070:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402074:	ldr	x17, [x16, #384]
  402078:	add	x16, x16, #0x180
  40207c:	br	x17

0000000000402080 <puts@plt>:
  402080:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402084:	ldr	x17, [x16, #392]
  402088:	add	x16, x16, #0x188
  40208c:	br	x17

0000000000402090 <memcmp@plt>:
  402090:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402094:	ldr	x17, [x16, #400]
  402098:	add	x16, x16, #0x190
  40209c:	br	x17

00000000004020a0 <strcmp@plt>:
  4020a0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020a4:	ldr	x17, [x16, #408]
  4020a8:	add	x16, x16, #0x198
  4020ac:	br	x17

00000000004020b0 <__ctype_b_loc@plt>:
  4020b0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020b4:	ldr	x17, [x16, #416]
  4020b8:	add	x16, x16, #0x1a0
  4020bc:	br	x17

00000000004020c0 <strtol@plt>:
  4020c0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020c4:	ldr	x17, [x16, #424]
  4020c8:	add	x16, x16, #0x1a8
  4020cc:	br	x17

00000000004020d0 <cap_get_proc@plt>:
  4020d0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020d4:	ldr	x17, [x16, #432]
  4020d8:	add	x16, x16, #0x1b0
  4020dc:	br	x17

00000000004020e0 <fread@plt>:
  4020e0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020e4:	ldr	x17, [x16, #440]
  4020e8:	add	x16, x16, #0x1b8
  4020ec:	br	x17

00000000004020f0 <gethostbyaddr@plt>:
  4020f0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4020f4:	ldr	x17, [x16, #448]
  4020f8:	add	x16, x16, #0x1c0
  4020fc:	br	x17

0000000000402100 <statvfs64@plt>:
  402100:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402104:	ldr	x17, [x16, #456]
  402108:	add	x16, x16, #0x1c8
  40210c:	br	x17

0000000000402110 <free@plt>:
  402110:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402114:	ldr	x17, [x16, #464]
  402118:	add	x16, x16, #0x1d0
  40211c:	br	x17

0000000000402120 <inet_pton@plt>:
  402120:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402124:	ldr	x17, [x16, #472]
  402128:	add	x16, x16, #0x1d8
  40212c:	br	x17

0000000000402130 <readdir64@plt>:
  402130:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402134:	ldr	x17, [x16, #480]
  402138:	add	x16, x16, #0x1e0
  40213c:	br	x17

0000000000402140 <send@plt>:
  402140:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402144:	ldr	x17, [x16, #488]
  402148:	add	x16, x16, #0x1e8
  40214c:	br	x17

0000000000402150 <strspn@plt>:
  402150:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402154:	ldr	x17, [x16, #496]
  402158:	add	x16, x16, #0x1f0
  40215c:	br	x17

0000000000402160 <strchr@plt>:
  402160:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402164:	ldr	x17, [x16, #504]
  402168:	add	x16, x16, #0x1f8
  40216c:	br	x17

0000000000402170 <strtoull@plt>:
  402170:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402174:	ldr	x17, [x16, #512]
  402178:	add	x16, x16, #0x200
  40217c:	br	x17

0000000000402180 <fwrite@plt>:
  402180:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402184:	ldr	x17, [x16, #520]
  402188:	add	x16, x16, #0x208
  40218c:	br	x17

0000000000402190 <socket@plt>:
  402190:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402194:	ldr	x17, [x16, #528]
  402198:	add	x16, x16, #0x210
  40219c:	br	x17

00000000004021a0 <fflush@plt>:
  4021a0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021a4:	ldr	x17, [x16, #536]
  4021a8:	add	x16, x16, #0x218
  4021ac:	br	x17

00000000004021b0 <fopen64@plt>:
  4021b0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021b4:	ldr	x17, [x16, #544]
  4021b8:	add	x16, x16, #0x220
  4021bc:	br	x17

00000000004021c0 <setns@plt>:
  4021c0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021c4:	ldr	x17, [x16, #552]
  4021c8:	add	x16, x16, #0x228
  4021cc:	br	x17

00000000004021d0 <cap_clear@plt>:
  4021d0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021d4:	ldr	x17, [x16, #560]
  4021d8:	add	x16, x16, #0x230
  4021dc:	br	x17

00000000004021e0 <isatty@plt>:
  4021e0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021e4:	ldr	x17, [x16, #568]
  4021e8:	add	x16, x16, #0x238
  4021ec:	br	x17

00000000004021f0 <sysconf@plt>:
  4021f0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4021f4:	ldr	x17, [x16, #576]
  4021f8:	add	x16, x16, #0x240
  4021fc:	br	x17

0000000000402200 <open64@plt>:
  402200:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402204:	ldr	x17, [x16, #584]
  402208:	add	x16, x16, #0x248
  40220c:	br	x17

0000000000402210 <asctime@plt>:
  402210:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402214:	ldr	x17, [x16, #592]
  402218:	add	x16, x16, #0x250
  40221c:	br	x17

0000000000402220 <cap_free@plt>:
  402220:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402224:	ldr	x17, [x16, #600]
  402228:	add	x16, x16, #0x258
  40222c:	br	x17

0000000000402230 <if_nametoindex@plt>:
  402230:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402234:	ldr	x17, [x16, #608]
  402238:	add	x16, x16, #0x260
  40223c:	br	x17

0000000000402240 <strchrnul@plt>:
  402240:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402244:	ldr	x17, [x16, #616]
  402248:	add	x16, x16, #0x268
  40224c:	br	x17

0000000000402250 <strstr@plt>:
  402250:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402254:	ldr	x17, [x16, #624]
  402258:	add	x16, x16, #0x270
  40225c:	br	x17

0000000000402260 <__isoc99_sscanf@plt>:
  402260:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402264:	ldr	x17, [x16, #632]
  402268:	add	x16, x16, #0x278
  40226c:	br	x17

0000000000402270 <strncpy@plt>:
  402270:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402274:	ldr	x17, [x16, #640]
  402278:	add	x16, x16, #0x280
  40227c:	br	x17

0000000000402280 <strcspn@plt>:
  402280:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402284:	ldr	x17, [x16, #648]
  402288:	add	x16, x16, #0x288
  40228c:	br	x17

0000000000402290 <vfprintf@plt>:
  402290:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402294:	ldr	x17, [x16, #656]
  402298:	add	x16, x16, #0x290
  40229c:	br	x17

00000000004022a0 <printf@plt>:
  4022a0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022a4:	ldr	x17, [x16, #664]
  4022a8:	add	x16, x16, #0x298
  4022ac:	br	x17

00000000004022b0 <__assert_fail@plt>:
  4022b0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022b4:	ldr	x17, [x16, #672]
  4022b8:	add	x16, x16, #0x2a0
  4022bc:	br	x17

00000000004022c0 <__errno_location@plt>:
  4022c0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022c4:	ldr	x17, [x16, #680]
  4022c8:	add	x16, x16, #0x2a8
  4022cc:	br	x17

00000000004022d0 <getenv@plt>:
  4022d0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022d4:	ldr	x17, [x16, #688]
  4022d8:	add	x16, x16, #0x2b0
  4022dc:	br	x17

00000000004022e0 <putchar@plt>:
  4022e0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022e4:	ldr	x17, [x16, #696]
  4022e8:	add	x16, x16, #0x2b8
  4022ec:	br	x17

00000000004022f0 <__getdelim@plt>:
  4022f0:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  4022f4:	ldr	x17, [x16, #704]
  4022f8:	add	x16, x16, #0x2c0
  4022fc:	br	x17

0000000000402300 <getsockname@plt>:
  402300:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402304:	ldr	x17, [x16, #712]
  402308:	add	x16, x16, #0x2c8
  40230c:	br	x17

0000000000402310 <getservbyname@plt>:
  402310:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402314:	ldr	x17, [x16, #720]
  402318:	add	x16, x16, #0x2d0
  40231c:	br	x17

0000000000402320 <fprintf@plt>:
  402320:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402324:	ldr	x17, [x16, #728]
  402328:	add	x16, x16, #0x2d8
  40232c:	br	x17

0000000000402330 <fgets@plt>:
  402330:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402334:	ldr	x17, [x16, #736]
  402338:	add	x16, x16, #0x2e0
  40233c:	br	x17

0000000000402340 <inet_ntop@plt>:
  402340:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402344:	ldr	x17, [x16, #744]
  402348:	add	x16, x16, #0x2e8
  40234c:	br	x17

0000000000402350 <ferror@plt>:
  402350:	adrp	x16, 427000 <ferror@plt+0x24cb0>
  402354:	ldr	x17, [x16, #752]
  402358:	add	x16, x16, #0x2f0
  40235c:	br	x17

Disassembly of section .text:

0000000000402360 <.text>:
  402360:	stp	x29, x30, [sp, #-80]!
  402364:	cmp	w0, #0x1
  402368:	mov	x29, sp
  40236c:	stp	x19, x20, [sp, #16]
  402370:	mov	w20, w0
  402374:	stp	x21, x22, [sp, #32]
  402378:	mov	x21, x1
  40237c:	b.le	402490 <ferror@plt+0x140>
  402380:	stp	x23, x24, [sp, #48]
  402384:	adrp	x23, 427000 <ferror@plt+0x24cb0>
  402388:	add	x23, x23, #0x370
  40238c:	adrp	x22, 40f000 <ferror@plt+0xccb0>
  402390:	add	x24, x23, #0x4
  402394:	add	x22, x22, #0xc68
  402398:	b	4023bc <ferror@plt+0x6c>
  40239c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4023a0:	ldr	w2, [x0, #3672]
  4023a4:	add	w2, w2, #0x1
  4023a8:	str	w2, [x0, #3672]
  4023ac:	sub	w20, w20, #0x1
  4023b0:	add	x21, x21, #0x8
  4023b4:	cmp	w20, #0x1
  4023b8:	b.le	40248c <ferror@plt+0x13c>
  4023bc:	ldr	x19, [x21, #8]
  4023c0:	ldrb	w0, [x19]
  4023c4:	cmp	w0, #0x2d
  4023c8:	b.ne	4023e0 <ferror@plt+0x90>  // b.any
  4023cc:	ldrb	w0, [x19, #1]
  4023d0:	cmp	w0, #0x2d
  4023d4:	b.ne	4023e0 <ferror@plt+0x90>  // b.any
  4023d8:	ldrb	w0, [x19, #2]
  4023dc:	cbz	w0, 402558 <ferror@plt+0x208>
  4023e0:	ldrb	w0, [x19]
  4023e4:	cmp	w0, #0x2d
  4023e8:	b.ne	40248c <ferror@plt+0x13c>  // b.any
  4023ec:	ldrb	w0, [x19, #1]
  4023f0:	mov	x1, x22
  4023f4:	cmp	w0, #0x2d
  4023f8:	cinc	x19, x19, eq  // eq = none
  4023fc:	mov	x0, x19
  402400:	bl	409440 <ferror@plt+0x70f0>
  402404:	tst	w0, #0xff
  402408:	b.eq	40266c <ferror@plt+0x31c>  // b.none
  40240c:	mov	x0, x19
  402410:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402414:	add	x1, x1, #0xc70
  402418:	bl	409440 <ferror@plt+0x70f0>
  40241c:	tst	w0, #0xff
  402420:	b.eq	402568 <ferror@plt+0x218>  // b.none
  402424:	mov	x0, x19
  402428:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  40242c:	add	x1, x1, #0xc98
  402430:	bl	409440 <ferror@plt+0x70f0>
  402434:	tst	w0, #0xff
  402438:	b.eq	40239c <ferror@plt+0x4c>  // b.none
  40243c:	mov	x0, x19
  402440:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402444:	add	x1, x1, #0xca0
  402448:	bl	409440 <ferror@plt+0x70f0>
  40244c:	tst	w0, #0xff
  402450:	b.eq	40239c <ferror@plt+0x4c>  // b.none
  402454:	mov	x0, x19
  402458:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  40245c:	add	x1, x1, #0xcb0
  402460:	bl	409440 <ferror@plt+0x70f0>
  402464:	tst	w0, #0xff
  402468:	b.ne	40252c <ferror@plt+0x1dc>  // b.any
  40246c:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402470:	sub	w20, w20, #0x1
  402474:	add	x21, x21, #0x8
  402478:	cmp	w20, #0x1
  40247c:	ldr	w0, [x1, #3656]
  402480:	add	w0, w0, #0x1
  402484:	str	w0, [x1, #3656]
  402488:	b.gt	4023bc <ferror@plt+0x6c>
  40248c:	ldp	x23, x24, [sp, #48]
  402490:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402494:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  402498:	add	x19, x19, #0x370
  40249c:	ldr	w3, [x1, #3668]
  4024a0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4024a4:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  4024a8:	adrp	x4, 427000 <ferror@plt+0x24cb0>
  4024ac:	cmp	w3, #0x0
  4024b0:	ldr	w1, [x0, #3652]
  4024b4:	add	x3, x2, #0xca8
  4024b8:	ldr	w0, [x19, #4]
  4024bc:	adrp	x2, 40f000 <ferror@plt+0xccb0>
  4024c0:	add	x2, x2, #0xc60
  4024c4:	csel	x2, x2, x3, ne  // ne = any
  4024c8:	str	x2, [x4, #832]
  4024cc:	bl	40c870 <ferror@plt+0xa520>
  4024d0:	ldr	x0, [x19, #8]
  4024d4:	cbz	x0, 4024e8 <ferror@plt+0x198>
  4024d8:	ldp	x19, x20, [sp, #16]
  4024dc:	ldp	x21, x22, [sp, #32]
  4024e0:	ldp	x29, x30, [sp], #80
  4024e4:	b	4029f8 <ferror@plt+0x6a8>
  4024e8:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  4024ec:	add	x19, x19, #0x308
  4024f0:	mov	x0, x19
  4024f4:	mov	w1, #0x0                   	// #0
  4024f8:	bl	40dfd8 <ferror@plt+0xbc88>
  4024fc:	tbnz	w0, #31, 40272c <ferror@plt+0x3dc>
  402500:	mov	x0, x19
  402504:	bl	40dd60 <ferror@plt+0xba10>
  402508:	cmp	w20, #0x1
  40250c:	b.le	4026d8 <ferror@plt+0x388>
  402510:	sub	w1, w20, #0x1
  402514:	add	x2, x21, #0x8
  402518:	ldr	x0, [x21, #8]
  40251c:	ldp	x19, x20, [sp, #16]
  402520:	ldp	x21, x22, [sp, #32]
  402524:	ldp	x29, x30, [sp], #80
  402528:	b	402960 <ferror@plt+0x610>
  40252c:	mov	x0, x19
  402530:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402534:	add	x1, x1, #0xcc0
  402538:	bl	409440 <ferror@plt+0x70f0>
  40253c:	tst	w0, #0xff
  402540:	b.ne	402580 <ferror@plt+0x230>  // b.any
  402544:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402548:	ldr	w0, [x1, #3668]
  40254c:	add	w0, w0, #0x1
  402550:	str	w0, [x1, #3668]
  402554:	b	4023ac <ferror@plt+0x5c>
  402558:	sub	w20, w20, #0x1
  40255c:	add	x21, x21, #0x8
  402560:	ldp	x23, x24, [sp, #48]
  402564:	b	402490 <ferror@plt+0x140>
  402568:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  40256c:	add	x0, x0, #0xc80
  402570:	str	x25, [sp, #64]
  402574:	bl	402080 <puts@plt>
  402578:	mov	w0, #0x0                   	// #0
  40257c:	bl	401dc0 <exit@plt>
  402580:	mov	x0, x19
  402584:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402588:	add	x1, x1, #0xcd0
  40258c:	bl	409440 <ferror@plt+0x70f0>
  402590:	tst	w0, #0xff
  402594:	b.ne	4025ac <ferror@plt+0x25c>  // b.any
  402598:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40259c:	ldr	w0, [x1, #3648]
  4025a0:	add	w0, w0, #0x1
  4025a4:	str	w0, [x1, #3648]
  4025a8:	b	4023ac <ferror@plt+0x5c>
  4025ac:	mov	x0, x19
  4025b0:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4025b4:	add	x1, x1, #0xce0
  4025b8:	bl	409440 <ferror@plt+0x70f0>
  4025bc:	tst	w0, #0xff
  4025c0:	b.ne	402604 <ferror@plt+0x2b4>  // b.any
  4025c4:	str	x25, [sp, #64]
  4025c8:	sub	w20, w20, #0x1
  4025cc:	cmp	w20, #0x1
  4025d0:	add	x25, x21, #0x8
  4025d4:	b.eq	402670 <ferror@plt+0x320>  // b.none
  4025d8:	ldr	x19, [x21, #16]
  4025dc:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4025e0:	add	x1, x1, #0xce8
  4025e4:	mov	x0, x19
  4025e8:	bl	4020a0 <strcmp@plt>
  4025ec:	cbnz	w0, 402624 <ferror@plt+0x2d4>
  4025f0:	mov	x21, x25
  4025f4:	mov	w0, #0x2                   	// #2
  4025f8:	str	w0, [x23]
  4025fc:	ldr	x25, [sp, #64]
  402600:	b	4023ac <ferror@plt+0x5c>
  402604:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402608:	mov	x0, x19
  40260c:	add	x1, x1, #0xd18
  402610:	bl	4020a0 <strcmp@plt>
  402614:	cbnz	w0, 40264c <ferror@plt+0x2fc>
  402618:	mov	w0, #0x2                   	// #2
  40261c:	str	w0, [x23]
  402620:	b	4023ac <ferror@plt+0x5c>
  402624:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402628:	mov	x0, x19
  40262c:	add	x1, x1, #0xcf0
  402630:	bl	4020a0 <strcmp@plt>
  402634:	cbnz	w0, 40273c <ferror@plt+0x3ec>
  402638:	mov	x21, x25
  40263c:	mov	w0, #0xa                   	// #10
  402640:	str	w0, [x23]
  402644:	ldr	x25, [sp, #64]
  402648:	b	4023ac <ferror@plt+0x5c>
  40264c:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402650:	mov	x0, x19
  402654:	add	x1, x1, #0xd20
  402658:	bl	4020a0 <strcmp@plt>
  40265c:	cbnz	w0, 402674 <ferror@plt+0x324>
  402660:	mov	w0, #0xa                   	// #10
  402664:	str	w0, [x23]
  402668:	b	4023ac <ferror@plt+0x5c>
  40266c:	str	x25, [sp, #64]
  402670:	bl	402920 <ferror@plt+0x5d0>
  402674:	mov	x0, x19
  402678:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  40267c:	add	x1, x1, #0xd28
  402680:	bl	409440 <ferror@plt+0x70f0>
  402684:	tst	w0, #0xff
  402688:	b.ne	4026ac <ferror@plt+0x35c>  // b.any
  40268c:	ldr	x0, [x21, #16]
  402690:	sub	w20, w20, #0x1
  402694:	add	x21, x21, #0x8
  402698:	bl	40ba78 <ferror@plt+0x9728>
  40269c:	cbz	w0, 4023ac <ferror@plt+0x5c>
  4026a0:	mov	w0, #0xffffffff            	// #-1
  4026a4:	str	x25, [sp, #64]
  4026a8:	bl	401dc0 <exit@plt>
  4026ac:	mov	x0, x19
  4026b0:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4026b4:	add	x1, x1, #0xd30
  4026b8:	bl	409440 <ferror@plt+0x70f0>
  4026bc:	tst	w0, #0xff
  4026c0:	b.ne	4026ec <ferror@plt+0x39c>  // b.any
  4026c4:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4026c8:	ldr	w0, [x1, #3660]
  4026cc:	add	w0, w0, #0x1
  4026d0:	str	w0, [x1, #3660]
  4026d4:	b	4023ac <ferror@plt+0x5c>
  4026d8:	mov	x0, x19
  4026dc:	stp	x23, x24, [sp, #48]
  4026e0:	str	x25, [sp, #64]
  4026e4:	bl	40dde0 <ferror@plt+0xba90>
  4026e8:	bl	402920 <ferror@plt+0x5d0>
  4026ec:	mov	x1, x24
  4026f0:	mov	x0, x19
  4026f4:	bl	40c940 <ferror@plt+0xa5f0>
  4026f8:	tst	w0, #0xff
  4026fc:	b.ne	4023ac <ferror@plt+0x5c>  // b.any
  402700:	mov	x0, x19
  402704:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402708:	add	x1, x1, #0xd40
  40270c:	bl	409440 <ferror@plt+0x70f0>
  402710:	tst	w0, #0xff
  402714:	b.ne	402760 <ferror@plt+0x410>  // b.any
  402718:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40271c:	ldr	w0, [x1, #3664]
  402720:	add	w0, w0, #0x1
  402724:	str	w0, [x1, #3664]
  402728:	b	4023ac <ferror@plt+0x5c>
  40272c:	mov	w0, #0x1                   	// #1
  402730:	stp	x23, x24, [sp, #48]
  402734:	str	x25, [sp, #64]
  402738:	bl	401dc0 <exit@plt>
  40273c:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402740:	mov	x0, x19
  402744:	add	x1, x1, #0xcf8
  402748:	bl	4020a0 <strcmp@plt>
  40274c:	cbz	w0, 402670 <ferror@plt+0x320>
  402750:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  402754:	mov	x1, x19
  402758:	add	x0, x0, #0xd00
  40275c:	bl	409248 <ferror@plt+0x6ef8>
  402760:	mov	x0, x19
  402764:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402768:	add	x1, x1, #0xd48
  40276c:	bl	409440 <ferror@plt+0x70f0>
  402770:	tst	w0, #0xff
  402774:	b.ne	40278c <ferror@plt+0x43c>  // b.any
  402778:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40277c:	ldr	w0, [x1, #3652]
  402780:	add	w0, w0, #0x1
  402784:	str	w0, [x1, #3652]
  402788:	b	4023ac <ferror@plt+0x5c>
  40278c:	mov	x0, x19
  402790:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402794:	add	x1, x1, #0xd50
  402798:	bl	409440 <ferror@plt+0x70f0>
  40279c:	tst	w0, #0xff
  4027a0:	b.ne	4027b8 <ferror@plt+0x468>  // b.any
  4027a4:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4027a8:	ldr	w0, [x1, #3688]
  4027ac:	add	w0, w0, #0x1
  4027b0:	str	w0, [x1, #3688]
  4027b4:	b	4023ac <ferror@plt+0x5c>
  4027b8:	mov	x0, x19
  4027bc:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4027c0:	add	x1, x1, #0xd58
  4027c4:	bl	409440 <ferror@plt+0x70f0>
  4027c8:	tst	w0, #0xff
  4027cc:	b.ne	4027f0 <ferror@plt+0x4a0>  // b.any
  4027d0:	sub	w20, w20, #0x1
  4027d4:	add	x1, x21, #0x8
  4027d8:	cmp	w20, #0x1
  4027dc:	b.eq	40266c <ferror@plt+0x31c>  // b.none
  4027e0:	ldr	x0, [x21, #16]
  4027e4:	mov	x21, x1
  4027e8:	str	x0, [x23, #8]
  4027ec:	b	4023ac <ferror@plt+0x5c>
  4027f0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4027f4:	mov	x2, x19
  4027f8:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4027fc:	add	x1, x1, #0xd60
  402800:	ldr	x0, [x0, #848]
  402804:	str	x25, [sp, #64]
  402808:	bl	402320 <fprintf@plt>
  40280c:	mov	w0, #0xffffffff            	// #-1
  402810:	bl	401dc0 <exit@plt>
  402814:	mov	x29, #0x0                   	// #0
  402818:	mov	x30, #0x0                   	// #0
  40281c:	mov	x5, x0
  402820:	ldr	x1, [sp]
  402824:	add	x2, sp, #0x8
  402828:	mov	x6, sp
  40282c:	movz	x0, #0x0, lsl #48
  402830:	movk	x0, #0x0, lsl #32
  402834:	movk	x0, #0x40, lsl #16
  402838:	movk	x0, #0x2360
  40283c:	movz	x3, #0x0, lsl #48
  402840:	movk	x3, #0x0, lsl #32
  402844:	movk	x3, #0x40, lsl #16
  402848:	movk	x3, #0xf9e0
  40284c:	movz	x4, #0x0, lsl #48
  402850:	movk	x4, #0x0, lsl #32
  402854:	movk	x4, #0x40, lsl #16
  402858:	movk	x4, #0xfa60
  40285c:	bl	401f50 <__libc_start_main@plt>
  402860:	bl	402060 <abort@plt>
  402864:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  402868:	ldr	x0, [x0, #4040]
  40286c:	cbz	x0, 402874 <ferror@plt+0x524>
  402870:	b	402050 <__gmon_start__@plt>
  402874:	ret
  402878:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40287c:	add	x0, x0, #0x350
  402880:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  402884:	add	x1, x1, #0x350
  402888:	cmp	x1, x0
  40288c:	b.eq	4028a4 <ferror@plt+0x554>  // b.none
  402890:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402894:	ldr	x1, [x1, #2688]
  402898:	cbz	x1, 4028a4 <ferror@plt+0x554>
  40289c:	mov	x16, x1
  4028a0:	br	x16
  4028a4:	ret
  4028a8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4028ac:	add	x0, x0, #0x350
  4028b0:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4028b4:	add	x1, x1, #0x350
  4028b8:	sub	x1, x1, x0
  4028bc:	lsr	x2, x1, #63
  4028c0:	add	x1, x2, x1, asr #3
  4028c4:	cmp	xzr, x1, asr #1
  4028c8:	asr	x1, x1, #1
  4028cc:	b.eq	4028e4 <ferror@plt+0x594>  // b.none
  4028d0:	adrp	x2, 40f000 <ferror@plt+0xccb0>
  4028d4:	ldr	x2, [x2, #2696]
  4028d8:	cbz	x2, 4028e4 <ferror@plt+0x594>
  4028dc:	mov	x16, x2
  4028e0:	br	x16
  4028e4:	ret
  4028e8:	stp	x29, x30, [sp, #-32]!
  4028ec:	mov	x29, sp
  4028f0:	str	x19, [sp, #16]
  4028f4:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  4028f8:	ldrb	w0, [x19, #872]
  4028fc:	cbnz	w0, 40290c <ferror@plt+0x5bc>
  402900:	bl	402878 <ferror@plt+0x528>
  402904:	mov	w0, #0x1                   	// #1
  402908:	strb	w0, [x19, #872]
  40290c:	ldr	x19, [sp, #16]
  402910:	ldp	x29, x30, [sp], #32
  402914:	ret
  402918:	b	4028a8 <ferror@plt+0x558>
  40291c:	nop
  402920:	stp	x29, x30, [sp, #-16]!
  402924:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  402928:	mov	x2, #0x131                 	// #305
  40292c:	mov	x29, sp
  402930:	ldr	x3, [x3, #848]
  402934:	mov	x1, #0x1                   	// #1
  402938:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  40293c:	add	x0, x0, #0xa90
  402940:	bl	402180 <fwrite@plt>
  402944:	mov	w0, #0xffffffff            	// #-1
  402948:	bl	401dc0 <exit@plt>
  40294c:	nop
  402950:	stp	x29, x30, [sp, #-16]!
  402954:	mov	x29, sp
  402958:	bl	402920 <ferror@plt+0x5d0>
  40295c:	nop
  402960:	stp	x29, x30, [sp, #-48]!
  402964:	adrp	x3, 40f000 <ferror@plt+0xccb0>
  402968:	mov	x29, sp
  40296c:	stp	x19, x20, [sp, #16]
  402970:	adrp	x19, 40f000 <ferror@plt+0xccb0>
  402974:	mov	x20, x0
  402978:	add	x19, x19, #0xdb0
  40297c:	stp	x21, x22, [sp, #32]
  402980:	mov	w21, w1
  402984:	mov	x22, x2
  402988:	add	x1, x3, #0xbc8
  40298c:	b	402998 <ferror@plt+0x648>
  402990:	ldr	x1, [x19, #16]!
  402994:	cbz	x1, 4029c8 <ferror@plt+0x678>
  402998:	mov	x0, x20
  40299c:	bl	409440 <ferror@plt+0x70f0>
  4029a0:	tst	w0, #0xff
  4029a4:	b.ne	402990 <ferror@plt+0x640>  // b.any
  4029a8:	add	x1, x22, #0x8
  4029ac:	sub	w0, w21, #0x1
  4029b0:	ldr	x2, [x19, #8]
  4029b4:	ldp	x19, x20, [sp, #16]
  4029b8:	mov	x16, x2
  4029bc:	ldp	x21, x22, [sp, #32]
  4029c0:	ldp	x29, x30, [sp], #48
  4029c4:	br	x16
  4029c8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4029cc:	mov	x2, x20
  4029d0:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4029d4:	add	x1, x1, #0xbd0
  4029d8:	ldr	x0, [x0, #848]
  4029dc:	bl	402320 <fprintf@plt>
  4029e0:	mov	w0, #0xffffffff            	// #-1
  4029e4:	ldp	x19, x20, [sp, #16]
  4029e8:	ldp	x21, x22, [sp, #32]
  4029ec:	ldp	x29, x30, [sp], #48
  4029f0:	ret
  4029f4:	nop
  4029f8:	sub	sp, sp, #0x380
  4029fc:	stp	x29, x30, [sp]
  402a00:	mov	x29, sp
  402a04:	stp	x19, x20, [sp, #16]
  402a08:	mov	x20, x0
  402a0c:	stp	x23, x24, [sp, #48]
  402a10:	stp	xzr, xzr, [sp, #80]
  402a14:	cbz	x0, 402a40 <ferror@plt+0x6f0>
  402a18:	ldrb	w0, [x0]
  402a1c:	cmp	w0, #0x2d
  402a20:	b.eq	402b2c <ferror@plt+0x7dc>  // b.none
  402a24:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  402a28:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402a2c:	mov	x0, x20
  402a30:	add	x1, x1, #0xc00
  402a34:	ldr	x2, [x19, #864]
  402a38:	bl	401d80 <freopen64@plt>
  402a3c:	cbz	x0, 402b60 <ferror@plt+0x810>
  402a40:	stp	x21, x22, [sp, #32]
  402a44:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  402a48:	add	x21, x21, #0x308
  402a4c:	mov	x0, x21
  402a50:	mov	w1, #0x0                   	// #0
  402a54:	bl	40dfd8 <ferror@plt+0xbc88>
  402a58:	tbnz	w0, #31, 402b38 <ferror@plt+0x7e8>
  402a5c:	str	x25, [sp, #64]
  402a60:	adrp	x25, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402a64:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  402a68:	adrp	x23, 40f000 <ferror@plt+0xccb0>
  402a6c:	adrp	x22, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  402a70:	add	x19, x19, #0x360
  402a74:	add	x23, x23, #0xc48
  402a78:	add	x22, x22, #0xe50
  402a7c:	mov	x0, x21
  402a80:	mov	w24, #0x0                   	// #0
  402a84:	bl	40dd60 <ferror@plt+0xba10>
  402a88:	str	wzr, [x25, #3676]
  402a8c:	nop
  402a90:	ldr	x2, [x19]
  402a94:	add	x1, sp, #0x58
  402a98:	add	x0, sp, #0x50
  402a9c:	bl	40a238 <ferror@plt+0x7ee8>
  402aa0:	cmn	x0, #0x1
  402aa4:	add	x1, sp, #0x60
  402aa8:	mov	w2, #0x64                  	// #100
  402aac:	b.eq	402af8 <ferror@plt+0x7a8>  // b.none
  402ab0:	ldr	x0, [sp, #80]
  402ab4:	bl	40a418 <ferror@plt+0x80c8>
  402ab8:	mov	w1, w0
  402abc:	cbz	w0, 402a90 <ferror@plt+0x740>
  402ac0:	ldr	x0, [sp, #96]
  402ac4:	add	x2, sp, #0x60
  402ac8:	bl	402960 <ferror@plt+0x610>
  402acc:	cbz	w0, 402a90 <ferror@plt+0x740>
  402ad0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  402ad4:	ldr	w3, [x25, #3676]
  402ad8:	mov	x2, x20
  402adc:	mov	x1, x23
  402ae0:	ldr	x0, [x0, #848]
  402ae4:	mov	w24, #0x1                   	// #1
  402ae8:	bl	402320 <fprintf@plt>
  402aec:	ldr	w0, [x22]
  402af0:	cbnz	w0, 402a90 <ferror@plt+0x740>
  402af4:	nop
  402af8:	ldr	x0, [sp, #80]
  402afc:	cbz	x0, 402b04 <ferror@plt+0x7b4>
  402b00:	bl	402110 <free@plt>
  402b04:	mov	x0, x21
  402b08:	bl	40dde0 <ferror@plt+0xba90>
  402b0c:	ldp	x21, x22, [sp, #32]
  402b10:	ldr	x25, [sp, #64]
  402b14:	mov	w0, w24
  402b18:	ldp	x29, x30, [sp]
  402b1c:	ldp	x19, x20, [sp, #16]
  402b20:	ldp	x23, x24, [sp, #48]
  402b24:	add	sp, sp, #0x380
  402b28:	ret
  402b2c:	ldrb	w0, [x20, #1]
  402b30:	cbz	w0, 402a40 <ferror@plt+0x6f0>
  402b34:	b	402a24 <ferror@plt+0x6d4>
  402b38:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  402b3c:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  402b40:	mov	x2, #0x16                  	// #22
  402b44:	add	x0, x0, #0xc30
  402b48:	ldr	x3, [x1, #848]
  402b4c:	mov	w24, #0x1                   	// #1
  402b50:	mov	x1, #0x1                   	// #1
  402b54:	bl	402180 <fwrite@plt>
  402b58:	ldp	x21, x22, [sp, #32]
  402b5c:	b	402b14 <ferror@plt+0x7c4>
  402b60:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  402b64:	mov	w24, #0x1                   	// #1
  402b68:	ldr	x19, [x0, #848]
  402b6c:	bl	4022c0 <__errno_location@plt>
  402b70:	ldr	w0, [x0]
  402b74:	bl	402010 <strerror@plt>
  402b78:	mov	x3, x0
  402b7c:	mov	x2, x20
  402b80:	mov	x0, x19
  402b84:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  402b88:	add	x1, x1, #0xc08
  402b8c:	bl	402320 <fprintf@plt>
  402b90:	b	402b14 <ferror@plt+0x7c4>
  402b94:	nop
  402b98:	stp	x29, x30, [sp, #-16]!
  402b9c:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  402ba0:	mov	x2, #0x1e1                 	// #481
  402ba4:	mov	x29, sp
  402ba8:	ldr	x3, [x3, #848]
  402bac:	mov	x1, #0x1                   	// #1
  402bb0:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  402bb4:	add	x0, x0, #0xe20
  402bb8:	bl	402180 <fwrite@plt>
  402bbc:	mov	w0, #0xffffffff            	// #-1
  402bc0:	bl	401dc0 <exit@plt>
  402bc4:	nop
  402bc8:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  402bcc:	ldr	w3, [x2, #896]
  402bd0:	cbz	w3, 402bd8 <ferror@plt+0x888>
  402bd4:	str	w3, [x0, #20]
  402bd8:	add	x2, x2, #0x380
  402bdc:	ldr	w3, [x2, #4]
  402be0:	cbnz	w3, 402bec <ferror@plt+0x89c>
  402be4:	mov	w0, #0x0                   	// #0
  402be8:	ret
  402bec:	mov	w2, #0xa                   	// #10
  402bf0:	b	40f3a0 <ferror@plt+0xd050>
  402bf4:	nop
  402bf8:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  402bfc:	ldr	w3, [x2, #896]
  402c00:	cbz	w3, 402c08 <ferror@plt+0x8b8>
  402c04:	str	w3, [x0, #20]
  402c08:	add	x2, x2, #0x380
  402c0c:	ldr	w3, [x2, #4]
  402c10:	cbnz	w3, 402c1c <ferror@plt+0x8cc>
  402c14:	mov	w0, #0x0                   	// #0
  402c18:	ret
  402c1c:	mov	w2, #0x9                   	// #9
  402c20:	b	40f3a0 <ferror@plt+0xd050>
  402c24:	nop
  402c28:	sub	sp, sp, #0x2c0
  402c2c:	stp	x29, x30, [sp]
  402c30:	mov	x29, sp
  402c34:	stp	x19, x20, [sp, #16]
  402c38:	mov	w19, w2
  402c3c:	mov	x20, x3
  402c40:	mov	x2, #0x11c                 	// #284
  402c44:	stp	x21, x22, [sp, #32]
  402c48:	mov	w21, w1
  402c4c:	mov	w22, w0
  402c50:	mov	w1, #0x0                   	// #0
  402c54:	add	x0, sp, #0x1a0
  402c58:	bl	401f80 <memset@plt>
  402c5c:	orr	w21, w21, #0x1
  402c60:	mov	w2, #0x1c                  	// #28
  402c64:	mov	w1, #0x7                   	// #7
  402c68:	mov	w0, #0x40                  	// #64
  402c6c:	str	w2, [sp, #416]
  402c70:	strh	w22, [sp, #420]
  402c74:	strh	w21, [sp, #422]
  402c78:	strb	w1, [sp, #432]
  402c7c:	strh	w0, [sp, #440]
  402c80:	cbz	w19, 403174 <ferror@plt+0xe24>
  402c84:	mov	x0, #0xffffffffffffffff    	// #-1
  402c88:	adrp	x21, 410000 <ferror@plt+0xdcb0>
  402c8c:	mov	x22, #0x0                   	// #0
  402c90:	add	x21, x21, #0x38
  402c94:	stp	x23, x24, [sp, #48]
  402c98:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  402c9c:	mov	x23, #0x0                   	// #0
  402ca0:	add	x24, x24, #0x40
  402ca4:	stp	x25, x26, [sp, #64]
  402ca8:	adrp	x26, 410000 <ferror@plt+0xdcb0>
  402cac:	mov	w25, #0x0                   	// #0
  402cb0:	add	x26, x26, #0x48
  402cb4:	stp	x27, x28, [sp, #80]
  402cb8:	mov	x27, x0
  402cbc:	stp	x0, xzr, [sp, #104]
  402cc0:	stp	wzr, w0, [sp, #120]
  402cc4:	b	402ce4 <ferror@plt+0x994>
  402cc8:	subs	w19, w19, #0x1
  402ccc:	add	x28, x20, #0x8
  402cd0:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  402cd4:	ldr	x23, [x20, #8]
  402cd8:	add	x20, x28, #0x8
  402cdc:	subs	w19, w19, #0x1
  402ce0:	b.eq	402d3c <ferror@plt+0x9ec>  // b.none
  402ce4:	ldr	x28, [x20]
  402ce8:	mov	x1, x21
  402cec:	mov	x0, x28
  402cf0:	bl	4020a0 <strcmp@plt>
  402cf4:	cbz	w0, 402cc8 <ferror@plt+0x978>
  402cf8:	mov	x1, x24
  402cfc:	mov	x0, x28
  402d00:	bl	4020a0 <strcmp@plt>
  402d04:	cbnz	w0, 402e30 <ferror@plt+0xae0>
  402d08:	subs	w19, w19, #0x1
  402d0c:	add	x28, x20, #0x8
  402d10:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  402d14:	ldr	x1, [x20, #8]
  402d18:	cbnz	w25, 4031dc <ferror@plt+0xe8c>
  402d1c:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  402d20:	add	x0, sp, #0x98
  402d24:	add	x20, x28, #0x8
  402d28:	mov	w25, #0x1                   	// #1
  402d2c:	ldr	w2, [x2, #880]
  402d30:	bl	4098e8 <ferror@plt+0x7598>
  402d34:	subs	w19, w19, #0x1
  402d38:	b.ne	402ce4 <ferror@plt+0x994>  // b.any
  402d3c:	ldr	x0, [sp, #112]
  402d40:	cmp	x23, #0x0
  402d44:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  402d48:	b.eq	403168 <ferror@plt+0xe18>  // b.none
  402d4c:	ldrb	w0, [sp, #442]
  402d50:	tst	w0, #0x6
  402d54:	b.ne	402d60 <ferror@plt+0xa10>  // b.any
  402d58:	orr	w0, w0, #0x2
  402d5c:	strb	w0, [sp, #442]
  402d60:	ldrh	w0, [sp, #440]
  402d64:	mov	w1, #0x82                  	// #130
  402d68:	tst	w0, w1
  402d6c:	b.eq	402fd0 <ferror@plt+0xc80>  // b.none
  402d70:	add	x0, sp, #0x88
  402d74:	add	x7, sp, #0x8d
  402d78:	add	x4, x0, #0x2
  402d7c:	add	x6, x0, #0x4
  402d80:	add	x5, x0, #0x3
  402d84:	add	x3, x0, #0x1
  402d88:	mov	x2, x0
  402d8c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402d90:	ldr	x0, [sp, #112]
  402d94:	add	x1, x1, #0x118
  402d98:	bl	402260 <__isoc99_sscanf@plt>
  402d9c:	mov	w4, w0
  402da0:	cmp	w0, #0x6
  402da4:	b.ne	403138 <ferror@plt+0xde8>  // b.any
  402da8:	add	x3, sp, #0x88
  402dac:	add	x0, sp, #0x1a0
  402db0:	mov	w2, #0x2                   	// #2
  402db4:	mov	w1, #0x11c                 	// #284
  402db8:	bl	40f2b0 <ferror@plt+0xcf60>
  402dbc:	cbnz	w25, 4030c4 <ferror@plt+0xd74>
  402dc0:	ldr	w0, [sp, #124]
  402dc4:	tbz	w0, #31, 403068 <ferror@plt+0xd18>
  402dc8:	cbnz	x22, 403080 <ferror@plt+0xd30>
  402dcc:	cmn	x27, #0x1
  402dd0:	b.ne	403044 <ferror@plt+0xcf4>  // b.any
  402dd4:	ldr	x0, [sp, #104]
  402dd8:	cmn	x0, #0x1
  402ddc:	b.ne	402fdc <ferror@plt+0xc8c>  // b.any
  402de0:	ldr	w0, [sp, #120]
  402de4:	cbnz	w0, 402ff8 <ferror@plt+0xca8>
  402de8:	mov	x0, x23
  402dec:	bl	40b610 <ferror@plt+0x92c0>
  402df0:	str	w0, [sp, #436]
  402df4:	cbz	w0, 40301c <ferror@plt+0xccc>
  402df8:	add	x1, sp, #0x1a0
  402dfc:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  402e00:	mov	x2, #0x0                   	// #0
  402e04:	add	x0, x0, #0x308
  402e08:	bl	40ed28 <ferror@plt+0xc9d8>
  402e0c:	asr	w0, w0, #31
  402e10:	ldp	x23, x24, [sp, #48]
  402e14:	ldp	x25, x26, [sp, #64]
  402e18:	ldp	x27, x28, [sp, #80]
  402e1c:	ldp	x29, x30, [sp]
  402e20:	ldp	x19, x20, [sp, #16]
  402e24:	ldp	x21, x22, [sp, #32]
  402e28:	add	sp, sp, #0x2c0
  402e2c:	ret
  402e30:	mov	x1, x26
  402e34:	mov	x0, x28
  402e38:	bl	4020a0 <strcmp@plt>
  402e3c:	cbnz	w0, 402e8c <ferror@plt+0xb3c>
  402e40:	subs	w19, w19, #0x1
  402e44:	add	x28, x20, #0x8
  402e48:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  402e4c:	ldr	x0, [x20, #8]
  402e50:	add	x1, sp, #0x90
  402e54:	mov	w2, #0x0                   	// #0
  402e58:	bl	401da0 <strtoul@plt>
  402e5c:	mov	x22, x0
  402e60:	ldr	x1, [sp, #144]
  402e64:	cbz	x1, 402e70 <ferror@plt+0xb20>
  402e68:	ldrb	w0, [x1]
  402e6c:	cbnz	w0, 402f84 <ferror@plt+0xc34>
  402e70:	mov	x0, #0xffff                	// #65535
  402e74:	cmp	x22, x0
  402e78:	b.ls	402cd8 <ferror@plt+0x988>  // b.plast
  402e7c:	ldr	x1, [x20, #8]
  402e80:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  402e84:	add	x0, x0, #0x58
  402e88:	bl	409248 <ferror@plt+0x6ef8>
  402e8c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402e90:	mov	x0, x28
  402e94:	add	x1, x1, #0x68
  402e98:	bl	4020a0 <strcmp@plt>
  402e9c:	cbnz	w0, 402ee8 <ferror@plt+0xb98>
  402ea0:	subs	w19, w19, #0x1
  402ea4:	add	x28, x20, #0x8
  402ea8:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  402eac:	ldr	x0, [x20, #8]
  402eb0:	add	x1, sp, #0x90
  402eb4:	mov	w2, #0x0                   	// #0
  402eb8:	bl	401da0 <strtoul@plt>
  402ebc:	mov	x27, x0
  402ec0:	ldr	x1, [sp, #144]
  402ec4:	cbz	x1, 402ed0 <ferror@plt+0xb80>
  402ec8:	ldrb	w0, [x1]
  402ecc:	cbnz	w0, 402ed8 <ferror@plt+0xb88>
  402ed0:	cmp	xzr, x27, lsr #24
  402ed4:	b.eq	402cd8 <ferror@plt+0x988>  // b.none
  402ed8:	ldr	x1, [x20, #8]
  402edc:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  402ee0:	add	x0, x0, #0x70
  402ee4:	bl	409248 <ferror@plt+0x6ef8>
  402ee8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402eec:	mov	x0, x28
  402ef0:	add	x1, x1, #0x80
  402ef4:	bl	4020a0 <strcmp@plt>
  402ef8:	cbnz	w0, 402f48 <ferror@plt+0xbf8>
  402efc:	subs	w19, w19, #0x1
  402f00:	add	x28, x20, #0x8
  402f04:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  402f08:	ldr	x0, [x20, #8]
  402f0c:	add	x1, sp, #0x90
  402f10:	mov	w2, #0x0                   	// #0
  402f14:	bl	401da0 <strtoul@plt>
  402f18:	str	x0, [sp, #104]
  402f1c:	ldr	x1, [sp, #144]
  402f20:	cbz	x1, 402f2c <ferror@plt+0xbdc>
  402f24:	ldrb	w0, [x1]
  402f28:	cbnz	w0, 402f38 <ferror@plt+0xbe8>
  402f2c:	ldr	x0, [sp, #104]
  402f30:	cmp	xzr, x0, lsr #24
  402f34:	b.eq	402cd8 <ferror@plt+0x988>  // b.none
  402f38:	ldr	x1, [x20, #8]
  402f3c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  402f40:	add	x0, x0, #0x88
  402f44:	bl	409248 <ferror@plt+0x6ef8>
  402f48:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402f4c:	mov	x0, x28
  402f50:	add	x1, x1, #0xa0
  402f54:	bl	4020a0 <strcmp@plt>
  402f58:	cbnz	w0, 402fa8 <ferror@plt+0xc58>
  402f5c:	subs	w19, w19, #0x1
  402f60:	add	x28, x20, #0x8
  402f64:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  402f68:	ldr	x0, [x20, #8]
  402f6c:	bl	40b610 <ferror@plt+0x92c0>
  402f70:	str	w0, [sp, #120]
  402f74:	cbnz	w0, 402cd8 <ferror@plt+0x988>
  402f78:	ldr	x0, [x20, #8]
  402f7c:	bl	4092d8 <ferror@plt+0x6f88>
  402f80:	bl	401dc0 <exit@plt>
  402f84:	ldr	x0, [x20, #8]
  402f88:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402f8c:	add	x1, x1, #0x50
  402f90:	bl	402310 <getservbyname@plt>
  402f94:	cbz	x0, 402e7c <ferror@plt+0xb2c>
  402f98:	ldr	w22, [x0, #16]
  402f9c:	rev16	w22, w22
  402fa0:	and	x22, x22, #0xffff
  402fa4:	b	402cd8 <ferror@plt+0x988>
  402fa8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  402fac:	mov	x0, x28
  402fb0:	add	x1, x1, #0xa8
  402fb4:	bl	4020a0 <strcmp@plt>
  402fb8:	cbnz	w0, 403098 <ferror@plt+0xd48>
  402fbc:	ldrb	w0, [sp, #442]
  402fc0:	mov	x28, x20
  402fc4:	orr	w0, w0, #0x2
  402fc8:	strb	w0, [sp, #442]
  402fcc:	b	402cd8 <ferror@plt+0x988>
  402fd0:	orr	w0, w0, #0x80
  402fd4:	strh	w0, [sp, #440]
  402fd8:	b	402d70 <ferror@plt+0xa20>
  402fdc:	mov	w3, w0
  402fe0:	mov	w2, #0xb                   	// #11
  402fe4:	add	x0, sp, #0x1a0
  402fe8:	mov	w1, #0x11c                 	// #284
  402fec:	bl	40f3a0 <ferror@plt+0xd050>
  402ff0:	ldr	w0, [sp, #120]
  402ff4:	cbz	w0, 402de8 <ferror@plt+0xa98>
  402ff8:	mov	x3, x0
  402ffc:	mov	w2, #0x8                   	// #8
  403000:	mov	w1, #0x11c                 	// #284
  403004:	add	x0, sp, #0x1a0
  403008:	bl	40f3a0 <ferror@plt+0xd050>
  40300c:	mov	x0, x23
  403010:	bl	40b610 <ferror@plt+0x92c0>
  403014:	str	w0, [sp, #436]
  403018:	cbnz	w0, 402df8 <ferror@plt+0xaa8>
  40301c:	mov	x0, x23
  403020:	bl	4092d8 <ferror@plt+0x6f88>
  403024:	ldp	x29, x30, [sp]
  403028:	ldp	x19, x20, [sp, #16]
  40302c:	ldp	x21, x22, [sp, #32]
  403030:	ldp	x23, x24, [sp, #48]
  403034:	ldp	x25, x26, [sp, #64]
  403038:	ldp	x27, x28, [sp, #80]
  40303c:	add	sp, sp, #0x2c0
  403040:	ret
  403044:	mov	w3, w27
  403048:	add	x0, sp, #0x1a0
  40304c:	mov	w2, #0x7                   	// #7
  403050:	mov	w1, #0x11c                 	// #284
  403054:	bl	40f3a0 <ferror@plt+0xd050>
  403058:	ldr	x0, [sp, #104]
  40305c:	cmn	x0, #0x1
  403060:	b.eq	402de0 <ferror@plt+0xa90>  // b.none
  403064:	b	402fdc <ferror@plt+0xc8c>
  403068:	mov	w3, w0
  40306c:	mov	w2, #0x5                   	// #5
  403070:	add	x0, sp, #0x1a0
  403074:	mov	w1, #0x11c                 	// #284
  403078:	bl	40f380 <ferror@plt+0xd030>
  40307c:	cbz	x22, 402dcc <ferror@plt+0xa7c>
  403080:	rev16	w3, w22
  403084:	add	x0, sp, #0x1a0
  403088:	mov	w2, #0x6                   	// #6
  40308c:	mov	w1, #0x11c                 	// #284
  403090:	bl	40f380 <ferror@plt+0xd030>
  403094:	b	402dcc <ferror@plt+0xa7c>
  403098:	mov	x0, x28
  40309c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4030a0:	add	x1, x1, #0xb0
  4030a4:	bl	409440 <ferror@plt+0x70f0>
  4030a8:	tst	w0, #0xff
  4030ac:	b.ne	4030e0 <ferror@plt+0xd90>  // b.any
  4030b0:	ldrb	w0, [sp, #442]
  4030b4:	mov	x28, x20
  4030b8:	orr	w0, w0, #0x4
  4030bc:	strb	w0, [sp, #442]
  4030c0:	b	402cd8 <ferror@plt+0x988>
  4030c4:	ldrh	w4, [sp, #154]
  4030c8:	add	x3, sp, #0xa0
  4030cc:	add	x0, sp, #0x1a0
  4030d0:	mov	w2, #0x1                   	// #1
  4030d4:	mov	w1, #0x11c                 	// #284
  4030d8:	bl	40f2b0 <ferror@plt+0xcf60>
  4030dc:	b	402dc0 <ferror@plt+0xa70>
  4030e0:	ldr	x0, [x20]
  4030e4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4030e8:	add	x1, x1, #0xb8
  4030ec:	bl	409440 <ferror@plt+0x70f0>
  4030f0:	tst	w0, #0xff
  4030f4:	b.ne	40310c <ferror@plt+0xdbc>  // b.any
  4030f8:	ldrb	w0, [sp, #442]
  4030fc:	mov	x28, x20
  403100:	orr	w0, w0, #0xffffff80
  403104:	strb	w0, [sp, #442]
  403108:	b	402cd8 <ferror@plt+0x988>
  40310c:	ldr	x0, [x20]
  403110:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403114:	add	x1, x1, #0xc0
  403118:	bl	409440 <ferror@plt+0x70f0>
  40311c:	tst	w0, #0xff
  403120:	b.ne	403198 <ferror@plt+0xe48>  // b.any
  403124:	ldrh	w0, [sp, #440]
  403128:	mov	x28, x20
  40312c:	orr	w0, w0, #0x80
  403130:	strh	w0, [sp, #440]
  403134:	b	402cd8 <ferror@plt+0x988>
  403138:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40313c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403140:	ldr	x2, [sp, #112]
  403144:	add	x1, x1, #0x138
  403148:	ldr	x0, [x0, #848]
  40314c:	bl	402320 <fprintf@plt>
  403150:	mov	w0, #0xffffffff            	// #-1
  403154:	ldp	x23, x24, [sp, #48]
  403158:	ldp	x25, x26, [sp, #64]
  40315c:	ldp	x27, x28, [sp, #80]
  403160:	b	402e1c <ferror@plt+0xacc>
  403164:	bl	4091e8 <ferror@plt+0x6e98>
  403168:	ldp	x23, x24, [sp, #48]
  40316c:	ldp	x25, x26, [sp, #64]
  403170:	ldp	x27, x28, [sp, #80]
  403174:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  403178:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40317c:	mov	x2, #0x2b                  	// #43
  403180:	ldr	x3, [x1, #848]
  403184:	add	x0, x0, #0x8
  403188:	mov	x1, #0x1                   	// #1
  40318c:	bl	402180 <fwrite@plt>
  403190:	mov	w0, #0xffffffff            	// #-1
  403194:	b	402e1c <ferror@plt+0xacc>
  403198:	ldr	x0, [x20]
  40319c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4031a0:	add	x1, x1, #0xc8
  4031a4:	bl	409440 <ferror@plt+0x70f0>
  4031a8:	tst	w0, #0xff
  4031ac:	b.eq	403124 <ferror@plt+0xdd4>  // b.none
  4031b0:	ldr	x0, [x20]
  4031b4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4031b8:	add	x1, x1, #0xd8
  4031bc:	bl	409440 <ferror@plt+0x70f0>
  4031c0:	tst	w0, #0xff
  4031c4:	b.ne	4031e4 <ferror@plt+0xe94>  // b.any
  4031c8:	ldrh	w0, [sp, #440]
  4031cc:	mov	x28, x20
  4031d0:	orr	w0, w0, #0x2
  4031d4:	strh	w0, [sp, #440]
  4031d8:	b	402cd8 <ferror@plt+0x988>
  4031dc:	mov	x0, x24
  4031e0:	bl	4092a8 <ferror@plt+0x6f58>
  4031e4:	ldr	x0, [x20]
  4031e8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4031ec:	add	x1, x1, #0xe0
  4031f0:	bl	409440 <ferror@plt+0x70f0>
  4031f4:	tst	w0, #0xff
  4031f8:	b.eq	4031c8 <ferror@plt+0xe78>  // b.none
  4031fc:	ldr	x0, [x20]
  403200:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403204:	add	x1, x1, #0xe8
  403208:	bl	409440 <ferror@plt+0x70f0>
  40320c:	tst	w0, #0xff
  403210:	b.ne	40322c <ferror@plt+0xedc>  // b.any
  403214:	ldrh	w0, [sp, #440]
  403218:	mov	x28, x20
  40321c:	and	w0, w0, #0xffffffbf
  403220:	orr	w0, w0, #0x2
  403224:	strh	w0, [sp, #440]
  403228:	b	402cd8 <ferror@plt+0x988>
  40322c:	ldr	x0, [x20]
  403230:	adrp	x2, 40f000 <ferror@plt+0xccb0>
  403234:	add	x2, x2, #0xda0
  403238:	mov	x1, x2
  40323c:	bl	409440 <ferror@plt+0x70f0>
  403240:	tst	w0, #0xff
  403244:	b.ne	403280 <ferror@plt+0xf30>  // b.any
  403248:	ldr	w0, [sp, #124]
  40324c:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  403250:	add	x2, x1, #0xda0
  403254:	tbz	w0, #31, 4032ac <ferror@plt+0xf5c>
  403258:	subs	w19, w19, #0x1
  40325c:	add	x28, x20, #0x8
  403260:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  403264:	ldr	x0, [x20, #8]
  403268:	mov	w2, #0xa                   	// #10
  40326c:	mov	x1, #0x0                   	// #0
  403270:	bl	4020c0 <strtol@plt>
  403274:	sxth	w0, w0
  403278:	str	w0, [sp, #124]
  40327c:	b	402cd8 <ferror@plt+0x988>
  403280:	ldr	x0, [x20]
  403284:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403288:	add	x1, x1, #0xf0
  40328c:	bl	409440 <ferror@plt+0x70f0>
  403290:	tst	w0, #0xff
  403294:	b.ne	4032b8 <ferror@plt+0xf68>  // b.any
  403298:	ldrb	w0, [sp, #442]
  40329c:	mov	x28, x20
  4032a0:	orr	w0, w0, #0x1
  4032a4:	strb	w0, [sp, #442]
  4032a8:	b	402cd8 <ferror@plt+0x988>
  4032ac:	ldr	x1, [x20]
  4032b0:	mov	x0, x2
  4032b4:	bl	4092a8 <ferror@plt+0x6f58>
  4032b8:	ldr	x0, [x20]
  4032bc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4032c0:	add	x1, x1, #0xf8
  4032c4:	bl	409440 <ferror@plt+0x70f0>
  4032c8:	tst	w0, #0xff
  4032cc:	b.ne	4032e4 <ferror@plt+0xf94>  // b.any
  4032d0:	ldrb	w0, [sp, #442]
  4032d4:	mov	x28, x20
  4032d8:	orr	w0, w0, #0x10
  4032dc:	strb	w0, [sp, #442]
  4032e0:	b	402cd8 <ferror@plt+0x988>
  4032e4:	ldr	x0, [x20]
  4032e8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4032ec:	add	x1, x1, #0x108
  4032f0:	bl	409440 <ferror@plt+0x70f0>
  4032f4:	tst	w0, #0xff
  4032f8:	b.ne	403310 <ferror@plt+0xfc0>  // b.any
  4032fc:	ldrb	w0, [sp, #442]
  403300:	mov	x28, x20
  403304:	orr	w0, w0, #0x40
  403308:	strb	w0, [sp, #442]
  40330c:	b	402cd8 <ferror@plt+0x988>
  403310:	ldr	x0, [x20]
  403314:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403318:	add	x2, x2, #0x110
  40331c:	mov	x1, x2
  403320:	bl	4020a0 <strcmp@plt>
  403324:	cbnz	w0, 403368 <ferror@plt+0x1018>
  403328:	add	x28, x20, #0x8
  40332c:	subs	w19, w19, #0x1
  403330:	b.eq	403164 <ferror@plt+0xe14>  // b.none
  403334:	ldr	x0, [x28]
  403338:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  40333c:	add	x1, x1, #0xcf8
  403340:	bl	409440 <ferror@plt+0x70f0>
  403344:	tst	w0, #0xff
  403348:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40334c:	add	x2, x0, #0x110
  403350:	b.eq	403378 <ferror@plt+0x1028>  // b.none
  403354:	ldr	x0, [sp, #112]
  403358:	ldr	x1, [x28]
  40335c:	cbnz	x0, 403370 <ferror@plt+0x1020>
  403360:	str	x1, [sp, #112]
  403364:	b	402cd8 <ferror@plt+0x988>
  403368:	mov	x28, x20
  40336c:	b	403334 <ferror@plt+0xfe4>
  403370:	mov	x0, x2
  403374:	bl	4092a8 <ferror@plt+0x6f58>
  403378:	bl	402b98 <ferror@plt+0x848>
  40337c:	nop
  403380:	stp	x29, x30, [sp, #-112]!
  403384:	mov	x29, sp
  403388:	stp	x19, x20, [sp, #16]
  40338c:	cbz	w0, 403488 <ferror@plt+0x1138>
  403390:	mov	w19, w0
  403394:	mov	x20, x1
  403398:	stp	x21, x22, [sp, #32]
  40339c:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  4033a0:	add	x22, x22, #0x150
  4033a4:	stp	x23, x24, [sp, #48]
  4033a8:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  4033ac:	mov	x23, #0x0                   	// #0
  4033b0:	add	x24, x24, #0x38
  4033b4:	stp	x25, x26, [sp, #64]
  4033b8:	adrp	x25, 40f000 <ferror@plt+0xccb0>
  4033bc:	mov	x26, #0x0                   	// #0
  4033c0:	add	x25, x25, #0xda0
  4033c4:	str	x27, [sp, #80]
  4033c8:	b	403418 <ferror@plt+0x10c8>
  4033cc:	mov	x1, x24
  4033d0:	mov	x0, x21
  4033d4:	bl	4020a0 <strcmp@plt>
  4033d8:	cbz	w0, 40342c <ferror@plt+0x10dc>
  4033dc:	ldrb	w0, [x21]
  4033e0:	cmp	w0, #0x62
  4033e4:	b.ne	4034f8 <ferror@plt+0x11a8>  // b.any
  4033e8:	ldrb	w0, [x21, #1]
  4033ec:	cmp	w0, #0x72
  4033f0:	b.ne	4034f8 <ferror@plt+0x11a8>  // b.any
  4033f4:	ldrb	w0, [x21, #2]
  4033f8:	cbnz	w0, 4034f8 <ferror@plt+0x11a8>
  4033fc:	subs	w19, w19, #0x1
  403400:	add	x21, x20, #0x8
  403404:	b.eq	4036ac <ferror@plt+0x135c>  // b.none
  403408:	ldr	x26, [x20, #8]
  40340c:	add	x20, x21, #0x8
  403410:	subs	w19, w19, #0x1
  403414:	b.eq	403448 <ferror@plt+0x10f8>  // b.none
  403418:	ldr	x21, [x20]
  40341c:	mov	x1, x22
  403420:	mov	x0, x21
  403424:	bl	4020a0 <strcmp@plt>
  403428:	cbnz	w0, 4033cc <ferror@plt+0x107c>
  40342c:	subs	w19, w19, #0x1
  403430:	add	x21, x20, #0x8
  403434:	b.eq	4036ac <ferror@plt+0x135c>  // b.none
  403438:	subs	w19, w19, #0x1
  40343c:	ldr	x23, [x20, #8]
  403440:	add	x20, x21, #0x8
  403444:	b.ne	403418 <ferror@plt+0x10c8>  // b.any
  403448:	cbz	x26, 403460 <ferror@plt+0x1110>
  40344c:	mov	x0, x26
  403450:	bl	40b610 <ferror@plt+0x92c0>
  403454:	cbz	w0, 4036b0 <ferror@plt+0x1360>
  403458:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40345c:	str	w0, [x1, #900]
  403460:	cbz	x23, 403478 <ferror@plt+0x1128>
  403464:	mov	x0, x23
  403468:	bl	40b610 <ferror@plt+0x92c0>
  40346c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  403470:	str	w0, [x1, #896]
  403474:	cbz	w0, 40363c <ferror@plt+0x12ec>
  403478:	ldp	x21, x22, [sp, #32]
  40347c:	ldp	x23, x24, [sp, #48]
  403480:	ldp	x25, x26, [sp, #64]
  403484:	ldr	x27, [sp, #80]
  403488:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  40348c:	add	x19, x19, #0x308
  403490:	ldr	w0, [x19, #48]
  403494:	tbz	w0, #2, 4035d4 <ferror@plt+0x1284>
  403498:	adrp	x2, 402000 <closedir@plt>
  40349c:	mov	x0, x19
  4034a0:	add	x2, x2, #0xbf8
  4034a4:	mov	w1, #0x7                   	// #7
  4034a8:	bl	40e248 <ferror@plt+0xbef8>
  4034ac:	tbnz	w0, #31, 403700 <ferror@plt+0x13b0>
  4034b0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4034b4:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  4034b8:	ldr	w0, [x0, #3652]
  4034bc:	bl	40bfc8 <ferror@plt+0x9c78>
  4034c0:	ldr	x2, [x20, #856]
  4034c4:	adrp	x1, 403000 <ferror@plt+0xcb0>
  4034c8:	mov	x0, x19
  4034cc:	add	x1, x1, #0x758
  4034d0:	mov	w3, #0x0                   	// #0
  4034d4:	bl	40e948 <ferror@plt+0xc5f8>
  4034d8:	tbnz	w0, #31, 403724 <ferror@plt+0x13d4>
  4034dc:	bl	40bfd0 <ferror@plt+0x9c80>
  4034e0:	ldr	x0, [x20, #856]
  4034e4:	bl	4021a0 <fflush@plt>
  4034e8:	mov	w0, #0x0                   	// #0
  4034ec:	ldp	x19, x20, [sp, #16]
  4034f0:	ldp	x29, x30, [sp], #112
  4034f4:	ret
  4034f8:	mov	x1, x25
  4034fc:	mov	x0, x21
  403500:	bl	4020a0 <strcmp@plt>
  403504:	cbnz	w0, 40353c <ferror@plt+0x11ec>
  403508:	subs	w19, w19, #0x1
  40350c:	add	x21, x20, #0x8
  403510:	b.eq	4036ac <ferror@plt+0x135c>  // b.none
  403514:	adrp	x27, 427000 <ferror@plt+0x24cb0>
  403518:	add	x27, x27, #0x380
  40351c:	ldr	x0, [x20, #8]
  403520:	ldr	w1, [x27, #8]
  403524:	cbnz	w1, 4036f4 <ferror@plt+0x13a4>
  403528:	mov	w2, #0xa                   	// #10
  40352c:	mov	x1, #0x0                   	// #0
  403530:	bl	4020c0 <strtol@plt>
  403534:	str	w0, [x27, #8]
  403538:	b	40340c <ferror@plt+0x10bc>
  40353c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403540:	mov	x0, x21
  403544:	add	x1, x1, #0x180
  403548:	bl	4020a0 <strcmp@plt>
  40354c:	cbnz	w0, 403594 <ferror@plt+0x1244>
  403550:	subs	w19, w19, #0x1
  403554:	add	x21, x20, #0x8
  403558:	b.eq	4036ac <ferror@plt+0x135c>  // b.none
  40355c:	ldr	x27, [x20, #8]
  403560:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403564:	add	x1, x1, #0xc8
  403568:	mov	x0, x27
  40356c:	bl	409440 <ferror@plt+0x70f0>
  403570:	mov	w2, #0x80                  	// #128
  403574:	tst	w0, #0xff
  403578:	b.ne	4035b4 <ferror@plt+0x1264>  // b.any
  40357c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  403580:	add	x0, x0, #0x380
  403584:	ldr	w1, [x0, #12]
  403588:	orr	w1, w1, w2
  40358c:	str	w1, [x0, #12]
  403590:	b	40340c <ferror@plt+0x10bc>
  403594:	mov	x0, x21
  403598:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  40359c:	add	x1, x1, #0xcf8
  4035a0:	bl	409440 <ferror@plt+0x70f0>
  4035a4:	tst	w0, #0xff
  4035a8:	b.eq	4036f0 <ferror@plt+0x13a0>  // b.none
  4035ac:	mov	x21, x20
  4035b0:	b	40340c <ferror@plt+0x10bc>
  4035b4:	mov	x0, x27
  4035b8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4035bc:	add	x1, x1, #0xe0
  4035c0:	bl	409440 <ferror@plt+0x70f0>
  4035c4:	tst	w0, #0xff
  4035c8:	b.ne	4035e8 <ferror@plt+0x1298>  // b.any
  4035cc:	mov	w2, #0x40                  	// #64
  4035d0:	b	40357c <ferror@plt+0x122c>
  4035d4:	mov	x0, x19
  4035d8:	adrp	x1, 402000 <closedir@plt>
  4035dc:	add	x1, x1, #0xbc8
  4035e0:	bl	40e5f0 <ferror@plt+0xc2a0>
  4035e4:	b	4034ac <ferror@plt+0x115c>
  4035e8:	mov	x0, x27
  4035ec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4035f0:	add	x1, x1, #0xd8
  4035f4:	bl	409440 <ferror@plt+0x70f0>
  4035f8:	tst	w0, #0xff
  4035fc:	b.eq	4035cc <ferror@plt+0x127c>  // b.none
  403600:	mov	x0, x27
  403604:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403608:	add	x1, x1, #0x158
  40360c:	bl	409440 <ferror@plt+0x70f0>
  403610:	mov	w2, #0x4                   	// #4
  403614:	tst	w0, #0xff
  403618:	b.eq	40357c <ferror@plt+0x122c>  // b.none
  40361c:	mov	x0, x27
  403620:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403624:	add	x1, x1, #0x160
  403628:	bl	409440 <ferror@plt+0x70f0>
  40362c:	tst	w0, #0xff
  403630:	b.ne	403660 <ferror@plt+0x1310>  // b.any
  403634:	mov	w2, #0x2                   	// #2
  403638:	b	40357c <ferror@plt+0x122c>
  40363c:	mov	x0, x23
  403640:	bl	4092d8 <ferror@plt+0x6f88>
  403644:	ldp	x19, x20, [sp, #16]
  403648:	ldp	x21, x22, [sp, #32]
  40364c:	ldp	x23, x24, [sp, #48]
  403650:	ldp	x25, x26, [sp, #64]
  403654:	ldr	x27, [sp, #80]
  403658:	ldp	x29, x30, [sp], #112
  40365c:	ret
  403660:	mov	x0, x27
  403664:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403668:	add	x1, x1, #0xe8
  40366c:	bl	409440 <ferror@plt+0x70f0>
  403670:	tst	w0, #0xff
  403674:	b.eq	403634 <ferror@plt+0x12e4>  // b.none
  403678:	mov	x0, x27
  40367c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403680:	add	x1, x1, #0x170
  403684:	bl	4020a0 <strcmp@plt>
  403688:	mov	w2, #0xffffffff            	// #-1
  40368c:	cbz	w0, 40357c <ferror@plt+0x122c>
  403690:	mov	x1, x27
  403694:	add	x0, sp, #0x6c
  403698:	mov	w2, #0x0                   	// #0
  40369c:	bl	408608 <ferror@plt+0x62b8>
  4036a0:	cbnz	w0, 4036e0 <ferror@plt+0x1390>
  4036a4:	ldr	w2, [sp, #108]
  4036a8:	b	40357c <ferror@plt+0x122c>
  4036ac:	bl	4091e8 <ferror@plt+0x6e98>
  4036b0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4036b4:	mov	x2, x26
  4036b8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4036bc:	add	x1, x1, #0x188
  4036c0:	ldr	x0, [x0, #848]
  4036c4:	bl	402320 <fprintf@plt>
  4036c8:	mov	w0, #0xffffffff            	// #-1
  4036cc:	ldp	x21, x22, [sp, #32]
  4036d0:	ldp	x23, x24, [sp, #48]
  4036d4:	ldp	x25, x26, [sp, #64]
  4036d8:	ldr	x27, [sp, #80]
  4036dc:	b	4034ec <ferror@plt+0x119c>
  4036e0:	ldr	x1, [x20, #8]
  4036e4:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4036e8:	add	x0, x0, #0x178
  4036ec:	bl	409248 <ferror@plt+0x6ef8>
  4036f0:	bl	402b98 <ferror@plt+0x848>
  4036f4:	mov	x1, x0
  4036f8:	mov	x0, x25
  4036fc:	bl	409278 <ferror@plt+0x6f28>
  403700:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  403704:	add	x0, x0, #0x1a8
  403708:	stp	x21, x22, [sp, #32]
  40370c:	stp	x23, x24, [sp, #48]
  403710:	stp	x25, x26, [sp, #64]
  403714:	str	x27, [sp, #80]
  403718:	bl	401de0 <perror@plt>
  40371c:	mov	w0, #0x1                   	// #1
  403720:	bl	401dc0 <exit@plt>
  403724:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  403728:	mov	x2, #0x10                  	// #16
  40372c:	mov	x1, #0x1                   	// #1
  403730:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  403734:	ldr	x3, [x3, #848]
  403738:	add	x0, x0, #0x1c8
  40373c:	stp	x21, x22, [sp, #32]
  403740:	stp	x23, x24, [sp, #48]
  403744:	stp	x25, x26, [sp, #64]
  403748:	str	x27, [sp, #80]
  40374c:	bl	402180 <fwrite@plt>
  403750:	mov	w0, #0x1                   	// #1
  403754:	bl	401dc0 <exit@plt>
  403758:	stp	x29, x30, [sp, #-256]!
  40375c:	mov	x29, sp
  403760:	ldrh	w3, [x0, #4]
  403764:	ldr	w2, [x0]
  403768:	stp	x19, x20, [sp, #16]
  40376c:	mov	x19, x0
  403770:	sub	w0, w3, #0x1c
  403774:	and	w0, w0, #0xffff
  403778:	cmp	w0, #0x1
  40377c:	b.hi	403b40 <ferror@plt+0x17f0>  // b.pmore
  403780:	subs	w3, w2, #0x1c
  403784:	b.mi	403d64 <ferror@plt+0x1a14>  // b.first
  403788:	stp	x21, x22, [sp, #32]
  40378c:	add	x21, x19, #0x10
  403790:	ldrb	w0, [x19, #16]
  403794:	cmp	w0, #0x7
  403798:	b.eq	4037b0 <ferror@plt+0x1460>  // b.none
  40379c:	ldp	x21, x22, [sp, #32]
  4037a0:	mov	w0, #0x0                   	// #0
  4037a4:	ldp	x19, x20, [sp, #16]
  4037a8:	ldp	x29, x30, [sp], #256
  4037ac:	ret
  4037b0:	stp	x23, x24, [sp, #48]
  4037b4:	adrp	x23, 427000 <ferror@plt+0x24cb0>
  4037b8:	mov	x20, x1
  4037bc:	ldr	w0, [x23, #896]
  4037c0:	cbz	w0, 4037d8 <ferror@plt+0x1488>
  4037c4:	ldr	w1, [x21, #4]
  4037c8:	cmp	w0, w1
  4037cc:	b.eq	4037d8 <ferror@plt+0x1488>  // b.none
  4037d0:	ldp	x23, x24, [sp, #48]
  4037d4:	b	40379c <ferror@plt+0x144c>
  4037d8:	add	x22, x23, #0x380
  4037dc:	ldr	w0, [x22, #12]
  4037e0:	cbz	w0, 4037f0 <ferror@plt+0x14a0>
  4037e4:	ldrh	w1, [x21, #8]
  4037e8:	tst	w1, w0
  4037ec:	b.eq	4037d0 <ferror@plt+0x1480>  // b.none
  4037f0:	add	x2, x19, #0x1c
  4037f4:	add	x0, sp, #0x98
  4037f8:	mov	w1, #0xc                   	// #12
  4037fc:	bl	40f8e8 <ferror@plt+0xd598>
  403800:	ldr	x0, [sp, #192]
  403804:	cbz	x0, 403b68 <ferror@plt+0x1818>
  403808:	ldr	w1, [x22, #8]
  40380c:	ldrh	w24, [x0, #4]
  403810:	cbz	w1, 40381c <ferror@plt+0x14cc>
  403814:	cmp	w1, w24
  403818:	b.ne	4037d0 <ferror@plt+0x1480>  // b.any
  40381c:	mov	x0, #0x0                   	// #0
  403820:	bl	40c058 <ferror@plt+0x9d08>
  403824:	ldrh	w0, [x19, #4]
  403828:	cmp	w0, #0x1d
  40382c:	b.eq	403d10 <ferror@plt+0x19c0>  // b.none
  403830:	ldr	x0, [sp, #168]
  403834:	cbz	x0, 40388c <ferror@plt+0x153c>
  403838:	mov	x19, x0
  40383c:	ldr	w0, [x21, #4]
  403840:	str	x25, [sp, #64]
  403844:	ldrh	w25, [x19], #4
  403848:	bl	40b588 <ferror@plt+0x9238>
  40384c:	mov	w2, w0
  403850:	sub	w25, w25, #0x4
  403854:	add	x3, sp, #0x58
  403858:	mov	w1, w25
  40385c:	mov	w4, #0x40                  	// #64
  403860:	mov	x0, x19
  403864:	bl	40b7b8 <ferror@plt+0x9468>
  403868:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  40386c:	mov	x4, x0
  403870:	add	x3, x3, #0x248
  403874:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403878:	mov	w1, #0x1                   	// #1
  40387c:	add	x2, x2, #0x250
  403880:	mov	w0, #0x4                   	// #4
  403884:	bl	40c530 <ferror@plt+0xa1e0>
  403888:	ldr	x25, [sp, #64]
  40388c:	ldr	w0, [x23, #896]
  403890:	cbnz	w0, 40389c <ferror@plt+0x154c>
  403894:	ldr	w0, [x21, #4]
  403898:	cbnz	w0, 403c40 <ferror@plt+0x18f0>
  40389c:	ldr	x2, [sp, #160]
  4038a0:	cbz	x2, 4038f8 <ferror@plt+0x15a8>
  4038a4:	ldrh	w1, [x2]
  4038a8:	mov	w23, #0x2                   	// #2
  4038ac:	mov	w0, w23
  4038b0:	cmp	w1, #0x14
  4038b4:	b.ne	4038c0 <ferror@plt+0x1570>  // b.any
  4038b8:	mov	w23, #0xa                   	// #10
  4038bc:	mov	w0, w23
  4038c0:	add	x2, x2, #0x4
  4038c4:	sub	w1, w1, #0x4
  4038c8:	bl	409c18 <ferror@plt+0x78c8>
  4038cc:	mov	x19, x0
  4038d0:	mov	w0, w23
  4038d4:	bl	40cb90 <ferror@plt+0xa840>
  4038d8:	mov	w1, w0
  4038dc:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4038e0:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  4038e4:	mov	x4, x19
  4038e8:	add	x3, x3, #0x268
  4038ec:	add	x2, x2, #0x40
  4038f0:	mov	w0, #0x4                   	// #4
  4038f4:	bl	40c530 <ferror@plt+0xa1e0>
  4038f8:	cbnz	w24, 403cb0 <ferror@plt+0x1960>
  4038fc:	ldr	x0, [sp, #200]
  403900:	cbz	x0, 40392c <ferror@plt+0x15dc>
  403904:	ldrh	w4, [x0, #4]
  403908:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  40390c:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403910:	add	x3, x3, #0x280
  403914:	rev16	w4, w4
  403918:	add	x2, x2, #0x48
  40391c:	and	w4, w4, #0xffff
  403920:	mov	w1, #0x6                   	// #6
  403924:	mov	w0, #0x4                   	// #4
  403928:	bl	40c2f8 <ferror@plt+0x9fa8>
  40392c:	ldr	x0, [sp, #208]
  403930:	cbz	x0, 403954 <ferror@plt+0x1604>
  403934:	ldr	w4, [x0, #4]
  403938:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  40393c:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403940:	add	x3, x3, #0x290
  403944:	add	x2, x2, #0x68
  403948:	mov	w1, #0x6                   	// #6
  40394c:	mov	w0, #0x4                   	// #4
  403950:	bl	40c2f8 <ferror@plt+0x9fa8>
  403954:	ldr	x0, [sp, #240]
  403958:	cbz	x0, 40397c <ferror@plt+0x162c>
  40395c:	ldr	w4, [x0, #4]
  403960:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403964:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403968:	add	x3, x3, #0x298
  40396c:	add	x2, x2, #0x80
  403970:	mov	w1, #0x6                   	// #6
  403974:	mov	w0, #0x4                   	// #4
  403978:	bl	40c2f8 <ferror@plt+0x9fa8>
  40397c:	ldr	x0, [sp, #216]
  403980:	ldr	x1, [sp, #232]
  403984:	cbz	x0, 4039b0 <ferror@plt+0x1660>
  403988:	ldr	w4, [x0, #4]
  40398c:	cbz	x1, 403ce0 <ferror@plt+0x1990>
  403990:	mov	w1, #0x6                   	// #6
  403994:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403998:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40399c:	add	x3, x3, #0x2a8
  4039a0:	add	x2, x2, #0x2b8
  4039a4:	mov	w0, #0x4                   	// #4
  4039a8:	bl	40c2f8 <ferror@plt+0x9fa8>
  4039ac:	ldr	x1, [sp, #232]
  4039b0:	cbz	x1, 4039d4 <ferror@plt+0x1684>
  4039b4:	ldr	w4, [x1, #4]
  4039b8:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4039bc:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  4039c0:	add	x3, x3, #0x2d8
  4039c4:	add	x2, x2, #0x2f0
  4039c8:	mov	w0, #0x4                   	// #4
  4039cc:	mov	w1, #0x6                   	// #6
  4039d0:	bl	40c2f8 <ferror@plt+0x9fa8>
  4039d4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4039d8:	ldr	w0, [x0, #3672]
  4039dc:	cbz	w0, 403a58 <ferror@plt+0x1708>
  4039e0:	ldr	x19, [sp, #176]
  4039e4:	cbz	x19, 403a58 <ferror@plt+0x1708>
  4039e8:	ldr	w0, [x22, #48]
  4039ec:	cbnz	w0, 403a00 <ferror@plt+0x16b0>
  4039f0:	adrp	x23, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4039f4:	ldr	w0, [x23, #3696]
  4039f8:	cbz	w0, 403c74 <ferror@plt+0x1924>
  4039fc:	str	w0, [x22, #48]
  403a00:	bl	40c030 <ferror@plt+0x9ce0>
  403a04:	tst	w0, #0xff
  403a08:	b.eq	403d40 <ferror@plt+0x19f0>  // b.none
  403a0c:	ldr	w5, [x19, #8]
  403a10:	mov	x3, #0x0                   	// #0
  403a14:	ldr	w4, [x22, #48]
  403a18:	mov	w1, #0x6                   	// #6
  403a1c:	mov	w0, #0x2                   	// #2
  403a20:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403a24:	add	x2, x2, #0x300
  403a28:	udiv	w4, w5, w4
  403a2c:	bl	40c2f8 <ferror@plt+0x9fa8>
  403a30:	ldr	w5, [x19, #12]
  403a34:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403a38:	ldr	w4, [x22, #48]
  403a3c:	add	x2, x2, #0x308
  403a40:	mov	x3, #0x0                   	// #0
  403a44:	mov	w1, #0x6                   	// #6
  403a48:	mov	w0, #0x2                   	// #2
  403a4c:	udiv	w4, w5, w4
  403a50:	bl	40c2f8 <ferror@plt+0x9fa8>
  403a54:	nop
  403a58:	ldrb	w19, [x21, #10]
  403a5c:	bl	40c030 <ferror@plt+0x9ce0>
  403a60:	tst	w0, #0xff
  403a64:	adrp	x1, 411000 <ferror@plt+0xecb0>
  403a68:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  403a6c:	add	x1, x1, #0x4d0
  403a70:	add	x0, x0, #0x1e0
  403a74:	csel	x1, x0, x1, ne  // ne = any
  403a78:	mov	w0, #0x2                   	// #2
  403a7c:	bl	40c0b0 <ferror@plt+0x9d60>
  403a80:	tbnz	w19, #1, 403c18 <ferror@plt+0x18c8>
  403a84:	tbnz	w19, #7, 403bf0 <ferror@plt+0x18a0>
  403a88:	tbnz	w19, #4, 403bc8 <ferror@plt+0x1878>
  403a8c:	tbnz	w19, #5, 403ba0 <ferror@plt+0x1850>
  403a90:	tbnz	w19, #2, 403b7c <ferror@plt+0x182c>
  403a94:	tbnz	w19, #6, 403c8c <ferror@plt+0x193c>
  403a98:	mov	w0, #0x2                   	// #2
  403a9c:	mov	x1, #0x0                   	// #0
  403aa0:	bl	40c128 <ferror@plt+0x9dd8>
  403aa4:	ldr	x0, [sp, #224]
  403aa8:	cbz	x0, 403ad4 <ferror@plt+0x1784>
  403aac:	ldr	w0, [x0, #4]
  403ab0:	bl	40b488 <ferror@plt+0x9138>
  403ab4:	mov	x4, x0
  403ab8:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403abc:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403ac0:	add	x3, x3, #0x328
  403ac4:	add	x2, x2, #0xb0
  403ac8:	mov	w1, #0x6                   	// #6
  403acc:	mov	w0, #0x4                   	// #4
  403ad0:	bl	40c530 <ferror@plt+0xa1e0>
  403ad4:	ldrh	w2, [x21, #8]
  403ad8:	tbnz	w2, #7, 403c80 <ferror@plt+0x1930>
  403adc:	tbnz	w2, #6, 403cd4 <ferror@plt+0x1984>
  403ae0:	tbnz	w2, #2, 403c68 <ferror@plt+0x1918>
  403ae4:	tbnz	w2, #1, 403d34 <ferror@plt+0x19e4>
  403ae8:	add	x22, x22, #0x10
  403aec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403af0:	mov	x0, x22
  403af4:	add	x1, x1, #0x338
  403af8:	bl	401e50 <sprintf@plt>
  403afc:	mov	x4, x22
  403b00:	adrp	x3, 411000 <ferror@plt+0xecb0>
  403b04:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403b08:	add	x3, x3, #0x9f0
  403b0c:	add	x2, x2, #0x180
  403b10:	mov	w1, #0x6                   	// #6
  403b14:	mov	w0, #0x4                   	// #4
  403b18:	bl	40c530 <ferror@plt+0xa1e0>
  403b1c:	bl	40c098 <ferror@plt+0x9d48>
  403b20:	mov	x0, x20
  403b24:	bl	4021a0 <fflush@plt>
  403b28:	mov	w0, #0x0                   	// #0
  403b2c:	ldp	x19, x20, [sp, #16]
  403b30:	ldp	x21, x22, [sp, #32]
  403b34:	ldp	x23, x24, [sp, #48]
  403b38:	ldp	x29, x30, [sp], #256
  403b3c:	ret
  403b40:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  403b44:	ldrh	w4, [x19, #6]
  403b48:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403b4c:	add	x1, x1, #0x1e8
  403b50:	ldr	x0, [x0, #848]
  403b54:	bl	402320 <fprintf@plt>
  403b58:	mov	w0, #0x0                   	// #0
  403b5c:	ldp	x19, x20, [sp, #16]
  403b60:	ldp	x29, x30, [sp], #256
  403b64:	ret
  403b68:	ldr	w0, [x22, #8]
  403b6c:	mov	w24, #0x0                   	// #0
  403b70:	cbz	w0, 40381c <ferror@plt+0x14cc>
  403b74:	ldp	x23, x24, [sp, #48]
  403b78:	b	40379c <ferror@plt+0x144c>
  403b7c:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403b80:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403b84:	add	x4, x4, #0xb0
  403b88:	add	x3, x3, #0x248
  403b8c:	mov	x2, #0x0                   	// #0
  403b90:	mov	w1, #0x6                   	// #6
  403b94:	mov	w0, #0x4                   	// #4
  403b98:	bl	40c530 <ferror@plt+0xa1e0>
  403b9c:	b	403a94 <ferror@plt+0x1744>
  403ba0:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403ba4:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403ba8:	add	x4, x4, #0x320
  403bac:	add	x3, x3, #0x248
  403bb0:	mov	x2, #0x0                   	// #0
  403bb4:	mov	w1, #0x6                   	// #6
  403bb8:	mov	w0, #0x4                   	// #4
  403bbc:	bl	40c530 <ferror@plt+0xa1e0>
  403bc0:	tbz	w19, #2, 403a94 <ferror@plt+0x1744>
  403bc4:	b	403b7c <ferror@plt+0x182c>
  403bc8:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403bcc:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403bd0:	add	x4, x4, #0xf8
  403bd4:	add	x3, x3, #0x248
  403bd8:	mov	x2, #0x0                   	// #0
  403bdc:	mov	w1, #0x6                   	// #6
  403be0:	mov	w0, #0x4                   	// #4
  403be4:	bl	40c530 <ferror@plt+0xa1e0>
  403be8:	tbz	w19, #5, 403a90 <ferror@plt+0x1740>
  403bec:	b	403ba0 <ferror@plt+0x1850>
  403bf0:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403bf4:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403bf8:	add	x4, x4, #0xb8
  403bfc:	add	x3, x3, #0x248
  403c00:	mov	x2, #0x0                   	// #0
  403c04:	mov	w1, #0x6                   	// #6
  403c08:	mov	w0, #0x4                   	// #4
  403c0c:	bl	40c530 <ferror@plt+0xa1e0>
  403c10:	tbz	w19, #4, 403a8c <ferror@plt+0x173c>
  403c14:	b	403bc8 <ferror@plt+0x1878>
  403c18:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403c1c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403c20:	add	x4, x4, #0xa8
  403c24:	add	x3, x3, #0x248
  403c28:	mov	x2, #0x0                   	// #0
  403c2c:	mov	w1, #0x6                   	// #6
  403c30:	mov	w0, #0x4                   	// #4
  403c34:	bl	40c530 <ferror@plt+0xa1e0>
  403c38:	tbz	w19, #7, 403a88 <ferror@plt+0x1738>
  403c3c:	b	403bf0 <ferror@plt+0x18a0>
  403c40:	bl	40b488 <ferror@plt+0x9138>
  403c44:	mov	x4, x0
  403c48:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403c4c:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403c50:	add	x3, x3, #0x258
  403c54:	add	x2, x2, #0x260
  403c58:	mov	w1, #0x0                   	// #0
  403c5c:	mov	w0, #0x4                   	// #4
  403c60:	bl	40c530 <ferror@plt+0xa1e0>
  403c64:	b	40389c <ferror@plt+0x154c>
  403c68:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403c6c:	add	x4, x4, #0x158
  403c70:	b	403b00 <ferror@plt+0x17b0>
  403c74:	bl	409700 <ferror@plt+0x73b0>
  403c78:	str	w0, [x23, #3696]
  403c7c:	b	4039fc <ferror@plt+0x16ac>
  403c80:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403c84:	add	x4, x4, #0xc8
  403c88:	b	403b00 <ferror@plt+0x17b0>
  403c8c:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403c90:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403c94:	add	x4, x4, #0x108
  403c98:	add	x3, x3, #0x248
  403c9c:	mov	x2, #0x0                   	// #0
  403ca0:	mov	w1, #0x6                   	// #6
  403ca4:	mov	w0, #0x4                   	// #4
  403ca8:	bl	40c530 <ferror@plt+0xa1e0>
  403cac:	b	403a98 <ferror@plt+0x1748>
  403cb0:	mov	w4, w24
  403cb4:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403cb8:	adrp	x2, 40f000 <ferror@plt+0xccb0>
  403cbc:	add	x3, x3, #0x270
  403cc0:	add	x2, x2, #0xda0
  403cc4:	mov	w1, #0x6                   	// #6
  403cc8:	mov	w0, #0x4                   	// #4
  403ccc:	bl	40c2f8 <ferror@plt+0x9fa8>
  403cd0:	b	4038fc <ferror@plt+0x15ac>
  403cd4:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  403cd8:	add	x4, x4, #0xe0
  403cdc:	b	403b00 <ferror@plt+0x17b0>
  403ce0:	mov	w0, w4
  403ce4:	bl	40b488 <ferror@plt+0x9138>
  403ce8:	mov	w1, #0x6                   	// #6
  403cec:	mov	x4, x0
  403cf0:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403cf4:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403cf8:	add	x3, x3, #0x2c8
  403cfc:	add	x2, x2, #0x2d0
  403d00:	mov	w0, #0x4                   	// #4
  403d04:	bl	40c530 <ferror@plt+0xa1e0>
  403d08:	ldr	x1, [sp, #232]
  403d0c:	b	4039b0 <ferror@plt+0x1660>
  403d10:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  403d14:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  403d18:	add	x3, x3, #0x230
  403d1c:	add	x2, x2, #0x240
  403d20:	mov	w4, #0x1                   	// #1
  403d24:	mov	w1, #0x6                   	// #6
  403d28:	mov	w0, #0x4                   	// #4
  403d2c:	bl	40c610 <ferror@plt+0xa2c0>
  403d30:	b	403830 <ferror@plt+0x14e0>
  403d34:	adrp	x4, 411000 <ferror@plt+0xecb0>
  403d38:	add	x4, x4, #0x4d0
  403d3c:	b	403b00 <ferror@plt+0x17b0>
  403d40:	ldp	w4, w3, [x19, #8]
  403d44:	mov	x0, x20
  403d48:	ldr	w2, [x22, #48]
  403d4c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403d50:	add	x1, x1, #0x310
  403d54:	udiv	w3, w3, w2
  403d58:	udiv	w2, w4, w2
  403d5c:	bl	402320 <fprintf@plt>
  403d60:	b	403a58 <ferror@plt+0x1708>
  403d64:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  403d68:	mov	w2, w3
  403d6c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403d70:	add	x1, x1, #0x210
  403d74:	ldr	x0, [x0, #848]
  403d78:	bl	402320 <fprintf@plt>
  403d7c:	mov	w0, #0xffffffff            	// #-1
  403d80:	b	4037a4 <ferror@plt+0x1454>
  403d84:	nop
  403d88:	sub	sp, sp, #0x4b0
  403d8c:	mov	x2, #0x41c                 	// #1052
  403d90:	stp	x29, x30, [sp]
  403d94:	mov	x29, sp
  403d98:	stp	x19, x20, [sp, #16]
  403d9c:	mov	w19, w0
  403da0:	mov	x20, x1
  403da4:	add	x0, sp, #0x90
  403da8:	mov	w1, #0x0                   	// #0
  403dac:	bl	401f80 <memset@plt>
  403db0:	mov	x1, #0x1c                  	// #28
  403db4:	mov	w0, #0x7                   	// #7
  403db8:	movk	x1, #0x1e, lsl #32
  403dbc:	strb	w0, [sp, #160]
  403dc0:	movk	x1, #0x1, lsl #48
  403dc4:	str	x1, [sp, #144]
  403dc8:	cbz	w19, 40416c <ferror@plt+0x1e1c>
  403dcc:	mov	w0, #0xffffffff            	// #-1
  403dd0:	stp	x21, x22, [sp, #32]
  403dd4:	adrp	x21, 410000 <ferror@plt+0xdcb0>
  403dd8:	mov	x22, #0x0                   	// #0
  403ddc:	add	x21, x21, #0x150
  403de0:	stp	x23, x24, [sp, #48]
  403de4:	adrp	x23, 410000 <ferror@plt+0xdcb0>
  403de8:	mov	x24, #0xffffffffffffffff    	// #-1
  403dec:	add	x23, x23, #0x38
  403df0:	stp	x25, x26, [sp, #64]
  403df4:	adrp	x26, 410000 <ferror@plt+0xdcb0>
  403df8:	mov	x25, #0x0                   	// #0
  403dfc:	add	x26, x26, #0x68
  403e00:	stp	x27, x28, [sp, #80]
  403e04:	mov	x28, #0x0                   	// #0
  403e08:	str	w0, [sp, #108]
  403e0c:	b	403e5c <ferror@plt+0x1b0c>
  403e10:	mov	x1, x23
  403e14:	mov	x0, x27
  403e18:	bl	4020a0 <strcmp@plt>
  403e1c:	cbz	w0, 403e70 <ferror@plt+0x1b20>
  403e20:	ldrb	w0, [x27]
  403e24:	cmp	w0, #0x62
  403e28:	b.ne	403f94 <ferror@plt+0x1c44>  // b.any
  403e2c:	ldrb	w0, [x27, #1]
  403e30:	cmp	w0, #0x72
  403e34:	b.ne	403f94 <ferror@plt+0x1c44>  // b.any
  403e38:	ldrb	w0, [x27, #2]
  403e3c:	cbnz	w0, 403f94 <ferror@plt+0x1c44>
  403e40:	subs	w19, w19, #0x1
  403e44:	add	x27, x20, #0x8
  403e48:	b.eq	404158 <ferror@plt+0x1e08>  // b.none
  403e4c:	ldr	x25, [x20, #8]
  403e50:	add	x20, x27, #0x8
  403e54:	subs	w19, w19, #0x1
  403e58:	b.eq	403e8c <ferror@plt+0x1b3c>  // b.none
  403e5c:	ldr	x27, [x20]
  403e60:	mov	x1, x21
  403e64:	mov	x0, x27
  403e68:	bl	4020a0 <strcmp@plt>
  403e6c:	cbnz	w0, 403e10 <ferror@plt+0x1ac0>
  403e70:	subs	w19, w19, #0x1
  403e74:	add	x27, x20, #0x8
  403e78:	b.eq	404158 <ferror@plt+0x1e08>  // b.none
  403e7c:	subs	w19, w19, #0x1
  403e80:	ldr	x22, [x20, #8]
  403e84:	add	x20, x27, #0x8
  403e88:	b.ne	403e5c <ferror@plt+0x1b0c>  // b.any
  403e8c:	orr	x0, x22, x25
  403e90:	cmp	x0, #0x0
  403e94:	ccmp	x28, #0x0, #0x4, ne  // ne = any
  403e98:	b.eq	40415c <ferror@plt+0x1e0c>  // b.none
  403e9c:	add	x0, sp, #0x78
  403ea0:	add	x7, sp, #0x7d
  403ea4:	add	x4, x0, #0x2
  403ea8:	add	x6, x0, #0x4
  403eac:	add	x5, x0, #0x3
  403eb0:	add	x3, x0, #0x1
  403eb4:	mov	x2, x0
  403eb8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403ebc:	mov	x0, x28
  403ec0:	add	x1, x1, #0x118
  403ec4:	bl	402260 <__isoc99_sscanf@plt>
  403ec8:	mov	w4, w0
  403ecc:	cmp	w0, #0x6
  403ed0:	b.ne	40413c <ferror@plt+0x1dec>  // b.any
  403ed4:	add	x3, sp, #0x78
  403ed8:	add	x0, sp, #0x90
  403edc:	mov	w2, #0x2                   	// #2
  403ee0:	mov	w1, #0x41c                 	// #1052
  403ee4:	bl	40f2b0 <ferror@plt+0xcf60>
  403ee8:	ldr	w0, [sp, #108]
  403eec:	tbnz	w0, #31, 403f04 <ferror@plt+0x1bb4>
  403ef0:	mov	w3, w0
  403ef4:	mov	w2, #0x5                   	// #5
  403ef8:	add	x0, sp, #0x90
  403efc:	mov	w1, #0x41c                 	// #1052
  403f00:	bl	40f380 <ferror@plt+0xd030>
  403f04:	cmn	x24, #0x1
  403f08:	b.ne	404040 <ferror@plt+0x1cf0>  // b.any
  403f0c:	cbz	x22, 403f20 <ferror@plt+0x1bd0>
  403f10:	mov	x0, x22
  403f14:	bl	40b610 <ferror@plt+0x92c0>
  403f18:	str	w0, [sp, #164]
  403f1c:	cbz	w0, 40410c <ferror@plt+0x1dbc>
  403f20:	cbz	x25, 403f44 <ferror@plt+0x1bf4>
  403f24:	mov	x0, x25
  403f28:	bl	40b610 <ferror@plt+0x92c0>
  403f2c:	mov	w3, w0
  403f30:	cbz	w0, 4041a8 <ferror@plt+0x1e58>
  403f34:	add	x0, sp, #0x90
  403f38:	mov	w2, #0x9                   	// #9
  403f3c:	mov	w1, #0x41c                 	// #1052
  403f40:	bl	40f3a0 <ferror@plt+0xd050>
  403f44:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  403f48:	add	x1, sp, #0x90
  403f4c:	add	x2, sp, #0x80
  403f50:	add	x0, x0, #0x308
  403f54:	bl	40ed28 <ferror@plt+0xc9d8>
  403f58:	tbnz	w0, #31, 404190 <ferror@plt+0x1e40>
  403f5c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  403f60:	ldr	x0, [sp, #128]
  403f64:	ldr	x1, [x1, #856]
  403f68:	bl	403758 <ferror@plt+0x1408>
  403f6c:	tbnz	w0, #31, 4041c4 <ferror@plt+0x1e74>
  403f70:	ldp	x21, x22, [sp, #32]
  403f74:	ldp	x23, x24, [sp, #48]
  403f78:	ldp	x25, x26, [sp, #64]
  403f7c:	ldp	x27, x28, [sp, #80]
  403f80:	mov	w0, w19
  403f84:	ldp	x29, x30, [sp]
  403f88:	ldp	x19, x20, [sp, #16]
  403f8c:	add	sp, sp, #0x4b0
  403f90:	ret
  403f94:	mov	x1, x26
  403f98:	mov	x0, x27
  403f9c:	bl	4020a0 <strcmp@plt>
  403fa0:	cbnz	w0, 403fec <ferror@plt+0x1c9c>
  403fa4:	subs	w19, w19, #0x1
  403fa8:	add	x27, x20, #0x8
  403fac:	b.eq	404158 <ferror@plt+0x1e08>  // b.none
  403fb0:	ldr	x0, [x20, #8]
  403fb4:	add	x1, sp, #0x88
  403fb8:	mov	w2, #0x0                   	// #0
  403fbc:	bl	401da0 <strtoul@plt>
  403fc0:	mov	x24, x0
  403fc4:	ldr	x1, [sp, #136]
  403fc8:	cbz	x1, 403fd4 <ferror@plt+0x1c84>
  403fcc:	ldrb	w0, [x1]
  403fd0:	cbnz	w0, 403fdc <ferror@plt+0x1c8c>
  403fd4:	cmp	xzr, x24, lsr #24
  403fd8:	b.eq	403e50 <ferror@plt+0x1b00>  // b.none
  403fdc:	ldr	x1, [x20, #8]
  403fe0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  403fe4:	add	x0, x0, #0x70
  403fe8:	bl	409248 <ferror@plt+0x6ef8>
  403fec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  403ff0:	mov	x0, x27
  403ff4:	add	x1, x1, #0xa8
  403ff8:	bl	4020a0 <strcmp@plt>
  403ffc:	cbnz	w0, 404014 <ferror@plt+0x1cc4>
  404000:	ldrb	w0, [sp, #170]
  404004:	mov	x27, x20
  404008:	orr	w0, w0, #0x2
  40400c:	strb	w0, [sp, #170]
  404010:	b	403e50 <ferror@plt+0x1b00>
  404014:	mov	x0, x27
  404018:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40401c:	add	x1, x1, #0xb0
  404020:	bl	409440 <ferror@plt+0x70f0>
  404024:	tst	w0, #0xff
  404028:	b.ne	404058 <ferror@plt+0x1d08>  // b.any
  40402c:	ldrb	w0, [sp, #170]
  404030:	mov	x27, x20
  404034:	orr	w0, w0, #0x4
  404038:	strb	w0, [sp, #170]
  40403c:	b	403e50 <ferror@plt+0x1b00>
  404040:	mov	w3, w24
  404044:	add	x0, sp, #0x90
  404048:	mov	w2, #0x7                   	// #7
  40404c:	mov	w1, #0x41c                 	// #1052
  404050:	bl	40f3a0 <ferror@plt+0xd050>
  404054:	b	403f0c <ferror@plt+0x1bbc>
  404058:	ldr	x0, [x20]
  40405c:	adrp	x2, 40f000 <ferror@plt+0xccb0>
  404060:	add	x2, x2, #0xda0
  404064:	mov	x1, x2
  404068:	bl	409440 <ferror@plt+0x70f0>
  40406c:	tst	w0, #0xff
  404070:	b.ne	4040ac <ferror@plt+0x1d5c>  // b.any
  404074:	ldr	w0, [sp, #108]
  404078:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  40407c:	add	x2, x1, #0xda0
  404080:	tbz	w0, #31, 404208 <ferror@plt+0x1eb8>
  404084:	subs	w19, w19, #0x1
  404088:	add	x27, x20, #0x8
  40408c:	b.eq	404158 <ferror@plt+0x1e08>  // b.none
  404090:	ldr	x0, [x20, #8]
  404094:	mov	w2, #0xa                   	// #10
  404098:	mov	x1, #0x0                   	// #0
  40409c:	bl	4020c0 <strtol@plt>
  4040a0:	sxth	w0, w0
  4040a4:	str	w0, [sp, #108]
  4040a8:	b	403e50 <ferror@plt+0x1b00>
  4040ac:	ldr	x0, [x20]
  4040b0:	ldrb	w1, [x0]
  4040b4:	cmp	w1, #0x74
  4040b8:	b.eq	4040e4 <ferror@plt+0x1d94>  // b.none
  4040bc:	mov	x27, x20
  4040c0:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4040c4:	add	x1, x1, #0xcf8
  4040c8:	bl	409440 <ferror@plt+0x70f0>
  4040cc:	tst	w0, #0xff
  4040d0:	b.eq	404204 <ferror@plt+0x1eb4>  // b.none
  4040d4:	ldr	x1, [x27]
  4040d8:	cbnz	x28, 4041f8 <ferror@plt+0x1ea8>
  4040dc:	mov	x28, x1
  4040e0:	b	403e50 <ferror@plt+0x1b00>
  4040e4:	ldrb	w1, [x0, #1]
  4040e8:	cmp	w1, #0x6f
  4040ec:	b.ne	4040bc <ferror@plt+0x1d6c>  // b.any
  4040f0:	ldrb	w1, [x0, #2]
  4040f4:	cbnz	w1, 4040bc <ferror@plt+0x1d6c>
  4040f8:	subs	w19, w19, #0x1
  4040fc:	add	x27, x20, #0x8
  404100:	b.eq	404158 <ferror@plt+0x1e08>  // b.none
  404104:	ldr	x0, [x20, #8]
  404108:	b	4040c0 <ferror@plt+0x1d70>
  40410c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404110:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404114:	mov	x2, x22
  404118:	add	x1, x1, #0x380
  40411c:	ldr	x0, [x0, #848]
  404120:	mov	w19, #0xffffffff            	// #-1
  404124:	bl	402320 <fprintf@plt>
  404128:	ldp	x21, x22, [sp, #32]
  40412c:	ldp	x23, x24, [sp, #48]
  404130:	ldp	x25, x26, [sp, #64]
  404134:	ldp	x27, x28, [sp, #80]
  404138:	b	403f80 <ferror@plt+0x1c30>
  40413c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404140:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404144:	mov	x2, x28
  404148:	add	x1, x1, #0x138
  40414c:	ldr	x0, [x0, #848]
  404150:	mov	w19, #0xffffffff            	// #-1
  404154:	b	404124 <ferror@plt+0x1dd4>
  404158:	bl	4091e8 <ferror@plt+0x6e98>
  40415c:	ldp	x21, x22, [sp, #32]
  404160:	ldp	x23, x24, [sp, #48]
  404164:	ldp	x25, x26, [sp, #64]
  404168:	ldp	x27, x28, [sp, #80]
  40416c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  404170:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  404174:	mov	x2, #0x35                  	// #53
  404178:	ldr	x3, [x1, #848]
  40417c:	mov	w19, #0xffffffff            	// #-1
  404180:	mov	x1, #0x1                   	// #1
  404184:	add	x0, x0, #0x348
  404188:	bl	402180 <fwrite@plt>
  40418c:	b	403f80 <ferror@plt+0x1c30>
  404190:	mov	w19, #0xfffffffe            	// #-2
  404194:	ldp	x21, x22, [sp, #32]
  404198:	ldp	x23, x24, [sp, #48]
  40419c:	ldp	x25, x26, [sp, #64]
  4041a0:	ldp	x27, x28, [sp, #80]
  4041a4:	b	403f80 <ferror@plt+0x1c30>
  4041a8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4041ac:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4041b0:	mov	x2, x25
  4041b4:	add	x1, x1, #0x188
  4041b8:	ldr	x0, [x0, #848]
  4041bc:	mov	w19, #0xffffffff            	// #-1
  4041c0:	b	404124 <ferror@plt+0x1dd4>
  4041c4:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4041c8:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4041cc:	mov	x2, #0xd                   	// #13
  4041d0:	add	x0, x0, #0x3a0
  4041d4:	ldr	x3, [x1, #848]
  4041d8:	mov	w19, #0xffffffff            	// #-1
  4041dc:	mov	x1, #0x1                   	// #1
  4041e0:	bl	402180 <fwrite@plt>
  4041e4:	ldp	x21, x22, [sp, #32]
  4041e8:	ldp	x23, x24, [sp, #48]
  4041ec:	ldp	x25, x26, [sp, #64]
  4041f0:	ldp	x27, x28, [sp, #80]
  4041f4:	b	403f80 <ferror@plt+0x1c30>
  4041f8:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4041fc:	add	x0, x0, #0x110
  404200:	bl	4092a8 <ferror@plt+0x6f58>
  404204:	bl	402b98 <ferror@plt+0x848>
  404208:	ldr	x1, [x20]
  40420c:	mov	x0, x2
  404210:	bl	4092a8 <ferror@plt+0x6f58>
  404214:	nop
  404218:	stp	x29, x30, [sp, #-32]!
  40421c:	mov	x29, sp
  404220:	stp	x19, x20, [sp, #16]
  404224:	mov	w20, w0
  404228:	mov	x19, x1
  40422c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404230:	add	x0, x0, #0x308
  404234:	bl	40b718 <ferror@plt+0x93c8>
  404238:	cmp	w20, #0x0
  40423c:	b.le	404318 <ferror@plt+0x1fc8>
  404240:	ldr	x0, [x19]
  404244:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404248:	add	x1, x1, #0x3b0
  40424c:	bl	409440 <ferror@plt+0x70f0>
  404250:	tst	w0, #0xff
  404254:	b.eq	4042fc <ferror@plt+0x1fac>  // b.none
  404258:	ldr	x0, [x19]
  40425c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404260:	add	x1, x1, #0x3b8
  404264:	bl	409440 <ferror@plt+0x70f0>
  404268:	tst	w0, #0xff
  40426c:	b.eq	404348 <ferror@plt+0x1ff8>  // b.none
  404270:	ldr	x0, [x19]
  404274:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404278:	add	x1, x1, #0x3c0
  40427c:	bl	409440 <ferror@plt+0x70f0>
  404280:	tst	w0, #0xff
  404284:	b.eq	404364 <ferror@plt+0x2014>  // b.none
  404288:	ldr	x0, [x19]
  40428c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404290:	add	x1, x1, #0x3c8
  404294:	bl	409440 <ferror@plt+0x70f0>
  404298:	tst	w0, #0xff
  40429c:	b.eq	40432c <ferror@plt+0x1fdc>  // b.none
  4042a0:	ldr	x0, [x19]
  4042a4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4042a8:	add	x1, x1, #0x3d0
  4042ac:	bl	409440 <ferror@plt+0x70f0>
  4042b0:	tst	w0, #0xff
  4042b4:	b.eq	4043b4 <ferror@plt+0x2064>  // b.none
  4042b8:	ldr	x0, [x19]
  4042bc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4042c0:	add	x1, x1, #0x3d8
  4042c4:	bl	409440 <ferror@plt+0x70f0>
  4042c8:	tst	w0, #0xff
  4042cc:	b.eq	4042e8 <ferror@plt+0x1f98>  // b.none
  4042d0:	ldr	x0, [x19]
  4042d4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4042d8:	add	x1, x1, #0x3e0
  4042dc:	bl	409440 <ferror@plt+0x70f0>
  4042e0:	tst	w0, #0xff
  4042e4:	b.ne	404380 <ferror@plt+0x2030>  // b.any
  4042e8:	add	x1, x19, #0x8
  4042ec:	sub	w0, w20, #0x1
  4042f0:	ldp	x19, x20, [sp, #16]
  4042f4:	ldp	x29, x30, [sp], #32
  4042f8:	b	403380 <ferror@plt+0x1030>
  4042fc:	add	x3, x19, #0x8
  404300:	sub	w2, w20, #0x1
  404304:	ldp	x19, x20, [sp, #16]
  404308:	mov	w1, #0x600                 	// #1536
  40430c:	ldp	x29, x30, [sp], #32
  404310:	mov	w0, #0x1c                  	// #28
  404314:	b	402c28 <ferror@plt+0x8d8>
  404318:	ldp	x19, x20, [sp, #16]
  40431c:	mov	x1, #0x0                   	// #0
  404320:	ldp	x29, x30, [sp], #32
  404324:	mov	w0, #0x0                   	// #0
  404328:	b	403380 <ferror@plt+0x1030>
  40432c:	add	x3, x19, #0x8
  404330:	sub	w2, w20, #0x1
  404334:	ldp	x19, x20, [sp, #16]
  404338:	mov	w1, #0x0                   	// #0
  40433c:	ldp	x29, x30, [sp], #32
  404340:	mov	w0, #0x1d                  	// #29
  404344:	b	402c28 <ferror@plt+0x8d8>
  404348:	add	x3, x19, #0x8
  40434c:	sub	w2, w20, #0x1
  404350:	ldp	x19, x20, [sp, #16]
  404354:	mov	w1, #0xc00                 	// #3072
  404358:	ldp	x29, x30, [sp], #32
  40435c:	mov	w0, #0x1c                  	// #28
  404360:	b	402c28 <ferror@plt+0x8d8>
  404364:	add	x3, x19, #0x8
  404368:	sub	w2, w20, #0x1
  40436c:	ldp	x19, x20, [sp, #16]
  404370:	mov	w1, #0x500                 	// #1280
  404374:	ldp	x29, x30, [sp], #32
  404378:	mov	w0, #0x1c                  	// #28
  40437c:	b	402c28 <ferror@plt+0x8d8>
  404380:	ldr	x0, [x19]
  404384:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404388:	add	x1, x1, #0x3e8
  40438c:	bl	409440 <ferror@plt+0x70f0>
  404390:	tst	w0, #0xff
  404394:	b.eq	4042e8 <ferror@plt+0x1f98>  // b.none
  404398:	ldr	x0, [x19]
  40439c:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4043a0:	add	x1, x1, #0xcf8
  4043a4:	bl	409440 <ferror@plt+0x70f0>
  4043a8:	tst	w0, #0xff
  4043ac:	b.ne	4043c8 <ferror@plt+0x2078>  // b.any
  4043b0:	bl	402b98 <ferror@plt+0x848>
  4043b4:	add	x1, x19, #0x8
  4043b8:	sub	w0, w20, #0x1
  4043bc:	ldp	x19, x20, [sp, #16]
  4043c0:	ldp	x29, x30, [sp], #32
  4043c4:	b	403d88 <ferror@plt+0x1a38>
  4043c8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4043cc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4043d0:	ldr	x2, [x19]
  4043d4:	add	x1, x1, #0x3f0
  4043d8:	ldr	x0, [x0, #848]
  4043dc:	bl	402320 <fprintf@plt>
  4043e0:	mov	w0, #0xffffffff            	// #-1
  4043e4:	bl	401dc0 <exit@plt>
  4043e8:	stp	x29, x30, [sp, #-32]!
  4043ec:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4043f0:	mov	x29, sp
  4043f4:	ldr	w0, [x0, #3648]
  4043f8:	stp	x19, x20, [sp, #16]
  4043fc:	mov	x19, x1
  404400:	mov	x20, x2
  404404:	cbnz	w0, 404494 <ferror@plt+0x2144>
  404408:	ldrh	w0, [x19, #4]
  40440c:	cmp	w0, #0x1d
  404410:	b.hi	404444 <ferror@plt+0x20f4>  // b.pmore
  404414:	cmp	w0, #0x1b
  404418:	b.hi	4044bc <ferror@plt+0x216c>  // b.pmore
  40441c:	cmp	w0, #0xf
  404420:	b.eq	4044dc <ferror@plt+0x218c>  // b.none
  404424:	sub	w0, w0, #0x10
  404428:	and	w0, w0, #0xffff
  40442c:	cmp	w0, #0x1
  404430:	b.ls	404474 <ferror@plt+0x2124>  // b.plast
  404434:	mov	w0, #0x0                   	// #0
  404438:	ldp	x19, x20, [sp, #16]
  40443c:	ldp	x29, x30, [sp], #32
  404440:	ret
  404444:	sub	w0, w0, #0x54
  404448:	and	w0, w0, #0xffff
  40444c:	cmp	w0, #0x1
  404450:	b.hi	404434 <ferror@plt+0x20e4>  // b.pmore
  404454:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404458:	ldr	w0, [x0, #948]
  40445c:	cbnz	w0, 4044a0 <ferror@plt+0x2150>
  404460:	mov	x1, x20
  404464:	mov	x0, x19
  404468:	ldp	x19, x20, [sp, #16]
  40446c:	ldp	x29, x30, [sp], #32
  404470:	b	406c60 <ferror@plt+0x4910>
  404474:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404478:	ldr	w0, [x0, #948]
  40447c:	cbnz	w0, 4044f8 <ferror@plt+0x21a8>
  404480:	mov	x1, x20
  404484:	mov	x0, x19
  404488:	ldp	x19, x20, [sp, #16]
  40448c:	ldp	x29, x30, [sp], #32
  404490:	b	404a60 <ferror@plt+0x2710>
  404494:	mov	x0, x2
  404498:	bl	40a018 <ferror@plt+0x7cc8>
  40449c:	b	404408 <ferror@plt+0x20b8>
  4044a0:	mov	x3, x20
  4044a4:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4044a8:	mov	x2, #0x5                   	// #5
  4044ac:	mov	x1, #0x1                   	// #1
  4044b0:	add	x0, x0, #0x438
  4044b4:	bl	402180 <fwrite@plt>
  4044b8:	b	404460 <ferror@plt+0x2110>
  4044bc:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4044c0:	ldr	w0, [x0, #948]
  4044c4:	cbnz	w0, 404514 <ferror@plt+0x21c4>
  4044c8:	mov	x1, x20
  4044cc:	mov	x0, x19
  4044d0:	ldp	x19, x20, [sp, #16]
  4044d4:	ldp	x29, x30, [sp], #32
  4044d8:	b	403758 <ferror@plt+0x1408>
  4044dc:	mov	x1, x19
  4044e0:	mov	x0, x20
  4044e4:	bl	40a558 <ferror@plt+0x8208>
  4044e8:	mov	w0, #0x0                   	// #0
  4044ec:	ldp	x19, x20, [sp, #16]
  4044f0:	ldp	x29, x30, [sp], #32
  4044f4:	ret
  4044f8:	mov	x3, x20
  4044fc:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  404500:	mov	x2, #0x6                   	// #6
  404504:	mov	x1, #0x1                   	// #1
  404508:	add	x0, x0, #0x428
  40450c:	bl	402180 <fwrite@plt>
  404510:	b	404480 <ferror@plt+0x2130>
  404514:	mov	x3, x20
  404518:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40451c:	mov	x2, #0x7                   	// #7
  404520:	mov	x1, #0x1                   	// #1
  404524:	add	x0, x0, #0x430
  404528:	bl	402180 <fwrite@plt>
  40452c:	b	4044c8 <ferror@plt+0x2178>
  404530:	stp	x29, x30, [sp, #-112]!
  404534:	mov	x29, sp
  404538:	stp	x25, x26, [sp, #64]
  40453c:	adrp	x25, 427000 <ferror@plt+0x24cb0>
  404540:	add	x25, x25, #0x308
  404544:	stp	x19, x20, [sp, #16]
  404548:	stp	x21, x22, [sp, #32]
  40454c:	stp	x27, x28, [sp, #80]
  404550:	mov	w27, w0
  404554:	mov	x28, x1
  404558:	mov	x0, x25
  40455c:	bl	40dde0 <ferror@plt+0xba90>
  404560:	cmp	w27, #0x0
  404564:	b.le	40472c <ferror@plt+0x23dc>
  404568:	adrp	x19, 410000 <ferror@plt+0xdcb0>
  40456c:	adrp	x22, 40f000 <ferror@plt+0xccb0>
  404570:	add	x19, x19, #0x440
  404574:	add	x22, x22, #0xbc8
  404578:	mov	w26, #0x0                   	// #0
  40457c:	mov	w21, #0xfffffff7            	// #-9
  404580:	mov	x20, #0x0                   	// #0
  404584:	stp	x23, x24, [sp, #48]
  404588:	adrp	x24, 40f000 <ferror@plt+0xccb0>
  40458c:	mov	w23, #0x0                   	// #0
  404590:	add	x24, x24, #0xd90
  404594:	str	wzr, [sp, #108]
  404598:	b	4045b8 <ferror@plt+0x2268>
  40459c:	subs	w27, w27, #0x1
  4045a0:	add	x0, x28, #0x8
  4045a4:	b.eq	404770 <ferror@plt+0x2420>  // b.none
  4045a8:	ldr	x20, [x28, #8]
  4045ac:	add	x28, x0, #0x8
  4045b0:	subs	w27, w27, #0x1
  4045b4:	b.eq	4045f8 <ferror@plt+0x22a8>  // b.none
  4045b8:	ldr	x0, [x28]
  4045bc:	mov	x1, x19
  4045c0:	bl	409440 <ferror@plt+0x70f0>
  4045c4:	tst	w0, #0xff
  4045c8:	b.eq	40459c <ferror@plt+0x224c>  // b.none
  4045cc:	ldr	x0, [x28]
  4045d0:	mov	x1, x22
  4045d4:	bl	409440 <ferror@plt+0x70f0>
  4045d8:	tst	w0, #0xff
  4045dc:	b.ne	404664 <ferror@plt+0x2314>  // b.any
  4045e0:	mov	x0, x28
  4045e4:	subs	w27, w27, #0x1
  4045e8:	add	x28, x0, #0x8
  4045ec:	mov	w23, #0x1                   	// #1
  4045f0:	mov	w21, #0x0                   	// #0
  4045f4:	b.ne	4045b8 <ferror@plt+0x2268>  // b.any
  4045f8:	ldr	w0, [sp, #108]
  4045fc:	orr	w21, w21, w23
  404600:	orr	w21, w21, w26, lsl #2
  404604:	orr	w21, w21, w0, lsl #25
  404608:	cbz	x20, 4046e4 <ferror@plt+0x2394>
  40460c:	mov	x0, x20
  404610:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  404614:	add	x1, x1, #0xc00
  404618:	bl	4021b0 <fopen64@plt>
  40461c:	mov	x19, x0
  404620:	cbz	x0, 4047a0 <ferror@plt+0x2450>
  404624:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  404628:	adrp	x1, 404000 <ferror@plt+0x1cb0>
  40462c:	add	x1, x1, #0x3e8
  404630:	ldr	x2, [x2, #856]
  404634:	bl	40f128 <ferror@plt+0xcdd8>
  404638:	mov	w20, w0
  40463c:	mov	x0, x19
  404640:	bl	401f00 <fclose@plt>
  404644:	ldp	x23, x24, [sp, #48]
  404648:	mov	w0, w20
  40464c:	ldp	x19, x20, [sp, #16]
  404650:	ldp	x21, x22, [sp, #32]
  404654:	ldp	x25, x26, [sp, #64]
  404658:	ldp	x27, x28, [sp, #80]
  40465c:	ldp	x29, x30, [sp], #112
  404660:	ret
  404664:	ldr	x0, [x28]
  404668:	mov	x1, x24
  40466c:	bl	409440 <ferror@plt+0x70f0>
  404670:	tst	w0, #0xff
  404674:	b.ne	404688 <ferror@plt+0x2338>  // b.any
  404678:	mov	x0, x28
  40467c:	mov	w26, #0x1                   	// #1
  404680:	mov	w21, #0x0                   	// #0
  404684:	b	4045ac <ferror@plt+0x225c>
  404688:	ldr	x0, [x28]
  40468c:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  404690:	add	x1, x1, #0xd98
  404694:	bl	409440 <ferror@plt+0x70f0>
  404698:	tst	w0, #0xff
  40469c:	b.eq	4046d0 <ferror@plt+0x2380>  // b.none
  4046a0:	ldr	x21, [x28]
  4046a4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4046a8:	add	x1, x1, #0x170
  4046ac:	mov	x0, x21
  4046b0:	bl	4020a0 <strcmp@plt>
  4046b4:	cbnz	w0, 404734 <ferror@plt+0x23e4>
  4046b8:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4046bc:	mov	w2, #0x1                   	// #1
  4046c0:	mov	x0, x28
  4046c4:	mov	w21, #0xfffffff7            	// #-9
  4046c8:	str	w2, [x1, #948]
  4046cc:	b	4045ac <ferror@plt+0x225c>
  4046d0:	mov	w1, #0x1                   	// #1
  4046d4:	mov	x0, x28
  4046d8:	mov	w21, #0x0                   	// #0
  4046dc:	str	w1, [sp, #108]
  4046e0:	b	4045ac <ferror@plt+0x225c>
  4046e4:	ldp	x23, x24, [sp, #48]
  4046e8:	mov	w1, w21
  4046ec:	mov	x0, x25
  4046f0:	bl	40dfd8 <ferror@plt+0xbc88>
  4046f4:	tbnz	w0, #31, 404794 <ferror@plt+0x2444>
  4046f8:	mov	x0, x25
  4046fc:	bl	40b718 <ferror@plt+0x93c8>
  404700:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  404704:	adrp	x1, 404000 <ferror@plt+0x1cb0>
  404708:	mov	x0, x25
  40470c:	add	x1, x1, #0x3e8
  404710:	ldr	x2, [x2, #856]
  404714:	mov	w20, #0x0                   	// #0
  404718:	bl	40ee08 <ferror@plt+0xcab8>
  40471c:	tbz	w0, #31, 404648 <ferror@plt+0x22f8>
  404720:	mov	w0, #0x2                   	// #2
  404724:	stp	x23, x24, [sp, #48]
  404728:	bl	401dc0 <exit@plt>
  40472c:	mov	w21, #0xfffffff7            	// #-9
  404730:	b	4046e8 <ferror@plt+0x2398>
  404734:	mov	x0, x21
  404738:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  40473c:	add	x1, x1, #0xcf8
  404740:	bl	409440 <ferror@plt+0x70f0>
  404744:	tst	w0, #0xff
  404748:	b.ne	404774 <ferror@plt+0x2424>  // b.any
  40474c:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  404750:	mov	x2, #0x36                  	// #54
  404754:	mov	x1, #0x1                   	// #1
  404758:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40475c:	ldr	x3, [x3, #848]
  404760:	add	x0, x0, #0x448
  404764:	bl	402180 <fwrite@plt>
  404768:	mov	w0, #0xffffffff            	// #-1
  40476c:	bl	401dc0 <exit@plt>
  404770:	bl	4091e8 <ferror@plt+0x6e98>
  404774:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  404778:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40477c:	ldr	x2, [x28]
  404780:	add	x1, x1, #0x480
  404784:	ldr	x0, [x0, #848]
  404788:	bl	402320 <fprintf@plt>
  40478c:	mov	w0, #0xffffffff            	// #-1
  404790:	bl	401dc0 <exit@plt>
  404794:	mov	w0, #0x1                   	// #1
  404798:	stp	x23, x24, [sp, #48]
  40479c:	bl	401dc0 <exit@plt>
  4047a0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4047a4:	add	x0, x0, #0x4b8
  4047a8:	bl	401de0 <perror@plt>
  4047ac:	mov	w0, #0xffffffff            	// #-1
  4047b0:	bl	401dc0 <exit@plt>
  4047b4:	nop
  4047b8:	stp	x29, x30, [sp, #-16]!
  4047bc:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  4047c0:	mov	x2, #0x3cc                 	// #972
  4047c4:	mov	x29, sp
  4047c8:	ldr	x3, [x3, #848]
  4047cc:	mov	x1, #0x1                   	// #1
  4047d0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4047d4:	add	x0, x0, #0x4c8
  4047d8:	bl	402180 <fwrite@plt>
  4047dc:	mov	w0, #0xffffffff            	// #-1
  4047e0:	bl	401dc0 <exit@plt>
  4047e4:	nop
  4047e8:	stp	x29, x30, [sp, #-64]!
  4047ec:	mov	x29, sp
  4047f0:	stp	x19, x20, [sp, #16]
  4047f4:	cbz	w0, 40486c <ferror@plt+0x251c>
  4047f8:	mov	w19, w0
  4047fc:	stp	x21, x22, [sp, #32]
  404800:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  404804:	mov	x21, x1
  404808:	add	x22, x22, #0x38
  40480c:	str	x23, [sp, #48]
  404810:	mov	x23, #0x0                   	// #0
  404814:	nop
  404818:	mov	x20, x21
  40481c:	mov	x1, x22
  404820:	ldr	x0, [x20], #8
  404824:	bl	4020a0 <strcmp@plt>
  404828:	sub	w1, w19, #0x1
  40482c:	cbnz	w0, 4048f0 <ferror@plt+0x25a0>
  404830:	cbz	w1, 40494c <ferror@plt+0x25fc>
  404834:	ldr	x1, [x21, #8]
  404838:	cbnz	x23, 404950 <ferror@plt+0x2600>
  40483c:	sub	w19, w19, #0x2
  404840:	add	x21, x21, #0x10
  404844:	mov	x23, x1
  404848:	cbnz	w19, 404818 <ferror@plt+0x24c8>
  40484c:	cbz	x23, 404864 <ferror@plt+0x2514>
  404850:	mov	x0, x23
  404854:	bl	40b610 <ferror@plt+0x92c0>
  404858:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40485c:	str	w0, [x1, #952]
  404860:	cbz	w0, 404934 <ferror@plt+0x25e4>
  404864:	ldp	x21, x22, [sp, #32]
  404868:	ldr	x23, [sp, #48]
  40486c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  404870:	ldr	w0, [x0, #3656]
  404874:	cbz	w0, 404900 <ferror@plt+0x25b0>
  404878:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40487c:	mov	w3, #0x4                   	// #4
  404880:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  404884:	add	x19, x19, #0x308
  404888:	ldr	w4, [x0, #3660]
  40488c:	mov	w2, #0x2                   	// #2
  404890:	mov	x0, x19
  404894:	mov	w1, #0x7                   	// #7
  404898:	cmp	w4, #0x0
  40489c:	csel	w2, w3, w2, ne  // ne = any
  4048a0:	bl	40e480 <ferror@plt+0xc130>
  4048a4:	tbnz	w0, #31, 404918 <ferror@plt+0x25c8>
  4048a8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4048ac:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  4048b0:	ldr	w0, [x0, #3652]
  4048b4:	bl	40bfc8 <ferror@plt+0x9c78>
  4048b8:	ldr	x2, [x20, #856]
  4048bc:	adrp	x1, 404000 <ferror@plt+0x1cb0>
  4048c0:	mov	x0, x19
  4048c4:	add	x1, x1, #0xa60
  4048c8:	mov	w3, #0x0                   	// #0
  4048cc:	bl	40e948 <ferror@plt+0xc5f8>
  4048d0:	tbnz	w0, #31, 404958 <ferror@plt+0x2608>
  4048d4:	bl	40bfd0 <ferror@plt+0x9c80>
  4048d8:	ldr	x0, [x20, #856]
  4048dc:	bl	4021a0 <fflush@plt>
  4048e0:	mov	w0, #0x0                   	// #0
  4048e4:	ldp	x19, x20, [sp, #16]
  4048e8:	ldp	x29, x30, [sp], #64
  4048ec:	ret
  4048f0:	mov	x21, x20
  4048f4:	mov	w19, w1
  4048f8:	cbnz	w19, 404818 <ferror@plt+0x24c8>
  4048fc:	b	40484c <ferror@plt+0x24fc>
  404900:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  404904:	add	x19, x19, #0x308
  404908:	mov	x0, x19
  40490c:	mov	w1, #0x7                   	// #7
  404910:	bl	40e500 <ferror@plt+0xc1b0>
  404914:	tbz	w0, #31, 4048a8 <ferror@plt+0x2558>
  404918:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40491c:	add	x0, x0, #0x898
  404920:	stp	x21, x22, [sp, #32]
  404924:	str	x23, [sp, #48]
  404928:	bl	401de0 <perror@plt>
  40492c:	mov	w0, #0x1                   	// #1
  404930:	bl	401dc0 <exit@plt>
  404934:	mov	x0, x23
  404938:	ldp	x19, x20, [sp, #16]
  40493c:	ldp	x21, x22, [sp, #32]
  404940:	ldr	x23, [sp, #48]
  404944:	ldp	x29, x30, [sp], #64
  404948:	b	4092d8 <ferror@plt+0x6f88>
  40494c:	bl	4091e8 <ferror@plt+0x6e98>
  404950:	mov	x0, x22
  404954:	bl	409278 <ferror@plt+0x6f28>
  404958:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  40495c:	mov	x2, #0x10                  	// #16
  404960:	mov	x1, #0x1                   	// #1
  404964:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  404968:	ldr	x3, [x3, #848]
  40496c:	add	x0, x0, #0x1c8
  404970:	stp	x21, x22, [sp, #32]
  404974:	str	x23, [sp, #48]
  404978:	bl	402180 <fwrite@plt>
  40497c:	mov	w0, #0x1                   	// #1
  404980:	bl	401dc0 <exit@plt>
  404984:	nop
  404988:	stp	x29, x30, [sp, #-48]!
  40498c:	mov	x29, sp
  404990:	stp	x19, x20, [sp, #16]
  404994:	mov	x20, x0
  404998:	mov	x19, x1
  40499c:	str	x21, [sp, #32]
  4049a0:	and	w21, w2, #0xff
  4049a4:	bl	40c030 <ferror@plt+0x9ce0>
  4049a8:	tst	w0, #0xff
  4049ac:	b.ne	4049e8 <ferror@plt+0x2698>  // b.any
  4049b0:	cmp	w21, #0x0
  4049b4:	mov	x2, x19
  4049b8:	mov	x0, x20
  4049bc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4049c0:	ldp	x19, x20, [sp, #16]
  4049c4:	add	x1, x1, #0x8c0
  4049c8:	ldr	x21, [sp, #32]
  4049cc:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4049d0:	ldp	x29, x30, [sp], #48
  4049d4:	add	x3, x3, #0x8b8
  4049d8:	csel	x3, x3, x1, ne  // ne = any
  4049dc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4049e0:	add	x1, x1, #0x8c8
  4049e4:	b	402320 <fprintf@plt>
  4049e8:	cmp	w21, #0x0
  4049ec:	mov	x2, x19
  4049f0:	ldp	x19, x20, [sp, #16]
  4049f4:	cset	w4, ne  // ne = any
  4049f8:	ldr	x21, [sp, #32]
  4049fc:	mov	x3, #0x0                   	// #0
  404a00:	ldp	x29, x30, [sp], #48
  404a04:	mov	w1, #0x6                   	// #6
  404a08:	mov	w0, #0x2                   	// #2
  404a0c:	b	40c610 <ferror@plt+0xa2c0>
  404a10:	and	w4, w0, #0xff
  404a14:	cmp	w4, #0x4
  404a18:	b.hi	404a44 <ferror@plt+0x26f4>  // b.pmore
  404a1c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  404a20:	add	x0, x0, #0xcf0
  404a24:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404a28:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  404a2c:	add	x3, x3, #0x8d0
  404a30:	add	x2, x2, #0x180
  404a34:	ldr	x4, [x0, w4, sxtw #3]
  404a38:	mov	w1, #0x6                   	// #6
  404a3c:	mov	w0, #0x4                   	// #4
  404a40:	b	40c530 <ferror@plt+0xa1e0>
  404a44:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404a48:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  404a4c:	add	x3, x3, #0x8e0
  404a50:	add	x2, x2, #0x180
  404a54:	mov	w1, #0x6                   	// #6
  404a58:	mov	w0, #0x4                   	// #4
  404a5c:	b	40c2f8 <ferror@plt+0x9fa8>
  404a60:	sub	sp, sp, #0x310
  404a64:	stp	x29, x30, [sp]
  404a68:	mov	x29, sp
  404a6c:	ldr	w3, [x0]
  404a70:	subs	w3, w3, #0x20
  404a74:	b.mi	4052f0 <ferror@plt+0x2fa0>  // b.first
  404a78:	stp	x19, x20, [sp, #16]
  404a7c:	mov	x20, x0
  404a80:	stp	x21, x22, [sp, #32]
  404a84:	mov	x21, x1
  404a88:	ldrb	w1, [x0, #16]
  404a8c:	mov	w0, #0x0                   	// #0
  404a90:	cmp	w1, #0x0
  404a94:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  404a98:	b.ne	404f9c <ferror@plt+0x2c4c>  // b.any
  404a9c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  404aa0:	ldr	w1, [x1, #952]
  404aa4:	cbz	w1, 404ab4 <ferror@plt+0x2764>
  404aa8:	ldr	w2, [x20, #20]
  404aac:	cmp	w1, w2
  404ab0:	b.ne	404f9c <ferror@plt+0x2c4c>  // b.any
  404ab4:	add	x2, x20, #0x20
  404ab8:	mov	w4, #0xffff8000            	// #-32768
  404abc:	mov	w1, #0x35                  	// #53
  404ac0:	add	x0, sp, #0x160
  404ac4:	bl	40f7e8 <ferror@plt+0xd498>
  404ac8:	ldr	w0, [x20, #20]
  404acc:	ldr	x1, [sp, #376]
  404ad0:	bl	4093c8 <ferror@plt+0x7078>
  404ad4:	mov	x19, x0
  404ad8:	cbz	x0, 4052e0 <ferror@plt+0x2f90>
  404adc:	mov	x0, #0x0                   	// #0
  404ae0:	str	x23, [sp, #48]
  404ae4:	bl	40c058 <ferror@plt+0x9d08>
  404ae8:	ldrh	w0, [x20, #4]
  404aec:	cmp	w0, #0x11
  404af0:	b.eq	405270 <ferror@plt+0x2f20>  // b.none
  404af4:	ldr	w4, [x20, #20]
  404af8:	mov	w1, #0x6                   	// #6
  404afc:	mov	w0, #0x4                   	// #4
  404b00:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404b04:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  404b08:	add	x3, x3, #0x920
  404b0c:	add	x2, x2, #0x928
  404b10:	bl	40c168 <ferror@plt+0x9e18>
  404b14:	mov	x1, x19
  404b18:	add	x2, sp, #0x160
  404b1c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  404b20:	add	x0, x0, #0xec8
  404b24:	bl	40a0d0 <ferror@plt+0x7d80>
  404b28:	ldr	w19, [x20, #24]
  404b2c:	mov	w23, w0
  404b30:	bl	40c030 <ferror@plt+0x9ce0>
  404b34:	tst	w0, #0xff
  404b38:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404b3c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  404b40:	add	x1, x1, #0x8f0
  404b44:	add	x0, x0, #0x1e0
  404b48:	csel	x1, x0, x1, ne  // ne = any
  404b4c:	mov	w0, #0x4                   	// #4
  404b50:	bl	40c0b0 <ferror@plt+0x9d60>
  404b54:	mov	w0, #0x41                  	// #65
  404b58:	and	w0, w19, w0
  404b5c:	cmp	w0, #0x1
  404b60:	b.eq	40524c <ferror@plt+0x2efc>  // b.none
  404b64:	tbnz	w19, #3, 404fb0 <ferror@plt+0x2c60>
  404b68:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  404b6c:	and	w19, w19, #0xffffffbf
  404b70:	add	x22, x22, #0x900
  404b74:	tbz	w19, #1, 404ba0 <ferror@plt+0x2850>
  404b78:	ands	w19, w19, #0xfffffffd
  404b7c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404b80:	add	x3, x3, #0x8f8
  404b84:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404b88:	csel	x3, x3, x22, ne  // ne = any
  404b8c:	add	x4, x4, #0x950
  404b90:	mov	x2, #0x0                   	// #0
  404b94:	mov	w1, #0x6                   	// #6
  404b98:	mov	w0, #0x4                   	// #4
  404b9c:	bl	40c530 <ferror@plt+0xa1e0>
  404ba0:	tbz	w19, #4, 404bcc <ferror@plt+0x287c>
  404ba4:	ands	w19, w19, #0xffffffef
  404ba8:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404bac:	add	x3, x3, #0x8f8
  404bb0:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404bb4:	csel	x3, x3, x22, ne  // ne = any
  404bb8:	add	x4, x4, #0x960
  404bbc:	mov	x2, #0x0                   	// #0
  404bc0:	mov	w1, #0x6                   	// #6
  404bc4:	mov	w0, #0x4                   	// #4
  404bc8:	bl	40c530 <ferror@plt+0xa1e0>
  404bcc:	tbz	w19, #12, 404bf8 <ferror@plt+0x28a8>
  404bd0:	ands	w19, w19, #0xffffefff
  404bd4:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404bd8:	add	x3, x3, #0x8f8
  404bdc:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404be0:	csel	x3, x3, x22, ne  // ne = any
  404be4:	add	x4, x4, #0x970
  404be8:	mov	x2, #0x0                   	// #0
  404bec:	mov	w1, #0x6                   	// #6
  404bf0:	mov	w0, #0x4                   	// #4
  404bf4:	bl	40c530 <ferror@plt+0xa1e0>
  404bf8:	tbz	w19, #7, 404c24 <ferror@plt+0x28d4>
  404bfc:	ands	w19, w19, #0xffffff7f
  404c00:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404c04:	add	x3, x3, #0x8f8
  404c08:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404c0c:	csel	x3, x3, x22, ne  // ne = any
  404c10:	add	x4, x4, #0x980
  404c14:	mov	x2, #0x0                   	// #0
  404c18:	mov	w1, #0x6                   	// #6
  404c1c:	mov	w0, #0x4                   	// #4
  404c20:	bl	40c530 <ferror@plt+0xa1e0>
  404c24:	tbz	w19, #9, 404c50 <ferror@plt+0x2900>
  404c28:	ands	w19, w19, #0xfffffdff
  404c2c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404c30:	add	x3, x3, #0x8f8
  404c34:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404c38:	csel	x3, x3, x22, ne  // ne = any
  404c3c:	add	x4, x4, #0x988
  404c40:	mov	x2, #0x0                   	// #0
  404c44:	mov	w1, #0x6                   	// #6
  404c48:	mov	w0, #0x4                   	// #4
  404c4c:	bl	40c530 <ferror@plt+0xa1e0>
  404c50:	tbz	w19, #8, 404c7c <ferror@plt+0x292c>
  404c54:	ands	w19, w19, #0xfffffeff
  404c58:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404c5c:	add	x3, x3, #0x8f8
  404c60:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404c64:	csel	x3, x3, x22, ne  // ne = any
  404c68:	add	x4, x4, #0x998
  404c6c:	mov	x2, #0x0                   	// #0
  404c70:	mov	w1, #0x6                   	// #6
  404c74:	mov	w0, #0x4                   	// #4
  404c78:	bl	40c530 <ferror@plt+0xa1e0>
  404c7c:	tbz	w19, #10, 404ca8 <ferror@plt+0x2958>
  404c80:	ands	w19, w19, #0xfffffbff
  404c84:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404c88:	add	x3, x3, #0x8f8
  404c8c:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404c90:	csel	x3, x3, x22, ne  // ne = any
  404c94:	add	x4, x4, #0x9a0
  404c98:	mov	x2, #0x0                   	// #0
  404c9c:	mov	w1, #0x6                   	// #6
  404ca0:	mov	w0, #0x4                   	// #4
  404ca4:	bl	40c530 <ferror@plt+0xa1e0>
  404ca8:	tbz	w19, #11, 404cd4 <ferror@plt+0x2984>
  404cac:	ands	w19, w19, #0xfffff7ff
  404cb0:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404cb4:	add	x3, x3, #0x8f8
  404cb8:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404cbc:	csel	x3, x3, x22, ne  // ne = any
  404cc0:	add	x4, x4, #0x9a8
  404cc4:	mov	x2, #0x0                   	// #0
  404cc8:	mov	w1, #0x6                   	// #6
  404ccc:	mov	w0, #0x4                   	// #4
  404cd0:	bl	40c530 <ferror@plt+0xa1e0>
  404cd4:	tbz	w19, #2, 404d00 <ferror@plt+0x29b0>
  404cd8:	ands	w19, w19, #0xfffffffb
  404cdc:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404ce0:	add	x3, x3, #0x8f8
  404ce4:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404ce8:	csel	x3, x3, x22, ne  // ne = any
  404cec:	add	x4, x4, #0x9b0
  404cf0:	mov	x2, #0x0                   	// #0
  404cf4:	mov	w1, #0x6                   	// #6
  404cf8:	mov	w0, #0x4                   	// #4
  404cfc:	bl	40c530 <ferror@plt+0xa1e0>
  404d00:	tbz	w19, #15, 404d2c <ferror@plt+0x29dc>
  404d04:	ands	w19, w19, #0xffff7fff
  404d08:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404d0c:	add	x3, x3, #0x8f8
  404d10:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404d14:	csel	x3, x3, x22, ne  // ne = any
  404d18:	add	x4, x4, #0x9b8
  404d1c:	mov	x2, #0x0                   	// #0
  404d20:	mov	w1, #0x6                   	// #6
  404d24:	mov	w0, #0x4                   	// #4
  404d28:	bl	40c530 <ferror@plt+0xa1e0>
  404d2c:	tbz	w19, #14, 404d58 <ferror@plt+0x2a08>
  404d30:	ands	w19, w19, #0xffffbfff
  404d34:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404d38:	add	x3, x3, #0x8f8
  404d3c:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404d40:	csel	x3, x3, x22, ne  // ne = any
  404d44:	add	x4, x4, #0x9c0
  404d48:	mov	x2, #0x0                   	// #0
  404d4c:	mov	w1, #0x6                   	// #6
  404d50:	mov	w0, #0x4                   	// #4
  404d54:	bl	40c530 <ferror@plt+0xa1e0>
  404d58:	tbz	w19, #13, 404d84 <ferror@plt+0x2a34>
  404d5c:	ands	w19, w19, #0xffffdfff
  404d60:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404d64:	add	x3, x3, #0x8f8
  404d68:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404d6c:	csel	x3, x3, x22, ne  // ne = any
  404d70:	add	x4, x4, #0x9d0
  404d74:	mov	x2, #0x0                   	// #0
  404d78:	mov	w1, #0x6                   	// #6
  404d7c:	mov	w0, #0x4                   	// #4
  404d80:	bl	40c530 <ferror@plt+0xa1e0>
  404d84:	tbz	w19, #5, 404db0 <ferror@plt+0x2a60>
  404d88:	ands	w19, w19, #0xffffffdf
  404d8c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404d90:	add	x3, x3, #0x8f8
  404d94:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404d98:	csel	x3, x3, x22, ne  // ne = any
  404d9c:	add	x4, x4, #0x9d8
  404da0:	mov	x2, #0x0                   	// #0
  404da4:	mov	w1, #0x6                   	// #6
  404da8:	mov	w0, #0x4                   	// #4
  404dac:	bl	40c530 <ferror@plt+0xa1e0>
  404db0:	tbz	w19, #0, 404ddc <ferror@plt+0x2a8c>
  404db4:	ands	w19, w19, #0xfffffffe
  404db8:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404dbc:	add	x3, x3, #0x8f8
  404dc0:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404dc4:	csel	x3, x3, x22, ne  // ne = any
  404dc8:	add	x4, x4, #0x9e8
  404dcc:	mov	x2, #0x0                   	// #0
  404dd0:	mov	w1, #0x6                   	// #6
  404dd4:	mov	w0, #0x4                   	// #4
  404dd8:	bl	40c530 <ferror@plt+0xa1e0>
  404ddc:	tbz	w19, #16, 404e08 <ferror@plt+0x2ab8>
  404de0:	ands	w19, w19, #0xfffeffff
  404de4:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404de8:	add	x3, x3, #0x8f8
  404dec:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404df0:	csel	x3, x3, x22, ne  // ne = any
  404df4:	add	x4, x4, #0x9f0
  404df8:	mov	x2, #0x0                   	// #0
  404dfc:	mov	w1, #0x6                   	// #6
  404e00:	mov	w0, #0x4                   	// #4
  404e04:	bl	40c530 <ferror@plt+0xa1e0>
  404e08:	tbz	w19, #17, 404e34 <ferror@plt+0x2ae4>
  404e0c:	ands	w19, w19, #0xfffdffff
  404e10:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404e14:	add	x3, x3, #0x8f8
  404e18:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404e1c:	csel	x3, x3, x22, ne  // ne = any
  404e20:	add	x4, x4, #0xa00
  404e24:	mov	x2, #0x0                   	// #0
  404e28:	mov	w1, #0x6                   	// #6
  404e2c:	mov	w0, #0x4                   	// #4
  404e30:	bl	40c530 <ferror@plt+0xa1e0>
  404e34:	tbz	w19, #18, 404e60 <ferror@plt+0x2b10>
  404e38:	ands	w19, w19, #0xfffbffff
  404e3c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404e40:	add	x3, x3, #0x8f8
  404e44:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404e48:	csel	x3, x3, x22, ne  // ne = any
  404e4c:	add	x4, x4, #0xa08
  404e50:	mov	x2, #0x0                   	// #0
  404e54:	mov	w1, #0x6                   	// #6
  404e58:	mov	w0, #0x4                   	// #4
  404e5c:	bl	40c530 <ferror@plt+0xa1e0>
  404e60:	cbnz	w19, 404fe4 <ferror@plt+0x2c94>
  404e64:	cbnz	w23, 405004 <ferror@plt+0x2cb4>
  404e68:	mov	w0, #0x4                   	// #4
  404e6c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  404e70:	add	x1, x1, #0xa28
  404e74:	bl	40c128 <ferror@plt+0x9dd8>
  404e78:	ldr	x0, [sp, #384]
  404e7c:	cbz	x0, 404ea0 <ferror@plt+0x2b50>
  404e80:	ldr	w4, [x0, #4]
  404e84:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404e88:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  404e8c:	add	x3, x3, #0xa30
  404e90:	add	x2, x2, #0xa38
  404e94:	mov	w1, #0x6                   	// #6
  404e98:	mov	w0, #0x4                   	// #4
  404e9c:	bl	40c168 <ferror@plt+0x9e18>
  404ea0:	ldr	x0, [sp, #432]
  404ea4:	cbz	x0, 404ed0 <ferror@plt+0x2b80>
  404ea8:	ldr	w0, [x0, #4]
  404eac:	bl	40b488 <ferror@plt+0x9138>
  404eb0:	mov	x4, x0
  404eb4:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404eb8:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  404ebc:	add	x3, x3, #0x328
  404ec0:	add	x2, x2, #0xb0
  404ec4:	mov	w1, #0x6                   	// #6
  404ec8:	mov	w0, #0x4                   	// #4
  404ecc:	bl	40c530 <ferror@plt+0xa1e0>
  404ed0:	ldr	x2, [sp, #448]
  404ed4:	cbz	x2, 404ee8 <ferror@plt+0x2b98>
  404ed8:	ldrsh	w0, [x2, #2]
  404edc:	tbnz	w0, #31, 40503c <ferror@plt+0x2cec>
  404ee0:	ldrb	w0, [x2, #4]
  404ee4:	bl	404a10 <ferror@plt+0x26c0>
  404ee8:	ldr	x2, [sp, #560]
  404eec:	cbz	x2, 404f58 <ferror@plt+0x2c08>
  404ef0:	ldrh	w3, [x2], #4
  404ef4:	add	x0, sp, #0x48
  404ef8:	ldr	w19, [x20, #20]
  404efc:	mov	w1, #0x3                   	// #3
  404f00:	sub	w3, w3, #0x4
  404f04:	bl	40f8e8 <ferror@plt+0xd598>
  404f08:	ldr	x0, [sp, #80]
  404f0c:	cbz	x0, 404f3c <ferror@plt+0x2bec>
  404f10:	ldrh	w4, [x0, #4]
  404f14:	cmp	w4, #0x1
  404f18:	b.ls	405294 <ferror@plt+0x2f44>  // b.plast
  404f1c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404f20:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  404f24:	and	x4, x4, #0xffff
  404f28:	add	x3, x3, #0xb50
  404f2c:	add	x2, x2, #0xb60
  404f30:	mov	w1, #0x6                   	// #6
  404f34:	mov	w0, #0x4                   	// #4
  404f38:	bl	40c6a0 <ferror@plt+0xa350>
  404f3c:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  404f40:	ldr	w0, [x0, #3656]
  404f44:	cbz	w0, 404f58 <ferror@plt+0x2c08>
  404f48:	ldr	x0, [sp, #88]
  404f4c:	cbz	x0, 404f58 <ferror@plt+0x2c08>
  404f50:	mov	w1, w19
  404f54:	bl	407bf0 <ferror@plt+0x58a0>
  404f58:	mov	x3, x22
  404f5c:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404f60:	add	x4, x4, #0xca8
  404f64:	mov	x2, #0x0                   	// #0
  404f68:	mov	w1, #0x6                   	// #6
  404f6c:	mov	w0, #0x1                   	// #1
  404f70:	bl	40c530 <ferror@plt+0xa1e0>
  404f74:	bl	40c098 <ferror@plt+0x9d48>
  404f78:	mov	x0, x21
  404f7c:	bl	4021a0 <fflush@plt>
  404f80:	mov	w0, #0x0                   	// #0
  404f84:	ldp	x29, x30, [sp]
  404f88:	ldp	x19, x20, [sp, #16]
  404f8c:	ldp	x21, x22, [sp, #32]
  404f90:	ldr	x23, [sp, #48]
  404f94:	add	sp, sp, #0x310
  404f98:	ret
  404f9c:	ldp	x19, x20, [sp, #16]
  404fa0:	ldp	x21, x22, [sp, #32]
  404fa4:	ldp	x29, x30, [sp]
  404fa8:	add	sp, sp, #0x310
  404fac:	ret
  404fb0:	mov	w0, #0xffffffb7            	// #-73
  404fb4:	ands	w19, w19, w0
  404fb8:	b.ne	405028 <ferror@plt+0x2cd8>  // b.any
  404fbc:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  404fc0:	add	x22, x22, #0x900
  404fc4:	mov	x3, x22
  404fc8:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  404fcc:	mov	x2, #0x0                   	// #0
  404fd0:	add	x4, x4, #0x940
  404fd4:	mov	w1, #0x6                   	// #6
  404fd8:	mov	w0, #0x4                   	// #4
  404fdc:	bl	40c530 <ferror@plt+0xa1e0>
  404fe0:	b	404b74 <ferror@plt+0x2824>
  404fe4:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  404fe8:	mov	w4, w19
  404fec:	add	x3, x3, #0xa10
  404ff0:	mov	x2, #0x0                   	// #0
  404ff4:	mov	w1, #0x6                   	// #6
  404ff8:	mov	w0, #0x4                   	// #4
  404ffc:	bl	40c740 <ferror@plt+0xa3f0>
  405000:	cbz	w23, 404e68 <ferror@plt+0x2b18>
  405004:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  405008:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  40500c:	add	x4, x4, #0xa18
  405010:	add	x3, x3, #0xa20
  405014:	mov	x2, #0x0                   	// #0
  405018:	mov	w1, #0x6                   	// #6
  40501c:	mov	w0, #0x4                   	// #4
  405020:	bl	40c530 <ferror@plt+0xa1e0>
  405024:	b	404e68 <ferror@plt+0x2b18>
  405028:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  40502c:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  405030:	add	x3, x3, #0x8f8
  405034:	add	x22, x22, #0x900
  405038:	b	404fc8 <ferror@plt+0x2c78>
  40503c:	ldrh	w3, [x2], #4
  405040:	add	x0, sp, #0x48
  405044:	mov	w1, #0x22                  	// #34
  405048:	sub	w3, w3, #0x4
  40504c:	bl	40f8e8 <ferror@plt+0xd598>
  405050:	ldr	x0, [sp, #80]
  405054:	cbz	x0, 405060 <ferror@plt+0x2d10>
  405058:	ldrb	w0, [x0, #4]
  40505c:	bl	404a10 <ferror@plt+0x26c0>
  405060:	ldr	x0, [sp, #88]
  405064:	cbz	x0, 405088 <ferror@plt+0x2d38>
  405068:	ldrh	w4, [x0, #4]
  40506c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  405070:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  405074:	add	x3, x3, #0xa40
  405078:	add	x2, x2, #0xa50
  40507c:	mov	w1, #0x6                   	// #6
  405080:	mov	w0, #0x4                   	// #4
  405084:	bl	40c2f8 <ferror@plt+0x9fa8>
  405088:	ldr	x0, [sp, #96]
  40508c:	cbz	x0, 4050b0 <ferror@plt+0x2d60>
  405090:	ldr	w4, [x0, #4]
  405094:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  405098:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40509c:	add	x3, x3, #0xa60
  4050a0:	add	x2, x2, #0xa70
  4050a4:	mov	w1, #0x6                   	// #6
  4050a8:	mov	w0, #0x4                   	// #4
  4050ac:	bl	40c2f8 <ferror@plt+0x9fa8>
  4050b0:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4050b4:	ldr	w0, [x0, #3656]
  4050b8:	cbz	w0, 404ee8 <ferror@plt+0x2b98>
  4050bc:	bl	40c030 <ferror@plt+0x9ce0>
  4050c0:	tst	w0, #0xff
  4050c4:	b.eq	4052c4 <ferror@plt+0x2f74>  // b.none
  4050c8:	ldr	x0, [sp, #104]
  4050cc:	cbz	x0, 4050e4 <ferror@plt+0x2d94>
  4050d0:	ldrb	w2, [x0, #4]
  4050d4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4050d8:	mov	x0, x21
  4050dc:	add	x1, x1, #0xa80
  4050e0:	bl	404988 <ferror@plt+0x2638>
  4050e4:	ldr	x0, [sp, #112]
  4050e8:	cbz	x0, 405100 <ferror@plt+0x2db0>
  4050ec:	ldrb	w2, [x0, #4]
  4050f0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4050f4:	mov	x0, x21
  4050f8:	add	x1, x1, #0xa88
  4050fc:	bl	404988 <ferror@plt+0x2638>
  405100:	ldr	x0, [sp, #120]
  405104:	cbz	x0, 40511c <ferror@plt+0x2dcc>
  405108:	ldrb	w2, [x0, #4]
  40510c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405110:	mov	x0, x21
  405114:	add	x1, x1, #0xa90
  405118:	bl	404988 <ferror@plt+0x2638>
  40511c:	ldr	x0, [sp, #128]
  405120:	cbz	x0, 405138 <ferror@plt+0x2de8>
  405124:	ldrb	w2, [x0, #4]
  405128:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40512c:	mov	x0, x21
  405130:	add	x1, x1, #0xaa0
  405134:	bl	404988 <ferror@plt+0x2638>
  405138:	ldr	x0, [sp, #136]
  40513c:	cbz	x0, 405154 <ferror@plt+0x2e04>
  405140:	ldrb	w2, [x0, #4]
  405144:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405148:	mov	x0, x21
  40514c:	add	x1, x1, #0xab0
  405150:	bl	404988 <ferror@plt+0x2638>
  405154:	ldr	x0, [sp, #160]
  405158:	cbz	x0, 405170 <ferror@plt+0x2e20>
  40515c:	ldrb	w2, [x0, #4]
  405160:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405164:	mov	x0, x21
  405168:	add	x1, x1, #0xac0
  40516c:	bl	404988 <ferror@plt+0x2638>
  405170:	ldr	x0, [sp, #144]
  405174:	cbz	x0, 40518c <ferror@plt+0x2e3c>
  405178:	ldrb	w2, [x0, #4]
  40517c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405180:	mov	x0, x21
  405184:	add	x1, x1, #0xad0
  405188:	bl	404988 <ferror@plt+0x2638>
  40518c:	ldr	x0, [sp, #288]
  405190:	cbz	x0, 4051a8 <ferror@plt+0x2e58>
  405194:	ldrb	w2, [x0, #4]
  405198:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40519c:	mov	x0, x21
  4051a0:	add	x1, x1, #0xad8
  4051a4:	bl	404988 <ferror@plt+0x2638>
  4051a8:	ldr	x0, [sp, #296]
  4051ac:	cbz	x0, 4051c4 <ferror@plt+0x2e74>
  4051b0:	ldrb	w2, [x0, #4]
  4051b4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4051b8:	mov	x0, x21
  4051bc:	add	x1, x1, #0xae8
  4051c0:	bl	404988 <ferror@plt+0x2638>
  4051c4:	ldr	x0, [sp, #328]
  4051c8:	cbz	x0, 4051e0 <ferror@plt+0x2e90>
  4051cc:	ldrb	w2, [x0, #4]
  4051d0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4051d4:	mov	x0, x21
  4051d8:	add	x1, x1, #0xb00
  4051dc:	bl	404988 <ferror@plt+0x2638>
  4051e0:	ldr	x0, [sp, #304]
  4051e4:	cbz	x0, 4051fc <ferror@plt+0x2eac>
  4051e8:	ldrb	w2, [x0, #4]
  4051ec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4051f0:	mov	x0, x21
  4051f4:	add	x1, x1, #0xb10
  4051f8:	bl	404988 <ferror@plt+0x2638>
  4051fc:	ldr	x0, [sp, #344]
  405200:	cbz	x0, 40522c <ferror@plt+0x2edc>
  405204:	ldr	w0, [x0, #4]
  405208:	bl	40b488 <ferror@plt+0x9138>
  40520c:	mov	x4, x0
  405210:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  405214:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  405218:	add	x3, x3, #0xb20
  40521c:	add	x2, x2, #0xb30
  405220:	mov	w1, #0x6                   	// #6
  405224:	mov	w0, #0x4                   	// #4
  405228:	bl	40c530 <ferror@plt+0xa1e0>
  40522c:	ldr	x0, [sp, #336]
  405230:	cbz	x0, 404ee8 <ferror@plt+0x2b98>
  405234:	ldrb	w2, [x0, #4]
  405238:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40523c:	mov	x0, x21
  405240:	add	x1, x1, #0xb40
  405244:	bl	404988 <ferror@plt+0x2638>
  405248:	b	404ee8 <ferror@plt+0x2b98>
  40524c:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  405250:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  405254:	add	x4, x4, #0x930
  405258:	add	x3, x3, #0x8f8
  40525c:	mov	x2, #0x0                   	// #0
  405260:	mov	w1, #0x6                   	// #6
  405264:	mov	w0, #0x4                   	// #4
  405268:	bl	40c530 <ferror@plt+0xa1e0>
  40526c:	b	404b64 <ferror@plt+0x2814>
  405270:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  405274:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  405278:	add	x3, x3, #0x230
  40527c:	add	x2, x2, #0x240
  405280:	mov	w4, #0x1                   	// #1
  405284:	mov	w1, #0x6                   	// #6
  405288:	mov	w0, #0x4                   	// #4
  40528c:	bl	40c610 <ferror@plt+0xa2c0>
  405290:	b	404af4 <ferror@plt+0x27a4>
  405294:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405298:	add	x0, x0, #0xcf0
  40529c:	add	x4, x0, w4, sxtw #3
  4052a0:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4052a4:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  4052a8:	add	x3, x3, #0xb68
  4052ac:	add	x2, x2, #0xb60
  4052b0:	mov	w1, #0x6                   	// #6
  4052b4:	ldr	x4, [x4, #40]
  4052b8:	mov	w0, #0x4                   	// #4
  4052bc:	bl	40c530 <ferror@plt+0xa1e0>
  4052c0:	b	404f3c <ferror@plt+0x2bec>
  4052c4:	adrp	x2, 427000 <ferror@plt+0x24cb0>
  4052c8:	mov	x0, x21
  4052cc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4052d0:	add	x1, x1, #0xa78
  4052d4:	ldr	x2, [x2, #832]
  4052d8:	bl	402320 <fprintf@plt>
  4052dc:	b	4050c8 <ferror@plt+0x2d78>
  4052e0:	mov	w0, #0xffffffff            	// #-1
  4052e4:	ldp	x19, x20, [sp, #16]
  4052e8:	ldp	x21, x22, [sp, #32]
  4052ec:	b	404fa4 <ferror@plt+0x2c54>
  4052f0:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4052f4:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4052f8:	mov	x2, #0x13                  	// #19
  4052fc:	add	x0, x0, #0x908
  405300:	ldr	x3, [x1, #848]
  405304:	mov	x1, #0x1                   	// #1
  405308:	bl	402180 <fwrite@plt>
  40530c:	mov	w0, #0xffffffff            	// #-1
  405310:	b	404fa4 <ferror@plt+0x2c54>
  405314:	nop
  405318:	stp	x29, x30, [sp, #-32]!
  40531c:	mov	x29, sp
  405320:	stp	x19, x20, [sp, #16]
  405324:	mov	x20, x0
  405328:	mov	x19, x1
  40532c:	ldrb	w0, [x2]
  405330:	cmp	w0, #0x6f
  405334:	b.ne	405364 <ferror@plt+0x3014>  // b.any
  405338:	ldrb	w0, [x2, #1]
  40533c:	cmp	w0, #0x6e
  405340:	b.ne	405364 <ferror@plt+0x3014>  // b.any
  405344:	ldrb	w0, [x2, #2]
  405348:	cbnz	w0, 405364 <ferror@plt+0x3014>
  40534c:	mov	w1, #0x1                   	// #1
  405350:	strb	w1, [x19]
  405354:	mov	w0, #0x1                   	// #1
  405358:	ldp	x19, x20, [sp, #16]
  40535c:	ldp	x29, x30, [sp], #32
  405360:	ret
  405364:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405368:	mov	x0, x2
  40536c:	add	x1, x1, #0x8c0
  405370:	bl	4020a0 <strcmp@plt>
  405374:	cbnz	w0, 40538c <ferror@plt+0x303c>
  405378:	strb	wzr, [x19]
  40537c:	mov	w0, #0x1                   	// #1
  405380:	ldp	x19, x20, [sp, #16]
  405384:	ldp	x29, x30, [sp], #32
  405388:	ret
  40538c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405390:	mov	x2, x20
  405394:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405398:	add	x1, x1, #0xb78
  40539c:	ldr	x0, [x0, #848]
  4053a0:	bl	402320 <fprintf@plt>
  4053a4:	mov	w0, #0x0                   	// #0
  4053a8:	ldp	x19, x20, [sp, #16]
  4053ac:	ldp	x29, x30, [sp], #32
  4053b0:	ret
  4053b4:	nop
  4053b8:	sub	sp, sp, #0x2c0
  4053bc:	mov	x2, #0x220                 	// #544
  4053c0:	stp	x29, x30, [sp]
  4053c4:	mov	x29, sp
  4053c8:	stp	x19, x20, [sp, #16]
  4053cc:	mov	w19, w0
  4053d0:	mov	x20, x1
  4053d4:	add	x0, sp, #0xa0
  4053d8:	mov	w1, #0x0                   	// #0
  4053dc:	bl	401f80 <memset@plt>
  4053e0:	mov	x2, #0x20                  	// #32
  4053e4:	mov	w0, #0xffffffff            	// #-1
  4053e8:	movk	x2, #0x13, lsl #32
  4053ec:	mov	w1, #0x7                   	// #7
  4053f0:	movk	x2, #0x1, lsl #48
  4053f4:	strb	w0, [sp, #140]
  4053f8:	strb	w0, [sp, #141]
  4053fc:	strb	w0, [sp, #142]
  405400:	strb	w0, [sp, #143]
  405404:	strb	w0, [sp, #144]
  405408:	strb	w0, [sp, #145]
  40540c:	strb	w0, [sp, #146]
  405410:	strb	w0, [sp, #147]
  405414:	strb	w0, [sp, #148]
  405418:	strb	w0, [sp, #149]
  40541c:	strb	w0, [sp, #150]
  405420:	strb	w0, [sp, #151]
  405424:	str	x2, [sp, #160]
  405428:	strb	w1, [sp, #176]
  40542c:	cbz	w19, 405ab4 <ferror@plt+0x3764>
  405430:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405434:	add	x0, x0, #0xcf0
  405438:	stp	x21, x22, [sp, #32]
  40543c:	adrp	x21, 410000 <ferror@plt+0xdcb0>
  405440:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  405444:	add	x21, x21, #0x38
  405448:	add	x22, x22, #0xa88
  40544c:	stp	x23, x24, [sp, #48]
  405450:	mov	w24, #0xffffffff            	// #-1
  405454:	mov	x23, #0x0                   	// #0
  405458:	stp	x25, x26, [sp, #64]
  40545c:	mov	w25, w24
  405460:	mov	w26, #0x0                   	// #0
  405464:	stp	x27, x28, [sp, #80]
  405468:	stp	wzr, w24, [sp, #100]
  40546c:	str	w24, [sp, #108]
  405470:	str	x0, [sp, #112]
  405474:	b	405494 <ferror@plt+0x3144>
  405478:	subs	w19, w19, #0x1
  40547c:	add	x28, x20, #0x8
  405480:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405484:	ldr	x23, [x20, #8]
  405488:	add	x20, x28, #0x8
  40548c:	subs	w19, w19, #0x1
  405490:	b.eq	405548 <ferror@plt+0x31f8>  // b.none
  405494:	ldr	x28, [x20]
  405498:	mov	x1, x21
  40549c:	mov	x0, x28
  4054a0:	bl	4020a0 <strcmp@plt>
  4054a4:	cbz	w0, 405478 <ferror@plt+0x3128>
  4054a8:	mov	x1, x22
  4054ac:	mov	x0, x28
  4054b0:	bl	4020a0 <strcmp@plt>
  4054b4:	cbnz	w0, 405500 <ferror@plt+0x31b0>
  4054b8:	subs	w19, w19, #0x1
  4054bc:	add	x28, x20, #0x8
  4054c0:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  4054c4:	ldr	x2, [x20, #8]
  4054c8:	add	x1, sp, #0x95
  4054cc:	mov	x0, x22
  4054d0:	bl	405318 <ferror@plt+0x2fc8>
  4054d4:	tst	w0, #0xff
  4054d8:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  4054dc:	mov	w0, #0xffffffff            	// #-1
  4054e0:	ldp	x29, x30, [sp]
  4054e4:	ldp	x19, x20, [sp, #16]
  4054e8:	ldp	x21, x22, [sp, #32]
  4054ec:	ldp	x23, x24, [sp, #48]
  4054f0:	ldp	x25, x26, [sp, #64]
  4054f4:	ldp	x27, x28, [sp, #80]
  4054f8:	add	sp, sp, #0x2c0
  4054fc:	ret
  405500:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405504:	add	x27, x1, #0xa80
  405508:	mov	x1, x27
  40550c:	mov	x0, x28
  405510:	bl	4020a0 <strcmp@plt>
  405514:	cbnz	w0, 40564c <ferror@plt+0x32fc>
  405518:	subs	w19, w19, #0x1
  40551c:	add	x28, x20, #0x8
  405520:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405524:	ldr	x2, [x20, #8]
  405528:	mov	x0, x27
  40552c:	add	x1, sp, #0x94
  405530:	bl	405318 <ferror@plt+0x2fc8>
  405534:	tst	w0, #0xff
  405538:	b.eq	4054dc <ferror@plt+0x318c>  // b.none
  40553c:	add	x20, x28, #0x8
  405540:	subs	w19, w19, #0x1
  405544:	b.ne	405494 <ferror@plt+0x3144>  // b.any
  405548:	cbz	x23, 405aa4 <ferror@plt+0x3754>
  40554c:	mov	x0, x23
  405550:	bl	40b610 <ferror@plt+0x92c0>
  405554:	str	w0, [sp, #180]
  405558:	cbz	w0, 405bb8 <ferror@plt+0x3868>
  40555c:	add	x0, sp, #0xa0
  405560:	mov	w2, #0x800c                	// #32780
  405564:	mov	w1, #0x220                 	// #544
  405568:	bl	40f4f0 <ferror@plt+0xd1a0>
  40556c:	ldrsb	w3, [sp, #149]
  405570:	mov	x19, x0
  405574:	tbz	w3, #31, 405904 <ferror@plt+0x35b4>
  405578:	ldrsb	w3, [sp, #148]
  40557c:	tbz	w3, #31, 4058e8 <ferror@plt+0x3598>
  405580:	ldrsb	w3, [sp, #150]
  405584:	tbz	w3, #31, 4058cc <ferror@plt+0x357c>
  405588:	ldrsb	w3, [sp, #151]
  40558c:	tbz	w3, #31, 4058b0 <ferror@plt+0x3560>
  405590:	ldrsb	w3, [sp, #143]
  405594:	tbz	w3, #31, 405894 <ferror@plt+0x3544>
  405598:	ldrsb	w3, [sp, #145]
  40559c:	tbz	w3, #31, 405878 <ferror@plt+0x3528>
  4055a0:	ldrsb	w3, [sp, #146]
  4055a4:	tbz	w3, #31, 40585c <ferror@plt+0x350c>
  4055a8:	ldrsb	w3, [sp, #141]
  4055ac:	tbz	w3, #31, 405840 <ferror@plt+0x34f0>
  4055b0:	ldrsb	w3, [sp, #142]
  4055b4:	tbz	w3, #31, 405824 <ferror@plt+0x34d4>
  4055b8:	ldr	w0, [sp, #100]
  4055bc:	cbnz	w0, 4059a8 <ferror@plt+0x3658>
  4055c0:	ldr	w0, [sp, #108]
  4055c4:	tbz	w0, #31, 405804 <ferror@plt+0x34b4>
  4055c8:	ldr	w0, [sp, #104]
  4055cc:	tbz	w0, #31, 4057e0 <ferror@plt+0x3490>
  4055d0:	ldrsb	w3, [sp, #140]
  4055d4:	cmn	w3, #0x1
  4055d8:	b.ne	4057c0 <ferror@plt+0x3470>  // b.any
  4055dc:	ldrsb	w3, [sp, #144]
  4055e0:	cmn	w3, #0x1
  4055e4:	b.ne	4057a0 <ferror@plt+0x3450>  // b.any
  4055e8:	ldrsb	w3, [sp, #147]
  4055ec:	cmn	w3, #0x1
  4055f0:	b.ne	405784 <ferror@plt+0x3434>  // b.any
  4055f4:	cmn	w25, #0x1
  4055f8:	b.ne	405754 <ferror@plt+0x3404>  // b.any
  4055fc:	mov	x1, x19
  405600:	add	x0, sp, #0xa0
  405604:	bl	40f528 <ferror@plt+0xd1d8>
  405608:	cmp	w24, #0x0
  40560c:	ccmp	w26, #0x0, #0x0, lt  // lt = tstop
  405610:	b.ne	405978 <ferror@plt+0x3628>  // b.any
  405614:	add	x1, sp, #0xa0
  405618:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  40561c:	mov	x2, #0x0                   	// #0
  405620:	add	x0, x0, #0x308
  405624:	bl	40ed28 <ferror@plt+0xc9d8>
  405628:	asr	w0, w0, #31
  40562c:	ldp	x21, x22, [sp, #32]
  405630:	ldp	x23, x24, [sp, #48]
  405634:	ldp	x25, x26, [sp, #64]
  405638:	ldp	x27, x28, [sp, #80]
  40563c:	ldp	x29, x30, [sp]
  405640:	ldp	x19, x20, [sp, #16]
  405644:	add	sp, sp, #0x2c0
  405648:	ret
  40564c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405650:	add	x27, x1, #0xaa0
  405654:	mov	x1, x27
  405658:	mov	x0, x28
  40565c:	bl	4020a0 <strcmp@plt>
  405660:	cbnz	w0, 40568c <ferror@plt+0x333c>
  405664:	subs	w19, w19, #0x1
  405668:	add	x28, x20, #0x8
  40566c:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405670:	ldr	x2, [x20, #8]
  405674:	mov	x0, x27
  405678:	add	x1, sp, #0x96
  40567c:	bl	405318 <ferror@plt+0x2fc8>
  405680:	tst	w0, #0xff
  405684:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  405688:	b	4054dc <ferror@plt+0x318c>
  40568c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405690:	add	x27, x1, #0xa90
  405694:	mov	x1, x27
  405698:	mov	x0, x28
  40569c:	bl	4020a0 <strcmp@plt>
  4056a0:	cbnz	w0, 4056cc <ferror@plt+0x337c>
  4056a4:	subs	w19, w19, #0x1
  4056a8:	add	x28, x20, #0x8
  4056ac:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  4056b0:	ldr	x2, [x20, #8]
  4056b4:	mov	x0, x27
  4056b8:	add	x1, sp, #0x97
  4056bc:	bl	405318 <ferror@plt+0x2fc8>
  4056c0:	tst	w0, #0xff
  4056c4:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  4056c8:	b	4054dc <ferror@plt+0x318c>
  4056cc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4056d0:	mov	x0, x28
  4056d4:	add	x1, x1, #0xab0
  4056d8:	bl	4020a0 <strcmp@plt>
  4056dc:	cbnz	w0, 405710 <ferror@plt+0x33c0>
  4056e0:	subs	w19, w19, #0x1
  4056e4:	add	x28, x20, #0x8
  4056e8:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  4056ec:	ldr	x2, [x20, #8]
  4056f0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4056f4:	add	x1, x0, #0xab0
  4056f8:	mov	x0, x1
  4056fc:	add	x1, sp, #0x8d
  405700:	bl	405318 <ferror@plt+0x2fc8>
  405704:	tst	w0, #0xff
  405708:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  40570c:	b	4054dc <ferror@plt+0x318c>
  405710:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405714:	mov	x0, x28
  405718:	add	x1, x1, #0xac0
  40571c:	bl	4020a0 <strcmp@plt>
  405720:	cbnz	w0, 405920 <ferror@plt+0x35d0>
  405724:	subs	w19, w19, #0x1
  405728:	add	x28, x20, #0x8
  40572c:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405730:	ldr	x2, [x20, #8]
  405734:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405738:	add	x1, x0, #0xac0
  40573c:	mov	x0, x1
  405740:	add	x1, sp, #0x8e
  405744:	bl	405318 <ferror@plt+0x2fc8>
  405748:	tst	w0, #0xff
  40574c:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  405750:	b	4054dc <ferror@plt+0x318c>
  405754:	mov	w3, w25
  405758:	mov	w2, #0x22                  	// #34
  40575c:	mov	w1, #0x220                 	// #544
  405760:	add	x0, sp, #0xa0
  405764:	bl	40f3a0 <ferror@plt+0xd050>
  405768:	mov	x1, x19
  40576c:	add	x0, sp, #0xa0
  405770:	bl	40f528 <ferror@plt+0xd1d8>
  405774:	cmp	w24, #0x0
  405778:	ccmp	w26, #0x0, #0x0, lt  // lt = tstop
  40577c:	b.eq	405614 <ferror@plt+0x32c4>  // b.none
  405780:	b	405978 <ferror@plt+0x3628>
  405784:	add	x0, sp, #0xa0
  405788:	mov	w2, #0x21                  	// #33
  40578c:	mov	w1, #0x220                 	// #544
  405790:	bl	40f360 <ferror@plt+0xd010>
  405794:	cmn	w25, #0x1
  405798:	b.eq	4055fc <ferror@plt+0x32ac>  // b.none
  40579c:	b	405754 <ferror@plt+0x3404>
  4057a0:	add	x0, sp, #0xa0
  4057a4:	mov	w2, #0x1d                  	// #29
  4057a8:	mov	w1, #0x220                 	// #544
  4057ac:	bl	40f360 <ferror@plt+0xd010>
  4057b0:	ldrsb	w3, [sp, #147]
  4057b4:	cmn	w3, #0x1
  4057b8:	b.eq	4055f4 <ferror@plt+0x32a4>  // b.none
  4057bc:	b	405784 <ferror@plt+0x3434>
  4057c0:	add	x0, sp, #0xa0
  4057c4:	mov	w2, #0x20                  	// #32
  4057c8:	mov	w1, #0x220                 	// #544
  4057cc:	bl	40f360 <ferror@plt+0xd010>
  4057d0:	ldrsb	w3, [sp, #144]
  4057d4:	cmn	w3, #0x1
  4057d8:	b.eq	4055e8 <ferror@plt+0x3298>  // b.none
  4057dc:	b	4057a0 <ferror@plt+0x3450>
  4057e0:	mov	w3, w0
  4057e4:	mov	w2, #0x1                   	// #1
  4057e8:	add	x0, sp, #0xa0
  4057ec:	mov	w1, #0x220                 	// #544
  4057f0:	bl	40f360 <ferror@plt+0xd010>
  4057f4:	ldrsb	w3, [sp, #140]
  4057f8:	cmn	w3, #0x1
  4057fc:	b.eq	4055dc <ferror@plt+0x328c>  // b.none
  405800:	b	4057c0 <ferror@plt+0x3470>
  405804:	mov	w3, w0
  405808:	mov	w2, #0x2                   	// #2
  40580c:	add	x0, sp, #0xa0
  405810:	mov	w1, #0x220                 	// #544
  405814:	bl	40f380 <ferror@plt+0xd030>
  405818:	ldr	w0, [sp, #104]
  40581c:	tbnz	w0, #31, 4055d0 <ferror@plt+0x3280>
  405820:	b	4057e0 <ferror@plt+0x3490>
  405824:	add	x0, sp, #0xa0
  405828:	mov	w2, #0xb                   	// #11
  40582c:	mov	w1, #0x220                 	// #544
  405830:	bl	40f360 <ferror@plt+0xd010>
  405834:	ldr	w0, [sp, #100]
  405838:	cbz	w0, 4055c0 <ferror@plt+0x3270>
  40583c:	b	4059a8 <ferror@plt+0x3658>
  405840:	add	x0, sp, #0xa0
  405844:	mov	w2, #0x8                   	// #8
  405848:	mov	w1, #0x220                 	// #544
  40584c:	bl	40f360 <ferror@plt+0xd010>
  405850:	ldrsb	w3, [sp, #142]
  405854:	tbnz	w3, #31, 4055b8 <ferror@plt+0x3268>
  405858:	b	405824 <ferror@plt+0x34d4>
  40585c:	add	x0, sp, #0xa0
  405860:	mov	w2, #0x1c                  	// #28
  405864:	mov	w1, #0x220                 	// #544
  405868:	bl	40f360 <ferror@plt+0xd010>
  40586c:	ldrsb	w3, [sp, #141]
  405870:	tbnz	w3, #31, 4055b0 <ferror@plt+0x3260>
  405874:	b	405840 <ferror@plt+0x34f0>
  405878:	add	x0, sp, #0xa0
  40587c:	mov	w2, #0x1b                  	// #27
  405880:	mov	w1, #0x220                 	// #544
  405884:	bl	40f360 <ferror@plt+0xd010>
  405888:	ldrsb	w3, [sp, #146]
  40588c:	tbnz	w3, #31, 4055a8 <ferror@plt+0x3258>
  405890:	b	40585c <ferror@plt+0x350c>
  405894:	add	x0, sp, #0xa0
  405898:	mov	w2, #0x9                   	// #9
  40589c:	mov	w1, #0x220                 	// #544
  4058a0:	bl	40f360 <ferror@plt+0xd010>
  4058a4:	ldrsb	w3, [sp, #145]
  4058a8:	tbnz	w3, #31, 4055a0 <ferror@plt+0x3250>
  4058ac:	b	405878 <ferror@plt+0x3528>
  4058b0:	add	x0, sp, #0xa0
  4058b4:	mov	w2, #0x6                   	// #6
  4058b8:	mov	w1, #0x220                 	// #544
  4058bc:	bl	40f360 <ferror@plt+0xd010>
  4058c0:	ldrsb	w3, [sp, #143]
  4058c4:	tbnz	w3, #31, 405598 <ferror@plt+0x3248>
  4058c8:	b	405894 <ferror@plt+0x3544>
  4058cc:	add	x0, sp, #0xa0
  4058d0:	mov	w2, #0x7                   	// #7
  4058d4:	mov	w1, #0x220                 	// #544
  4058d8:	bl	40f360 <ferror@plt+0xd010>
  4058dc:	ldrsb	w3, [sp, #151]
  4058e0:	tbnz	w3, #31, 405590 <ferror@plt+0x3240>
  4058e4:	b	4058b0 <ferror@plt+0x3560>
  4058e8:	add	x0, sp, #0xa0
  4058ec:	mov	w2, #0x4                   	// #4
  4058f0:	mov	w1, #0x220                 	// #544
  4058f4:	bl	40f360 <ferror@plt+0xd010>
  4058f8:	ldrsb	w3, [sp, #150]
  4058fc:	tbnz	w3, #31, 405588 <ferror@plt+0x3238>
  405900:	b	4058cc <ferror@plt+0x357c>
  405904:	add	x0, sp, #0xa0
  405908:	mov	w2, #0x5                   	// #5
  40590c:	mov	w1, #0x220                 	// #544
  405910:	bl	40f360 <ferror@plt+0xd010>
  405914:	ldrsb	w3, [sp, #148]
  405918:	tbnz	w3, #31, 405580 <ferror@plt+0x3230>
  40591c:	b	4058e8 <ferror@plt+0x3598>
  405920:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405924:	mov	x0, x28
  405928:	add	x1, x1, #0xad0
  40592c:	bl	4020a0 <strcmp@plt>
  405930:	cbz	w0, 4059c8 <ferror@plt+0x3678>
  405934:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405938:	mov	x0, x28
  40593c:	add	x1, x1, #0xad8
  405940:	bl	4020a0 <strcmp@plt>
  405944:	cbnz	w0, 405a28 <ferror@plt+0x36d8>
  405948:	subs	w19, w19, #0x1
  40594c:	add	x28, x20, #0x8
  405950:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405954:	ldr	x2, [x20, #8]
  405958:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40595c:	add	x1, x0, #0xad8
  405960:	mov	x0, x1
  405964:	add	x1, sp, #0x91
  405968:	bl	405318 <ferror@plt+0x2fc8>
  40596c:	tst	w0, #0xff
  405970:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  405974:	b	4054dc <ferror@plt+0x318c>
  405978:	add	x0, sp, #0xa0
  40597c:	mov	w2, #0x1a                  	// #26
  405980:	mov	w1, #0x220                 	// #544
  405984:	bl	40f4f0 <ferror@plt+0xd1a0>
  405988:	mov	x19, x0
  40598c:	cbnz	w26, 405a10 <ferror@plt+0x36c0>
  405990:	cmn	w24, #0x1
  405994:	b.ne	4059f8 <ferror@plt+0x36a8>  // b.any
  405998:	mov	x1, x19
  40599c:	add	x0, sp, #0xa0
  4059a0:	bl	40f528 <ferror@plt+0xd1d8>
  4059a4:	b	405614 <ferror@plt+0x32c4>
  4059a8:	mov	x3, x0
  4059ac:	mov	w2, #0x3                   	// #3
  4059b0:	add	x0, sp, #0xa0
  4059b4:	mov	w1, #0x220                 	// #544
  4059b8:	bl	40f3a0 <ferror@plt+0xd050>
  4059bc:	ldr	w0, [sp, #108]
  4059c0:	tbnz	w0, #31, 4055c8 <ferror@plt+0x3278>
  4059c4:	b	405804 <ferror@plt+0x34b4>
  4059c8:	subs	w19, w19, #0x1
  4059cc:	add	x28, x20, #0x8
  4059d0:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  4059d4:	ldr	x2, [x20, #8]
  4059d8:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4059dc:	add	x1, x0, #0xad0
  4059e0:	mov	x0, x1
  4059e4:	add	x1, sp, #0x8f
  4059e8:	bl	405318 <ferror@plt+0x2fc8>
  4059ec:	tst	w0, #0xff
  4059f0:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  4059f4:	b	4054dc <ferror@plt+0x318c>
  4059f8:	mov	w3, w24
  4059fc:	add	x0, sp, #0xa0
  405a00:	mov	w2, #0x1                   	// #1
  405a04:	mov	w1, #0x220                 	// #544
  405a08:	bl	40f380 <ferror@plt+0xd030>
  405a0c:	b	405998 <ferror@plt+0x3648>
  405a10:	mov	w3, w26
  405a14:	add	x0, sp, #0xa0
  405a18:	mov	w2, #0x0                   	// #0
  405a1c:	mov	w1, #0x220                 	// #544
  405a20:	bl	40f380 <ferror@plt+0xd030>
  405a24:	b	405990 <ferror@plt+0x3640>
  405a28:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405a2c:	mov	x0, x28
  405a30:	add	x1, x1, #0xae8
  405a34:	bl	4020a0 <strcmp@plt>
  405a38:	cbz	w0, 405a74 <ferror@plt+0x3724>
  405a3c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405a40:	mov	x0, x28
  405a44:	add	x1, x1, #0xa70
  405a48:	bl	4020a0 <strcmp@plt>
  405a4c:	cbnz	w0, 405ad8 <ferror@plt+0x3788>
  405a50:	subs	w19, w19, #0x1
  405a54:	add	x28, x20, #0x8
  405a58:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405a5c:	ldr	x0, [x20, #8]
  405a60:	mov	w2, #0xa                   	// #10
  405a64:	mov	x1, #0x0                   	// #0
  405a68:	bl	4020c0 <strtol@plt>
  405a6c:	str	w0, [sp, #100]
  405a70:	b	405488 <ferror@plt+0x3138>
  405a74:	subs	w19, w19, #0x1
  405a78:	add	x28, x20, #0x8
  405a7c:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405a80:	ldr	x2, [x20, #8]
  405a84:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405a88:	add	x1, x0, #0xae8
  405a8c:	mov	x0, x1
  405a90:	add	x1, sp, #0x92
  405a94:	bl	405318 <ferror@plt+0x2fc8>
  405a98:	tst	w0, #0xff
  405a9c:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  405aa0:	b	4054dc <ferror@plt+0x318c>
  405aa4:	ldp	x21, x22, [sp, #32]
  405aa8:	ldp	x23, x24, [sp, #48]
  405aac:	ldp	x25, x26, [sp, #64]
  405ab0:	ldp	x27, x28, [sp, #80]
  405ab4:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  405ab8:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405abc:	mov	x2, #0x1f                  	// #31
  405ac0:	ldr	x3, [x1, #848]
  405ac4:	add	x0, x0, #0xbb8
  405ac8:	mov	x1, #0x1                   	// #1
  405acc:	bl	402180 <fwrite@plt>
  405ad0:	mov	w0, #0xffffffff            	// #-1
  405ad4:	b	40563c <ferror@plt+0x32ec>
  405ad8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405adc:	mov	x0, x28
  405ae0:	add	x1, x1, #0xa50
  405ae4:	bl	4020a0 <strcmp@plt>
  405ae8:	cbnz	w0, 405b18 <ferror@plt+0x37c8>
  405aec:	subs	w19, w19, #0x1
  405af0:	add	x28, x20, #0x8
  405af4:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405af8:	ldr	x0, [x20, #8]
  405afc:	mov	w2, #0xa                   	// #10
  405b00:	mov	x1, #0x0                   	// #0
  405b04:	bl	4020c0 <strtol@plt>
  405b08:	sxth	w0, w0
  405b0c:	str	w0, [sp, #108]
  405b10:	b	405488 <ferror@plt+0x3138>
  405b14:	bl	4091e8 <ferror@plt+0x6e98>
  405b18:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405b1c:	mov	x0, x28
  405b20:	add	x1, x1, #0x180
  405b24:	bl	4020a0 <strcmp@plt>
  405b28:	cbnz	w0, 405bd4 <ferror@plt+0x3884>
  405b2c:	subs	w19, w19, #0x1
  405b30:	add	x28, x20, #0x8
  405b34:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405b38:	ldr	x0, [x20, #8]
  405b3c:	add	x1, sp, #0x98
  405b40:	mov	w2, #0xa                   	// #10
  405b44:	bl	4020c0 <strtol@plt>
  405b48:	mov	x27, x0
  405b4c:	ldr	x1, [x20, #8]
  405b50:	ldrb	w0, [x1]
  405b54:	cbz	w0, 405c4c <ferror@plt+0x38fc>
  405b58:	ldr	x0, [sp, #152]
  405b5c:	sxtb	w2, w27
  405b60:	str	w2, [sp, #104]
  405b64:	ldrb	w0, [x0]
  405b68:	cbz	w0, 405488 <ferror@plt+0x3138>
  405b6c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405b70:	add	x0, x0, #0xba8
  405b74:	mov	x20, #0x0                   	// #0
  405b78:	sxtb	w2, w20
  405b7c:	str	w2, [sp, #104]
  405b80:	str	x1, [sp, #120]
  405b84:	bl	4020a0 <strcmp@plt>
  405b88:	cbz	w0, 405488 <ferror@plt+0x3138>
  405b8c:	add	x20, x20, #0x1
  405b90:	cmp	x20, #0x5
  405b94:	b.eq	405ca8 <ferror@plt+0x3958>  // b.none
  405b98:	ldp	x0, x1, [sp, #112]
  405b9c:	sxtb	w2, w20
  405ba0:	str	w2, [sp, #104]
  405ba4:	str	x1, [sp, #120]
  405ba8:	ldr	x0, [x0, x20, lsl #3]
  405bac:	bl	4020a0 <strcmp@plt>
  405bb0:	cbnz	w0, 405b8c <ferror@plt+0x383c>
  405bb4:	b	405488 <ferror@plt+0x3138>
  405bb8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405bbc:	mov	x2, x23
  405bc0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405bc4:	add	x1, x1, #0x188
  405bc8:	ldr	x0, [x0, #848]
  405bcc:	bl	402320 <fprintf@plt>
  405bd0:	b	4054dc <ferror@plt+0x318c>
  405bd4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405bd8:	mov	x0, x28
  405bdc:	add	x1, x1, #0xb60
  405be0:	bl	4020a0 <strcmp@plt>
  405be4:	cbnz	w0, 405c2c <ferror@plt+0x38dc>
  405be8:	subs	w19, w19, #0x1
  405bec:	add	x28, x20, #0x8
  405bf0:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405bf4:	ldr	x20, [x20, #8]
  405bf8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405bfc:	add	x1, x1, #0xbd8
  405c00:	mov	x0, x20
  405c04:	bl	4020a0 <strcmp@plt>
  405c08:	cbz	w0, 405c9c <ferror@plt+0x394c>
  405c0c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405c10:	mov	x0, x20
  405c14:	add	x1, x1, #0xbe0
  405c18:	bl	4020a0 <strcmp@plt>
  405c1c:	cbnz	w0, 405c7c <ferror@plt+0x392c>
  405c20:	mov	w26, #0x2                   	// #2
  405c24:	mov	w24, #0x0                   	// #0
  405c28:	b	405488 <ferror@plt+0x3138>
  405c2c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405c30:	mov	x0, x28
  405c34:	add	x1, x1, #0xa8
  405c38:	bl	4020a0 <strcmp@plt>
  405c3c:	cbnz	w0, 405c5c <ferror@plt+0x390c>
  405c40:	orr	w26, w26, #0x2
  405c44:	mov	x28, x20
  405c48:	b	405488 <ferror@plt+0x3138>
  405c4c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405c50:	mov	x20, #0x0                   	// #0
  405c54:	add	x0, x0, #0xba8
  405c58:	b	405b78 <ferror@plt+0x3828>
  405c5c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405c60:	mov	x0, x28
  405c64:	add	x1, x1, #0xb0
  405c68:	bl	4020a0 <strcmp@plt>
  405c6c:	cbnz	w0, 405cbc <ferror@plt+0x396c>
  405c70:	orr	w26, w26, #0x1
  405c74:	mov	x28, x20
  405c78:	b	405488 <ferror@plt+0x3138>
  405c7c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405c80:	add	x0, x0, #0xbe8
  405c84:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  405c88:	mov	x2, #0x27                  	// #39
  405c8c:	ldr	x3, [x1, #848]
  405c90:	mov	x1, #0x1                   	// #1
  405c94:	bl	402180 <fwrite@plt>
  405c98:	b	4054dc <ferror@plt+0x318c>
  405c9c:	mov	w26, #0x2                   	// #2
  405ca0:	mov	w24, #0x1                   	// #1
  405ca4:	b	405488 <ferror@plt+0x3138>
  405ca8:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405cac:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  405cb0:	add	x0, x0, #0xc48
  405cb4:	mov	x2, #0x1e                  	// #30
  405cb8:	b	405c8c <ferror@plt+0x393c>
  405cbc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405cc0:	mov	x0, x28
  405cc4:	add	x1, x1, #0xb00
  405cc8:	bl	4020a0 <strcmp@plt>
  405ccc:	cbnz	w0, 405d00 <ferror@plt+0x39b0>
  405cd0:	subs	w19, w19, #0x1
  405cd4:	add	x28, x20, #0x8
  405cd8:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405cdc:	ldr	x2, [x20, #8]
  405ce0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405ce4:	add	x1, x0, #0xb00
  405ce8:	mov	x0, x1
  405cec:	add	x1, sp, #0x8c
  405cf0:	bl	405318 <ferror@plt+0x2fc8>
  405cf4:	tst	w0, #0xff
  405cf8:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  405cfc:	b	4054dc <ferror@plt+0x318c>
  405d00:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405d04:	mov	x0, x28
  405d08:	add	x1, x1, #0xb10
  405d0c:	bl	4020a0 <strcmp@plt>
  405d10:	cbnz	w0, 405d44 <ferror@plt+0x39f4>
  405d14:	subs	w19, w19, #0x1
  405d18:	add	x28, x20, #0x8
  405d1c:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405d20:	ldr	x2, [x20, #8]
  405d24:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405d28:	add	x1, x0, #0xb10
  405d2c:	mov	x0, x1
  405d30:	add	x1, sp, #0x90
  405d34:	bl	405318 <ferror@plt+0x2fc8>
  405d38:	tst	w0, #0xff
  405d3c:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  405d40:	b	4054dc <ferror@plt+0x318c>
  405d44:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405d48:	mov	x0, x28
  405d4c:	add	x1, x1, #0xb40
  405d50:	bl	4020a0 <strcmp@plt>
  405d54:	cbnz	w0, 405d88 <ferror@plt+0x3a38>
  405d58:	subs	w19, w19, #0x1
  405d5c:	add	x28, x20, #0x8
  405d60:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405d64:	ldr	x2, [x20, #8]
  405d68:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  405d6c:	add	x1, x0, #0xb40
  405d70:	mov	x0, x1
  405d74:	add	x1, sp, #0x93
  405d78:	bl	405318 <ferror@plt+0x2fc8>
  405d7c:	tst	w0, #0xff
  405d80:	b.ne	405488 <ferror@plt+0x3138>  // b.any
  405d84:	b	4054dc <ferror@plt+0x318c>
  405d88:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405d8c:	mov	x0, x28
  405d90:	add	x1, x1, #0xb30
  405d94:	bl	4020a0 <strcmp@plt>
  405d98:	cbnz	w0, 405dd4 <ferror@plt+0x3a84>
  405d9c:	subs	w19, w19, #0x1
  405da0:	add	x28, x20, #0x8
  405da4:	b.eq	405b14 <ferror@plt+0x37c4>  // b.none
  405da8:	ldr	x0, [x20, #8]
  405dac:	bl	40b610 <ferror@plt+0x92c0>
  405db0:	mov	w25, w0
  405db4:	cbnz	w0, 405488 <ferror@plt+0x3138>
  405db8:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405dbc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405dc0:	ldr	x2, [x20, #8]
  405dc4:	add	x1, x1, #0xc10
  405dc8:	ldr	x0, [x0, #848]
  405dcc:	bl	402320 <fprintf@plt>
  405dd0:	b	4054dc <ferror@plt+0x318c>
  405dd4:	mov	x0, x28
  405dd8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405ddc:	add	x1, x1, #0xc38
  405de0:	bl	4020a0 <strcmp@plt>
  405de4:	mov	w25, w0
  405de8:	cbnz	w0, 405df4 <ferror@plt+0x3aa4>
  405dec:	mov	x28, x20
  405df0:	b	405488 <ferror@plt+0x3138>
  405df4:	bl	4047b8 <ferror@plt+0x2468>
  405df8:	stp	x29, x30, [sp, #-32]!
  405dfc:	mov	x29, sp
  405e00:	stp	x19, x20, [sp, #16]
  405e04:	mov	w20, w0
  405e08:	mov	x19, x1
  405e0c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405e10:	add	x0, x0, #0x308
  405e14:	bl	40b718 <ferror@plt+0x93c8>
  405e18:	cmp	w20, #0x0
  405e1c:	b.le	405ec0 <ferror@plt+0x3b70>
  405e20:	ldr	x0, [x19]
  405e24:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405e28:	add	x1, x1, #0xc68
  405e2c:	bl	409440 <ferror@plt+0x70f0>
  405e30:	tst	w0, #0xff
  405e34:	b.eq	405eac <ferror@plt+0x3b5c>  // b.none
  405e38:	ldr	x0, [x19]
  405e3c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405e40:	add	x1, x1, #0xc70
  405e44:	bl	409440 <ferror@plt+0x70f0>
  405e48:	tst	w0, #0xff
  405e4c:	b.eq	405eac <ferror@plt+0x3b5c>  // b.none
  405e50:	ldr	x0, [x19]
  405e54:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405e58:	add	x1, x1, #0x3d8
  405e5c:	bl	409440 <ferror@plt+0x70f0>
  405e60:	tst	w0, #0xff
  405e64:	b.eq	405e98 <ferror@plt+0x3b48>  // b.none
  405e68:	ldr	x0, [x19]
  405e6c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405e70:	add	x1, x1, #0x3e0
  405e74:	bl	409440 <ferror@plt+0x70f0>
  405e78:	tst	w0, #0xff
  405e7c:	b.eq	405e98 <ferror@plt+0x3b48>  // b.none
  405e80:	ldr	x0, [x19]
  405e84:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405e88:	add	x1, x1, #0x3e8
  405e8c:	bl	409440 <ferror@plt+0x70f0>
  405e90:	tst	w0, #0xff
  405e94:	b.ne	405ed4 <ferror@plt+0x3b84>  // b.any
  405e98:	add	x1, x19, #0x8
  405e9c:	sub	w0, w20, #0x1
  405ea0:	ldp	x19, x20, [sp, #16]
  405ea4:	ldp	x29, x30, [sp], #32
  405ea8:	b	4047e8 <ferror@plt+0x2498>
  405eac:	add	x1, x19, #0x8
  405eb0:	sub	w0, w20, #0x1
  405eb4:	ldp	x19, x20, [sp, #16]
  405eb8:	ldp	x29, x30, [sp], #32
  405ebc:	b	4053b8 <ferror@plt+0x3068>
  405ec0:	ldp	x19, x20, [sp, #16]
  405ec4:	mov	x1, #0x0                   	// #0
  405ec8:	ldp	x29, x30, [sp], #32
  405ecc:	mov	w0, #0x0                   	// #0
  405ed0:	b	4047e8 <ferror@plt+0x2498>
  405ed4:	ldr	x0, [x19]
  405ed8:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  405edc:	add	x1, x1, #0xcf8
  405ee0:	bl	409440 <ferror@plt+0x70f0>
  405ee4:	tst	w0, #0xff
  405ee8:	b.ne	405ef0 <ferror@plt+0x3ba0>  // b.any
  405eec:	bl	4047b8 <ferror@plt+0x2468>
  405ef0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405ef4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405ef8:	ldr	x2, [x19]
  405efc:	add	x1, x1, #0xc78
  405f00:	ldr	x0, [x0, #848]
  405f04:	bl	402320 <fprintf@plt>
  405f08:	mov	w0, #0xffffffff            	// #-1
  405f0c:	bl	401dc0 <exit@plt>
  405f10:	stp	x29, x30, [sp, #-16]!
  405f14:	mov	x4, x0
  405f18:	mov	x29, sp
  405f1c:	ldrh	w3, [x0, #4]
  405f20:	ldr	w2, [x0]
  405f24:	sub	w5, w3, #0x54
  405f28:	and	w5, w5, #0xffff
  405f2c:	cmp	w5, #0x2
  405f30:	b.hi	405f74 <ferror@plt+0x3c24>  // b.pmore
  405f34:	subs	w3, w2, #0x18
  405f38:	b.mi	405f98 <ferror@plt+0x3c48>  // b.first
  405f3c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405f40:	ldr	w2, [x0, #960]
  405f44:	cbz	w2, 405f58 <ferror@plt+0x3c08>
  405f48:	ldr	w5, [x4, #20]
  405f4c:	mov	w0, #0x0                   	// #0
  405f50:	cmp	w2, w5
  405f54:	b.ne	405f6c <ferror@plt+0x3c1c>  // b.any
  405f58:	mov	x0, x1
  405f5c:	add	x2, x4, #0x18
  405f60:	mov	w1, #0x2                   	// #2
  405f64:	bl	40f8e8 <ferror@plt+0xd598>
  405f68:	mov	w0, #0x1                   	// #1
  405f6c:	ldp	x29, x30, [sp], #16
  405f70:	ret
  405f74:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405f78:	ldrh	w4, [x4, #6]
  405f7c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405f80:	add	x1, x1, #0xd28
  405f84:	ldr	x0, [x0, #848]
  405f88:	bl	402320 <fprintf@plt>
  405f8c:	mov	w0, #0x0                   	// #0
  405f90:	ldp	x29, x30, [sp], #16
  405f94:	ret
  405f98:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  405f9c:	mov	w2, w3
  405fa0:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  405fa4:	add	x1, x1, #0x210
  405fa8:	ldr	x0, [x0, #848]
  405fac:	bl	402320 <fprintf@plt>
  405fb0:	mov	w0, #0xffffffff            	// #-1
  405fb4:	ldp	x29, x30, [sp], #16
  405fb8:	ret
  405fbc:	nop
  405fc0:	mov	w4, #0x2710                	// #10000
  405fc4:	mov	x3, #0x34db                	// #13531
  405fc8:	movk	x3, #0xd7b6, lsl #16
  405fcc:	mov	x6, #0x4240                	// #16960
  405fd0:	umull	x4, w0, w4
  405fd4:	movk	x3, #0xde82, lsl #32
  405fd8:	movk	x3, #0x431b, lsl #48
  405fdc:	movk	x6, #0xf, lsl #16
  405fe0:	mov	x5, #0x594b                	// #22859
  405fe4:	stp	x29, x30, [sp, #-32]!
  405fe8:	movk	x5, #0x3886, lsl #16
  405fec:	umulh	x3, x4, x3
  405ff0:	movk	x5, #0xc5d6, lsl #32
  405ff4:	movk	x5, #0x346d, lsl #48
  405ff8:	mov	x29, sp
  405ffc:	mov	x1, #0x20                  	// #32
  406000:	lsr	x3, x3, #18
  406004:	str	x19, [sp, #16]
  406008:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  40600c:	add	x19, x19, #0x3c0
  406010:	add	x19, x19, #0x8
  406014:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406018:	msub	x4, x3, x6, x4
  40601c:	add	x2, x2, #0xd68
  406020:	mov	x0, x19
  406024:	umulh	x4, x4, x5
  406028:	lsr	x4, x4, #11
  40602c:	bl	401ec0 <snprintf@plt>
  406030:	mov	x0, x19
  406034:	ldr	x19, [sp, #16]
  406038:	ldp	x29, x30, [sp], #32
  40603c:	ret
  406040:	stp	x29, x30, [sp, #-16]!
  406044:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  406048:	mov	x2, #0x8a                  	// #138
  40604c:	mov	x29, sp
  406050:	ldr	x3, [x3, #848]
  406054:	mov	x1, #0x1                   	// #1
  406058:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40605c:	add	x0, x0, #0xd78
  406060:	bl	402180 <fwrite@plt>
  406064:	mov	w0, #0xffffffff            	// #-1
  406068:	bl	401dc0 <exit@plt>
  40606c:	nop
  406070:	sub	sp, sp, #0x4b0
  406074:	stp	x29, x30, [sp]
  406078:	mov	x29, sp
  40607c:	stp	x19, x20, [sp, #16]
  406080:	mov	w19, w2
  406084:	mov	x20, x3
  406088:	mov	x2, #0x418                 	// #1048
  40608c:	stp	x21, x22, [sp, #32]
  406090:	mov	w21, w1
  406094:	mov	w22, w0
  406098:	mov	w1, #0x0                   	// #0
  40609c:	str	w0, [sp, #96]
  4060a0:	add	x0, sp, #0x98
  4060a4:	bl	401f80 <memset@plt>
  4060a8:	orr	w21, w21, #0x1
  4060ac:	mov	w1, #0x18                  	// #24
  4060b0:	mov	w0, #0x7                   	// #7
  4060b4:	stp	xzr, xzr, [sp, #120]
  4060b8:	str	xzr, [sp, #136]
  4060bc:	str	wzr, [sp, #144]
  4060c0:	str	w1, [sp, #152]
  4060c4:	strh	w22, [sp, #156]
  4060c8:	strh	w21, [sp, #158]
  4060cc:	strb	w0, [sp, #168]
  4060d0:	cbz	w19, 40635c <ferror@plt+0x400c>
  4060d4:	adrp	x21, 410000 <ferror@plt+0xdcb0>
  4060d8:	mov	x22, #0x0                   	// #0
  4060dc:	add	x21, x21, #0x38
  4060e0:	stp	x23, x24, [sp, #48]
  4060e4:	adrp	x23, 410000 <ferror@plt+0xdcb0>
  4060e8:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  4060ec:	add	x23, x23, #0xe48
  4060f0:	add	x24, x24, #0x48
  4060f4:	stp	x25, x26, [sp, #64]
  4060f8:	mov	x25, #0x0                   	// #0
  4060fc:	mov	x26, #0x0                   	// #0
  406100:	stp	x27, x28, [sp, #80]
  406104:	adrp	x27, 410000 <ferror@plt+0xdcb0>
  406108:	str	wzr, [sp, #100]
  40610c:	b	40612c <ferror@plt+0x3ddc>
  406110:	subs	w19, w19, #0x1
  406114:	add	x3, x20, #0x8
  406118:	b.eq	406380 <ferror@plt+0x4030>  // b.none
  40611c:	ldr	x22, [x20, #8]
  406120:	add	x20, x3, #0x8
  406124:	subs	w19, w19, #0x1
  406128:	b.eq	40616c <ferror@plt+0x3e1c>  // b.none
  40612c:	ldr	x28, [x20]
  406130:	mov	x1, x21
  406134:	mov	x0, x28
  406138:	bl	4020a0 <strcmp@plt>
  40613c:	cbz	w0, 406110 <ferror@plt+0x3dc0>
  406140:	mov	x1, x23
  406144:	mov	x0, x28
  406148:	bl	4020a0 <strcmp@plt>
  40614c:	cbnz	w0, 406214 <ferror@plt+0x3ec4>
  406150:	subs	w19, w19, #0x1
  406154:	add	x3, x20, #0x8
  406158:	b.eq	406380 <ferror@plt+0x4030>  // b.none
  40615c:	subs	w19, w19, #0x1
  406160:	ldr	x25, [x20, #8]
  406164:	add	x20, x3, #0x8
  406168:	b.ne	40612c <ferror@plt+0x3ddc>  // b.any
  40616c:	cmp	x22, #0x0
  406170:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  406174:	ccmp	x26, #0x0, #0x4, ne  // ne = any
  406178:	b.eq	406350 <ferror@plt+0x4000>  // b.none
  40617c:	mov	x0, x22
  406180:	bl	40b610 <ferror@plt+0x92c0>
  406184:	str	w0, [sp, #172]
  406188:	cbz	w0, 406308 <ferror@plt+0x3fb8>
  40618c:	mov	x0, x26
  406190:	bl	40b610 <ferror@plt+0x92c0>
  406194:	str	w0, [sp, #120]
  406198:	cbz	w0, 4062e0 <ferror@plt+0x3f90>
  40619c:	add	x19, sp, #0x80
  4061a0:	mov	x1, x25
  4061a4:	mov	x2, x19
  4061a8:	mov	w0, #0x2                   	// #2
  4061ac:	bl	402120 <inet_pton@plt>
  4061b0:	cbz	w0, 406330 <ferror@plt+0x3fe0>
  4061b4:	mov	w0, #0x8                   	// #8
  4061b8:	strh	w0, [sp, #144]
  4061bc:	ldrh	w5, [sp, #100]
  4061c0:	add	x3, sp, #0x78
  4061c4:	mov	w4, #0x1c                  	// #28
  4061c8:	mov	w2, #0x1                   	// #1
  4061cc:	mov	w1, #0x418                 	// #1048
  4061d0:	add	x0, sp, #0x98
  4061d4:	strh	w5, [sp, #126]
  4061d8:	bl	40f2b0 <ferror@plt+0xcf60>
  4061dc:	add	x1, sp, #0x98
  4061e0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4061e4:	mov	x2, #0x0                   	// #0
  4061e8:	add	x0, x0, #0x308
  4061ec:	bl	40ed28 <ferror@plt+0xc9d8>
  4061f0:	asr	w0, w0, #31
  4061f4:	ldp	x23, x24, [sp, #48]
  4061f8:	ldp	x25, x26, [sp, #64]
  4061fc:	ldp	x27, x28, [sp, #80]
  406200:	ldp	x29, x30, [sp]
  406204:	ldp	x19, x20, [sp, #16]
  406208:	ldp	x21, x22, [sp, #32]
  40620c:	add	sp, sp, #0x4b0
  406210:	ret
  406214:	mov	x1, x24
  406218:	mov	x0, x28
  40621c:	bl	4020a0 <strcmp@plt>
  406220:	cbnz	w0, 406238 <ferror@plt+0x3ee8>
  406224:	subs	w19, w19, #0x1
  406228:	add	x3, x20, #0x8
  40622c:	b.eq	406380 <ferror@plt+0x4030>  // b.none
  406230:	ldr	x26, [x20, #8]
  406234:	b	406120 <ferror@plt+0x3dd0>
  406238:	add	x1, x27, #0xc8
  40623c:	mov	x0, x28
  406240:	bl	4020a0 <strcmp@plt>
  406244:	cbnz	w0, 406268 <ferror@plt+0x3f18>
  406248:	ldr	w0, [sp, #96]
  40624c:	mov	x3, x20
  406250:	cmp	w0, #0x54
  406254:	b.ne	406120 <ferror@plt+0x3dd0>  // b.any
  406258:	ldrb	w0, [sp, #124]
  40625c:	orr	w0, w0, #0x1
  406260:	strb	w0, [sp, #124]
  406264:	b	406120 <ferror@plt+0x3dd0>
  406268:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40626c:	mov	x0, x28
  406270:	add	x1, x1, #0xd8
  406274:	bl	4020a0 <strcmp@plt>
  406278:	cbz	w0, 4062d8 <ferror@plt+0x3f88>
  40627c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406280:	mov	x0, x28
  406284:	add	x1, x1, #0xe50
  406288:	bl	4020a0 <strcmp@plt>
  40628c:	cbnz	w0, 4062c0 <ferror@plt+0x3f70>
  406290:	add	x3, x20, #0x8
  406294:	str	x3, [sp, #104]
  406298:	subs	w19, w19, #0x1
  40629c:	b.eq	406380 <ferror@plt+0x4030>  // b.none
  4062a0:	ldr	x0, [x20, #8]
  4062a4:	mov	w2, #0xa                   	// #10
  4062a8:	mov	x1, #0x0                   	// #0
  4062ac:	bl	4020c0 <strtol@plt>
  4062b0:	sxth	w0, w0
  4062b4:	str	w0, [sp, #100]
  4062b8:	ldr	x3, [sp, #104]
  4062bc:	b	406120 <ferror@plt+0x3dd0>
  4062c0:	mov	x0, x28
  4062c4:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4062c8:	add	x1, x1, #0xcf8
  4062cc:	bl	409440 <ferror@plt+0x70f0>
  4062d0:	tst	w0, #0xff
  4062d4:	b.eq	4063b0 <ferror@plt+0x4060>  // b.none
  4062d8:	mov	x3, x20
  4062dc:	b	406120 <ferror@plt+0x3dd0>
  4062e0:	mov	x0, x26
  4062e4:	bl	4092d8 <ferror@plt+0x6f88>
  4062e8:	ldp	x29, x30, [sp]
  4062ec:	ldp	x19, x20, [sp, #16]
  4062f0:	ldp	x21, x22, [sp, #32]
  4062f4:	ldp	x23, x24, [sp, #48]
  4062f8:	ldp	x25, x26, [sp, #64]
  4062fc:	ldp	x27, x28, [sp, #80]
  406300:	add	sp, sp, #0x4b0
  406304:	ret
  406308:	mov	x0, x22
  40630c:	bl	4092d8 <ferror@plt+0x6f88>
  406310:	ldp	x29, x30, [sp]
  406314:	ldp	x19, x20, [sp, #16]
  406318:	ldp	x21, x22, [sp, #32]
  40631c:	ldp	x23, x24, [sp, #48]
  406320:	ldp	x25, x26, [sp, #64]
  406324:	ldp	x27, x28, [sp, #80]
  406328:	add	sp, sp, #0x4b0
  40632c:	ret
  406330:	mov	x2, x19
  406334:	mov	x1, x25
  406338:	mov	w0, #0xa                   	// #10
  40633c:	bl	402120 <inet_pton@plt>
  406340:	cbz	w0, 406384 <ferror@plt+0x4034>
  406344:	mov	w0, #0xffffdd86            	// #-8826
  406348:	strh	w0, [sp, #144]
  40634c:	b	4061bc <ferror@plt+0x3e6c>
  406350:	ldp	x23, x24, [sp, #48]
  406354:	ldp	x25, x26, [sp, #64]
  406358:	ldp	x27, x28, [sp, #80]
  40635c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  406360:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  406364:	mov	x2, #0x3c                  	// #60
  406368:	ldr	x3, [x1, #848]
  40636c:	add	x0, x0, #0xe08
  406370:	mov	x1, #0x1                   	// #1
  406374:	bl	402180 <fwrite@plt>
  406378:	mov	w0, #0xffffffff            	// #-1
  40637c:	b	406200 <ferror@plt+0x3eb0>
  406380:	bl	4091e8 <ferror@plt+0x6e98>
  406384:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406388:	mov	x2, x25
  40638c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406390:	add	x1, x1, #0xe58
  406394:	ldr	x0, [x0, #848]
  406398:	bl	402320 <fprintf@plt>
  40639c:	mov	w0, #0xffffffff            	// #-1
  4063a0:	ldp	x23, x24, [sp, #48]
  4063a4:	ldp	x25, x26, [sp, #64]
  4063a8:	ldp	x27, x28, [sp, #80]
  4063ac:	b	406200 <ferror@plt+0x3eb0>
  4063b0:	bl	406040 <ferror@plt+0x3cf0>
  4063b4:	nop
  4063b8:	stp	x29, x30, [sp, #-96]!
  4063bc:	mov	x29, sp
  4063c0:	stp	x19, x20, [sp, #16]
  4063c4:	cbz	w0, 406460 <ferror@plt+0x4110>
  4063c8:	mov	w19, w0
  4063cc:	mov	x20, x1
  4063d0:	stp	x23, x24, [sp, #48]
  4063d4:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  4063d8:	add	x24, x24, #0x38
  4063dc:	stp	x25, x26, [sp, #64]
  4063e0:	adrp	x26, 410000 <ferror@plt+0xdcb0>
  4063e4:	add	x26, x26, #0xe50
  4063e8:	str	x27, [sp, #80]
  4063ec:	adrp	x27, 427000 <ferror@plt+0x24cb0>
  4063f0:	add	x27, x27, #0x3c0
  4063f4:	mov	x25, #0x0                   	// #0
  4063f8:	stp	x21, x22, [sp, #32]
  4063fc:	nop
  406400:	mov	x21, x20
  406404:	mov	x1, x24
  406408:	sub	w23, w19, #0x1
  40640c:	ldr	x22, [x21], #8
  406410:	mov	x0, x22
  406414:	bl	4020a0 <strcmp@plt>
  406418:	cbnz	w0, 406524 <ferror@plt+0x41d4>
  40641c:	cbz	w23, 4065a8 <ferror@plt+0x4258>
  406420:	ldr	x1, [x20, #8]
  406424:	cbnz	x25, 4065d0 <ferror@plt+0x4280>
  406428:	sub	w19, w19, #0x2
  40642c:	add	x20, x20, #0x10
  406430:	mov	x25, x1
  406434:	cbnz	w19, 406400 <ferror@plt+0x40b0>
  406438:	cbz	x25, 406450 <ferror@plt+0x4100>
  40643c:	mov	x0, x25
  406440:	bl	40b610 <ferror@plt+0x92c0>
  406444:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  406448:	str	w0, [x1, #960]
  40644c:	cbz	w0, 406574 <ferror@plt+0x4224>
  406450:	ldp	x21, x22, [sp, #32]
  406454:	ldp	x23, x24, [sp, #48]
  406458:	ldp	x25, x26, [sp, #64]
  40645c:	ldr	x27, [sp, #80]
  406460:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406464:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  406468:	add	x19, x19, #0x308
  40646c:	ldr	w0, [x0, #3652]
  406470:	bl	40bfc8 <ferror@plt+0x9c78>
  406474:	mov	x0, #0x0                   	// #0
  406478:	bl	40c058 <ferror@plt+0x9d08>
  40647c:	mov	x0, x19
  406480:	mov	w1, #0x7                   	// #7
  406484:	bl	40e330 <ferror@plt+0xbfe0>
  406488:	tbnz	w0, #31, 406594 <ferror@plt+0x4244>
  40648c:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  406490:	mov	w0, #0x2                   	// #2
  406494:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  406498:	add	x1, x1, #0xd98
  40649c:	bl	40c0b0 <ferror@plt+0x9d60>
  4064a0:	ldr	x2, [x20, #856]
  4064a4:	adrp	x1, 406000 <ferror@plt+0x3cb0>
  4064a8:	mov	x0, x19
  4064ac:	add	x1, x1, #0x8c0
  4064b0:	mov	w3, #0x0                   	// #0
  4064b4:	bl	40e948 <ferror@plt+0xc5f8>
  4064b8:	tbnz	w0, #31, 4065ac <ferror@plt+0x425c>
  4064bc:	mov	x1, #0x0                   	// #0
  4064c0:	mov	w0, #0x2                   	// #2
  4064c4:	bl	40c128 <ferror@plt+0x9dd8>
  4064c8:	mov	x0, x19
  4064cc:	mov	w1, #0x7                   	// #7
  4064d0:	bl	40e330 <ferror@plt+0xbfe0>
  4064d4:	tbnz	w0, #31, 406594 <ferror@plt+0x4244>
  4064d8:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4064dc:	add	x0, x0, #0xb8
  4064e0:	bl	40c058 <ferror@plt+0x9d08>
  4064e4:	ldr	x2, [x20, #856]
  4064e8:	adrp	x1, 406000 <ferror@plt+0x3cb0>
  4064ec:	mov	x0, x19
  4064f0:	add	x1, x1, #0xc00
  4064f4:	mov	w3, #0x0                   	// #0
  4064f8:	bl	40e948 <ferror@plt+0xc5f8>
  4064fc:	tbnz	w0, #31, 4065ac <ferror@plt+0x425c>
  406500:	bl	40c098 <ferror@plt+0x9d48>
  406504:	bl	40c098 <ferror@plt+0x9d48>
  406508:	bl	40bfd0 <ferror@plt+0x9c80>
  40650c:	ldr	x0, [x20, #856]
  406510:	bl	4021a0 <fflush@plt>
  406514:	mov	w0, #0x0                   	// #0
  406518:	ldp	x19, x20, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #96
  406520:	ret
  406524:	mov	x0, x22
  406528:	mov	x1, x26
  40652c:	bl	4020a0 <strcmp@plt>
  406530:	cbnz	w0, 406564 <ferror@plt+0x4214>
  406534:	cbz	w23, 4065a8 <ferror@plt+0x4258>
  406538:	ldr	w1, [x27, #40]
  40653c:	ldr	x0, [x20, #8]
  406540:	cbnz	w1, 4065d8 <ferror@plt+0x4288>
  406544:	mov	w2, #0xa                   	// #10
  406548:	mov	x1, #0x0                   	// #0
  40654c:	bl	4020c0 <strtol@plt>
  406550:	str	w0, [x27, #40]
  406554:	sub	w19, w19, #0x2
  406558:	add	x20, x20, #0x10
  40655c:	cbnz	w19, 406400 <ferror@plt+0x40b0>
  406560:	b	406438 <ferror@plt+0x40e8>
  406564:	mov	x20, x21
  406568:	mov	w19, w23
  40656c:	cbnz	w19, 406400 <ferror@plt+0x40b0>
  406570:	b	406438 <ferror@plt+0x40e8>
  406574:	mov	x0, x25
  406578:	ldp	x19, x20, [sp, #16]
  40657c:	ldp	x21, x22, [sp, #32]
  406580:	ldp	x23, x24, [sp, #48]
  406584:	ldp	x25, x26, [sp, #64]
  406588:	ldr	x27, [sp, #80]
  40658c:	ldp	x29, x30, [sp], #96
  406590:	b	4092d8 <ferror@plt+0x6f88>
  406594:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  406598:	add	x0, x0, #0x1a8
  40659c:	bl	401de0 <perror@plt>
  4065a0:	mov	w0, #0xffffffff            	// #-1
  4065a4:	b	406518 <ferror@plt+0x41c8>
  4065a8:	bl	4091e8 <ferror@plt+0x6e98>
  4065ac:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  4065b0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4065b4:	mov	x2, #0x10                  	// #16
  4065b8:	add	x0, x0, #0x1c8
  4065bc:	ldr	x3, [x1, #848]
  4065c0:	mov	x1, #0x1                   	// #1
  4065c4:	bl	402180 <fwrite@plt>
  4065c8:	mov	w0, #0xffffffff            	// #-1
  4065cc:	b	406518 <ferror@plt+0x41c8>
  4065d0:	mov	x0, x24
  4065d4:	bl	409278 <ferror@plt+0x6f28>
  4065d8:	mov	x1, x0
  4065dc:	mov	x0, x26
  4065e0:	bl	409278 <ferror@plt+0x6f28>
  4065e4:	nop
  4065e8:	stp	x29, x30, [sp, #-192]!
  4065ec:	mov	x29, sp
  4065f0:	stp	x19, x20, [sp, #16]
  4065f4:	mov	x20, x1
  4065f8:	stp	x21, x22, [sp, #32]
  4065fc:	ldrh	w21, [x20], #4
  406600:	sub	w21, w21, #0x4
  406604:	cmp	w21, #0x3
  406608:	b.le	4068ac <ferror@plt+0x455c>
  40660c:	mov	w22, w0
  406610:	stp	x23, x24, [sp, #48]
  406614:	adrp	x23, 427000 <ferror@plt+0x24cb0>
  406618:	add	x0, x23, #0x3c0
  40661c:	str	x0, [sp, #104]
  406620:	ldrh	w2, [x20]
  406624:	cmp	w2, #0x3
  406628:	b.ls	4068a8 <ferror@plt+0x4558>  // b.plast
  40662c:	cmp	w2, w21
  406630:	b.gt	4068a8 <ferror@plt+0x4558>
  406634:	sub	w24, w2, #0x4
  406638:	add	x19, x20, #0x4
  40663c:	cmp	w24, #0x3
  406640:	b.ls	406890 <ferror@plt+0x4540>  // b.plast
  406644:	stp	x25, x26, [sp, #64]
  406648:	stp	x27, x28, [sp, #80]
  40664c:	b	4066c0 <ferror@plt+0x4370>
  406650:	mov	x1, #0x0                   	// #0
  406654:	mov	w0, #0x2                   	// #2
  406658:	bl	40c128 <ferror@plt+0x9dd8>
  40665c:	ldrh	w4, [x25, #6]
  406660:	cbnz	w4, 406864 <ferror@plt+0x4514>
  406664:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406668:	ldr	w0, [x0, #3672]
  40666c:	cbz	w0, 40669c <ferror@plt+0x434c>
  406670:	ldr	x0, [sp, #120]
  406674:	cbz	x0, 40669c <ferror@plt+0x434c>
  406678:	ldr	w0, [x0, #4]
  40667c:	bl	405fc0 <ferror@plt+0x3c70>
  406680:	mov	x4, x0
  406684:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406688:	mov	x3, x26
  40668c:	add	x2, x2, #0xea8
  406690:	mov	w1, #0x6                   	// #6
  406694:	mov	w0, #0x4                   	// #4
  406698:	bl	40c530 <ferror@plt+0xa1e0>
  40669c:	bl	40c848 <ferror@plt+0xa4f8>
  4066a0:	bl	40c098 <ferror@plt+0x9d48>
  4066a4:	ldrh	w2, [x19]
  4066a8:	add	w2, w2, #0x3
  4066ac:	and	w2, w2, #0xfffffffc
  4066b0:	sub	w24, w24, w2
  4066b4:	cmp	w24, #0x3
  4066b8:	add	x19, x19, w2, uxtw
  4066bc:	b.le	406884 <ferror@plt+0x4534>
  4066c0:	ldrh	w3, [x19]
  4066c4:	cmp	w3, #0x3
  4066c8:	b.ls	406884 <ferror@plt+0x4534>  // b.plast
  4066cc:	cmp	w3, w24
  4066d0:	b.gt	406884 <ferror@plt+0x4534>
  4066d4:	sub	w3, w3, #0x20
  4066d8:	add	x2, x19, #0x20
  4066dc:	add	x0, sp, #0x70
  4066e0:	mov	w1, #0x1                   	// #1
  4066e4:	bl	40f8e8 <ferror@plt+0xd598>
  4066e8:	add	x25, x19, #0x4
  4066ec:	ldr	x0, [sp, #104]
  4066f0:	ldr	w0, [x0, #40]
  4066f4:	cbz	w0, 406708 <ferror@plt+0x43b8>
  4066f8:	ldrh	w1, [x19, #10]
  4066fc:	add	x25, x19, #0x4
  406700:	cmp	w0, w1
  406704:	b.ne	4066a4 <ferror@plt+0x4354>  // b.any
  406708:	ldrh	w0, [x25, #24]
  40670c:	mov	w26, #0xa                   	// #10
  406710:	add	x23, x19, #0xc
  406714:	mov	w28, w26
  406718:	cmp	w0, #0x8
  40671c:	b.ne	406728 <ferror@plt+0x43d8>  // b.any
  406720:	mov	w26, #0x2                   	// #2
  406724:	mov	w28, w26
  406728:	mov	w0, w22
  40672c:	bl	40b488 <ferror@plt+0x9138>
  406730:	mov	x27, x0
  406734:	mov	x0, #0x0                   	// #0
  406738:	bl	40c058 <ferror@plt+0x9d08>
  40673c:	mov	w4, w22
  406740:	mov	x3, #0x0                   	// #0
  406744:	mov	w1, #0x6                   	// #6
  406748:	mov	w0, #0x2                   	// #2
  40674c:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406750:	add	x2, x2, #0xe70
  406754:	bl	40c168 <ferror@plt+0x9e18>
  406758:	mov	x4, x27
  40675c:	mov	w1, #0x0                   	// #0
  406760:	mov	w0, #0x4                   	// #4
  406764:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406768:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40676c:	add	x3, x3, #0xe78
  406770:	add	x2, x2, #0x38
  406774:	bl	40c530 <ferror@plt+0xa1e0>
  406778:	ldr	w0, [x25]
  40677c:	bl	40b488 <ferror@plt+0x9138>
  406780:	mov	x4, x0
  406784:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406788:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40678c:	add	x3, x3, #0xe80
  406790:	add	x2, x2, #0x48
  406794:	mov	w1, #0x6                   	// #6
  406798:	mov	w0, #0x4                   	// #4
  40679c:	bl	40c530 <ferror@plt+0xa1e0>
  4067a0:	mov	w0, w26
  4067a4:	bl	40cb90 <ferror@plt+0xa840>
  4067a8:	mov	x1, x23
  4067ac:	mov	w26, w0
  4067b0:	add	x2, sp, #0x80
  4067b4:	mov	w3, #0x40                  	// #64
  4067b8:	mov	w0, w28
  4067bc:	bl	402340 <inet_ntop@plt>
  4067c0:	mov	w1, w26
  4067c4:	mov	x4, x0
  4067c8:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4067cc:	mov	w0, #0x4                   	// #4
  4067d0:	add	x3, x3, #0xe90
  4067d4:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  4067d8:	add	x2, x2, #0xe48
  4067dc:	bl	40c530 <ferror@plt+0xa1e0>
  4067e0:	ldrb	w1, [x25, #4]
  4067e4:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4067e8:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  4067ec:	add	x0, x0, #0xd8
  4067f0:	add	x4, x4, #0xc8
  4067f4:	adrp	x26, 410000 <ferror@plt+0xdcb0>
  4067f8:	tst	x1, #0x1
  4067fc:	add	x26, x26, #0xe98
  406800:	csel	x4, x4, x0, ne  // ne = any
  406804:	mov	x3, x26
  406808:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40680c:	add	x2, x2, #0x180
  406810:	mov	w1, #0x6                   	// #6
  406814:	mov	w0, #0x4                   	// #4
  406818:	bl	40c530 <ferror@plt+0xa1e0>
  40681c:	mov	w0, #0x2                   	// #2
  406820:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406824:	add	x1, x1, #0x1e0
  406828:	bl	40c0b0 <ferror@plt+0x9d60>
  40682c:	ldrb	w0, [x25, #5]
  406830:	tbz	w0, #0, 406650 <ferror@plt+0x4300>
  406834:	mov	x3, x26
  406838:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  40683c:	add	x4, x4, #0x320
  406840:	mov	x2, #0x0                   	// #0
  406844:	mov	w1, #0x6                   	// #6
  406848:	mov	w0, #0x4                   	// #4
  40684c:	bl	40c530 <ferror@plt+0xa1e0>
  406850:	mov	x1, #0x0                   	// #0
  406854:	mov	w0, #0x2                   	// #2
  406858:	bl	40c128 <ferror@plt+0x9dd8>
  40685c:	ldrh	w4, [x25, #6]
  406860:	cbz	w4, 406664 <ferror@plt+0x4314>
  406864:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406868:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40686c:	add	x3, x3, #0xea0
  406870:	add	x2, x2, #0xe50
  406874:	mov	w1, #0x6                   	// #6
  406878:	mov	w0, #0x4                   	// #4
  40687c:	bl	40c2f8 <ferror@plt+0x9fa8>
  406880:	b	406664 <ferror@plt+0x4314>
  406884:	ldp	x25, x26, [sp, #64]
  406888:	ldp	x27, x28, [sp, #80]
  40688c:	ldrh	w2, [x20]
  406890:	add	w2, w2, #0x3
  406894:	and	w2, w2, #0xfffffffc
  406898:	sub	w21, w21, w2
  40689c:	cmp	w21, #0x3
  4068a0:	add	x20, x20, w2, uxtw
  4068a4:	b.gt	406620 <ferror@plt+0x42d0>
  4068a8:	ldp	x23, x24, [sp, #48]
  4068ac:	ldp	x19, x20, [sp, #16]
  4068b0:	ldp	x21, x22, [sp, #32]
  4068b4:	ldp	x29, x30, [sp], #192
  4068b8:	ret
  4068bc:	nop
  4068c0:	stp	x29, x30, [sp, #-64]!
  4068c4:	mov	x29, sp
  4068c8:	add	x1, sp, #0x28
  4068cc:	stp	x19, x20, [sp, #16]
  4068d0:	mov	x20, x0
  4068d4:	bl	405f10 <ferror@plt+0x3bc0>
  4068d8:	mov	w19, w0
  4068dc:	cmp	w0, #0x1
  4068e0:	b.ne	4068f8 <ferror@plt+0x45a8>  // b.any
  4068e4:	ldr	x1, [sp, #48]
  4068e8:	mov	w19, #0x0                   	// #0
  4068ec:	cbz	x1, 4068f8 <ferror@plt+0x45a8>
  4068f0:	ldr	w0, [x20, #20]
  4068f4:	bl	4065e8 <ferror@plt+0x4298>
  4068f8:	mov	w0, w19
  4068fc:	ldp	x19, x20, [sp, #16]
  406900:	ldp	x29, x30, [sp], #64
  406904:	ret
  406908:	mov	x2, x0
  40690c:	stp	x29, x30, [sp, #-48]!
  406910:	mov	w1, #0x2                   	// #2
  406914:	mov	x29, sp
  406918:	ldrh	w3, [x2], #8
  40691c:	add	x0, sp, #0x18
  406920:	sub	w3, w3, #0x8
  406924:	bl	40f8e8 <ferror@plt+0xd598>
  406928:	ldr	x0, [sp, #32]
  40692c:	cbz	x0, 406958 <ferror@plt+0x4608>
  406930:	ldr	w0, [x0, #4]
  406934:	bl	405fc0 <ferror@plt+0x3c70>
  406938:	mov	x4, x0
  40693c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406940:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406944:	add	x3, x3, #0xe98
  406948:	add	x2, x2, #0xea8
  40694c:	mov	w1, #0x6                   	// #6
  406950:	mov	w0, #0x4                   	// #4
  406954:	bl	40c530 <ferror@plt+0xa1e0>
  406958:	ldr	x0, [sp, #40]
  40695c:	cbz	x0, 4069a0 <ferror@plt+0x4650>
  406960:	ldrb	w0, [x0, #4]
  406964:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406968:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  40696c:	add	x1, x1, #0xc8
  406970:	and	w0, w0, #0xfffffffd
  406974:	add	x4, x4, #0xd8
  406978:	and	w0, w0, #0xff
  40697c:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406980:	cmp	w0, #0x1
  406984:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406988:	csel	x4, x4, x1, eq  // eq = none
  40698c:	add	x3, x3, #0xe98
  406990:	add	x2, x2, #0xeb0
  406994:	mov	w1, #0x6                   	// #6
  406998:	mov	w0, #0x4                   	// #4
  40699c:	bl	40c530 <ferror@plt+0xa1e0>
  4069a0:	ldp	x29, x30, [sp], #48
  4069a4:	ret
  4069a8:	stp	x29, x30, [sp, #-96]!
  4069ac:	mov	x29, sp
  4069b0:	stp	x21, x22, [sp, #32]
  4069b4:	mov	x21, x1
  4069b8:	stp	x19, x20, [sp, #16]
  4069bc:	mov	x20, x0
  4069c0:	mov	x19, x3
  4069c4:	mov	w0, w2
  4069c8:	bl	40b488 <ferror@plt+0x9138>
  4069cc:	ldrh	w1, [x21]
  4069d0:	mov	x22, x0
  4069d4:	cmp	w1, #0x56
  4069d8:	b.ne	4069f8 <ferror@plt+0x46a8>  // b.any
  4069dc:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  4069e0:	ldr	w0, [x0, #3656]
  4069e4:	cbnz	w0, 406a80 <ferror@plt+0x4730>
  4069e8:	ldp	x19, x20, [sp, #16]
  4069ec:	ldp	x21, x22, [sp, #32]
  4069f0:	ldp	x29, x30, [sp], #96
  4069f4:	ret
  4069f8:	ldr	w0, [x19, #8]
  4069fc:	bl	40b488 <ferror@plt+0x9138>
  406a00:	mov	x19, x0
  406a04:	bl	40c030 <ferror@plt+0x9ce0>
  406a08:	tst	w0, #0xff
  406a0c:	b.eq	406a5c <ferror@plt+0x470c>  // b.none
  406a10:	mov	x1, x22
  406a14:	mov	w0, #0x2                   	// #2
  406a18:	bl	40c0b0 <ferror@plt+0x9d60>
  406a1c:	mov	x0, #0x0                   	// #0
  406a20:	bl	40c058 <ferror@plt+0x9d08>
  406a24:	mov	x4, x19
  406a28:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406a2c:	add	x2, x2, #0x48
  406a30:	mov	x3, #0x0                   	// #0
  406a34:	mov	w1, #0x6                   	// #6
  406a38:	mov	w0, #0x2                   	// #2
  406a3c:	bl	40c530 <ferror@plt+0xa1e0>
  406a40:	bl	40c098 <ferror@plt+0x9d48>
  406a44:	ldp	x19, x20, [sp, #16]
  406a48:	mov	x1, #0x0                   	// #0
  406a4c:	ldp	x21, x22, [sp, #32]
  406a50:	mov	w0, #0x2                   	// #2
  406a54:	ldp	x29, x30, [sp], #96
  406a58:	b	40c128 <ferror@plt+0x9dd8>
  406a5c:	mov	x3, x22
  406a60:	mov	x2, x19
  406a64:	mov	x0, x20
  406a68:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406a6c:	ldp	x19, x20, [sp, #16]
  406a70:	add	x1, x1, #0xee8
  406a74:	ldp	x21, x22, [sp, #32]
  406a78:	ldp	x29, x30, [sp], #96
  406a7c:	b	402320 <fprintf@plt>
  406a80:	ldrh	w21, [x19], #4
  406a84:	stp	x25, x26, [sp, #64]
  406a88:	bl	40c030 <ferror@plt+0x9ce0>
  406a8c:	sub	w21, w21, #0x4
  406a90:	tst	w0, #0xff
  406a94:	b.ne	406bc8 <ferror@plt+0x4878>  // b.any
  406a98:	adrp	x26, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406a9c:	ldr	w0, [x26, #3672]
  406aa0:	cbz	w0, 406be4 <ferror@plt+0x4894>
  406aa4:	cmp	w21, #0x3
  406aa8:	b.le	406bac <ferror@plt+0x485c>
  406aac:	adrp	x25, 410000 <ferror@plt+0xdcb0>
  406ab0:	add	x25, x25, #0x248
  406ab4:	stp	x23, x24, [sp, #48]
  406ab8:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  406abc:	add	x23, x26, #0xe58
  406ac0:	add	x24, x24, #0xed0
  406ac4:	str	x27, [sp, #80]
  406ac8:	b	406b00 <ferror@plt+0x47b0>
  406acc:	bl	402320 <fprintf@plt>
  406ad0:	mov	x0, x19
  406ad4:	bl	406908 <ferror@plt+0x45b8>
  406ad8:	mov	x1, x20
  406adc:	mov	w0, #0xa                   	// #10
  406ae0:	bl	401ea0 <fputc@plt>
  406ae4:	ldrh	w1, [x19]
  406ae8:	add	w1, w1, #0x3
  406aec:	and	w1, w1, #0xfffffffc
  406af0:	sub	w21, w21, w1
  406af4:	cmp	w21, #0x3
  406af8:	add	x19, x19, w1, uxtw
  406afc:	b.le	406b98 <ferror@plt+0x4848>
  406b00:	ldrh	w0, [x19]
  406b04:	cmp	w0, #0x3
  406b08:	b.ls	406b98 <ferror@plt+0x4848>  // b.plast
  406b0c:	cmp	w0, w21
  406b10:	b.gt	406b98 <ferror@plt+0x4848>
  406b14:	ldr	w0, [x19, #4]
  406b18:	bl	40b488 <ferror@plt+0x9138>
  406b1c:	mov	x27, x0
  406b20:	bl	40c030 <ferror@plt+0x9ce0>
  406b24:	tst	w0, #0xff
  406b28:	b.ne	406b54 <ferror@plt+0x4804>  // b.any
  406b2c:	ldr	w4, [x23]
  406b30:	mov	x3, x27
  406b34:	mov	x2, x22
  406b38:	mov	x1, x24
  406b3c:	mov	x0, x20
  406b40:	cbnz	w4, 406acc <ferror@plt+0x477c>
  406b44:	mov	x2, x27
  406b48:	mov	x1, x25
  406b4c:	bl	402320 <fprintf@plt>
  406b50:	b	406ae4 <ferror@plt+0x4794>
  406b54:	mov	x0, #0x0                   	// #0
  406b58:	bl	40c058 <ferror@plt+0x9d08>
  406b5c:	mov	w0, #0x2                   	// #2
  406b60:	mov	x4, x27
  406b64:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406b68:	mov	x3, #0x0                   	// #0
  406b6c:	add	x2, x2, #0x48
  406b70:	mov	w1, #0x6                   	// #6
  406b74:	bl	40c530 <ferror@plt+0xa1e0>
  406b78:	ldr	w0, [x23]
  406b7c:	cbnz	w0, 406b88 <ferror@plt+0x4838>
  406b80:	bl	40c098 <ferror@plt+0x9d48>
  406b84:	b	406ae4 <ferror@plt+0x4794>
  406b88:	mov	x0, x19
  406b8c:	bl	406908 <ferror@plt+0x45b8>
  406b90:	bl	40c098 <ferror@plt+0x9d48>
  406b94:	b	406ae4 <ferror@plt+0x4794>
  406b98:	ldp	x23, x24, [sp, #48]
  406b9c:	ldr	x27, [sp, #80]
  406ba0:	ldr	w0, [x26, #3672]
  406ba4:	cbnz	w0, 406bac <ferror@plt+0x485c>
  406ba8:	bl	40c848 <ferror@plt+0xa4f8>
  406bac:	ldp	x19, x20, [sp, #16]
  406bb0:	mov	x1, #0x0                   	// #0
  406bb4:	ldp	x21, x22, [sp, #32]
  406bb8:	mov	w0, #0x2                   	// #2
  406bbc:	ldp	x25, x26, [sp, #64]
  406bc0:	ldp	x29, x30, [sp], #96
  406bc4:	b	40c128 <ferror@plt+0x9dd8>
  406bc8:	mov	x1, x22
  406bcc:	mov	w0, #0x2                   	// #2
  406bd0:	adrp	x26, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406bd4:	bl	40c0b0 <ferror@plt+0x9d60>
  406bd8:	cmp	w21, #0x3
  406bdc:	b.gt	406aac <ferror@plt+0x475c>
  406be0:	b	406ba0 <ferror@plt+0x4850>
  406be4:	mov	x2, x22
  406be8:	mov	x0, x20
  406bec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406bf0:	add	x1, x1, #0xeb8
  406bf4:	bl	402320 <fprintf@plt>
  406bf8:	b	406bd8 <ferror@plt+0x4888>
  406bfc:	nop
  406c00:	stp	x29, x30, [sp, #-80]!
  406c04:	mov	x29, sp
  406c08:	stp	x19, x20, [sp, #16]
  406c0c:	mov	x20, x0
  406c10:	str	x21, [sp, #32]
  406c14:	mov	x21, x1
  406c18:	add	x1, sp, #0x38
  406c1c:	bl	405f10 <ferror@plt+0x3bc0>
  406c20:	mov	w19, w0
  406c24:	cmp	w0, #0x1
  406c28:	b.ne	406c48 <ferror@plt+0x48f8>  // b.any
  406c2c:	ldr	x3, [sp, #72]
  406c30:	mov	w19, #0x0                   	// #0
  406c34:	cbz	x3, 406c48 <ferror@plt+0x48f8>
  406c38:	ldr	w2, [x20, #20]
  406c3c:	mov	x0, x21
  406c40:	add	x1, x20, #0x4
  406c44:	bl	4069a8 <ferror@plt+0x4658>
  406c48:	mov	w0, w19
  406c4c:	ldp	x19, x20, [sp, #16]
  406c50:	ldr	x21, [sp, #32]
  406c54:	ldp	x29, x30, [sp], #80
  406c58:	ret
  406c5c:	nop
  406c60:	stp	x29, x30, [sp, #-80]!
  406c64:	mov	x29, sp
  406c68:	stp	x19, x20, [sp, #16]
  406c6c:	mov	x20, x0
  406c70:	str	x21, [sp, #32]
  406c74:	mov	x21, x1
  406c78:	add	x1, sp, #0x38
  406c7c:	bl	405f10 <ferror@plt+0x3bc0>
  406c80:	mov	w19, w0
  406c84:	cmp	w0, #0x1
  406c88:	b.ne	406cc4 <ferror@plt+0x4974>  // b.any
  406c8c:	ldrh	w0, [x20, #4]
  406c90:	cmp	w0, #0x55
  406c94:	b.eq	406cd8 <ferror@plt+0x4988>  // b.none
  406c98:	ldr	x1, [sp, #64]
  406c9c:	cbz	x1, 406ca8 <ferror@plt+0x4958>
  406ca0:	ldr	w0, [x20, #20]
  406ca4:	bl	4065e8 <ferror@plt+0x4298>
  406ca8:	ldr	x3, [sp, #72]
  406cac:	mov	w19, #0x0                   	// #0
  406cb0:	cbz	x3, 406cc4 <ferror@plt+0x4974>
  406cb4:	ldr	w2, [x20, #20]
  406cb8:	mov	x0, x21
  406cbc:	add	x1, x20, #0x4
  406cc0:	bl	4069a8 <ferror@plt+0x4658>
  406cc4:	mov	w0, w19
  406cc8:	ldp	x19, x20, [sp, #16]
  406ccc:	ldr	x21, [sp, #32]
  406cd0:	ldp	x29, x30, [sp], #80
  406cd4:	ret
  406cd8:	mov	w1, #0x6                   	// #6
  406cdc:	mov	w4, w19
  406ce0:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406ce4:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406ce8:	add	x3, x3, #0x230
  406cec:	add	x2, x2, #0x240
  406cf0:	mov	w0, #0x4                   	// #4
  406cf4:	bl	40c610 <ferror@plt+0xa2c0>
  406cf8:	ldr	x1, [sp, #64]
  406cfc:	cbnz	x1, 406ca0 <ferror@plt+0x4950>
  406d00:	b	406ca8 <ferror@plt+0x4958>
  406d04:	nop
  406d08:	stp	x29, x30, [sp, #-32]!
  406d0c:	mov	x29, sp
  406d10:	stp	x19, x20, [sp, #16]
  406d14:	mov	w20, w0
  406d18:	mov	x19, x1
  406d1c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406d20:	add	x0, x0, #0x308
  406d24:	bl	40b718 <ferror@plt+0x93c8>
  406d28:	cmp	w20, #0x0
  406d2c:	b.le	406dc0 <ferror@plt+0x4a70>
  406d30:	ldr	x0, [x19]
  406d34:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406d38:	add	x1, x1, #0x3b0
  406d3c:	bl	409440 <ferror@plt+0x70f0>
  406d40:	tst	w0, #0xff
  406d44:	b.eq	406da4 <ferror@plt+0x4a54>  // b.none
  406d48:	ldr	x0, [x19]
  406d4c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406d50:	add	x1, x1, #0x3c8
  406d54:	bl	409440 <ferror@plt+0x70f0>
  406d58:	tst	w0, #0xff
  406d5c:	b.eq	406e08 <ferror@plt+0x4ab8>  // b.none
  406d60:	ldr	x0, [x19]
  406d64:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406d68:	add	x1, x1, #0x3d8
  406d6c:	bl	409440 <ferror@plt+0x70f0>
  406d70:	tst	w0, #0xff
  406d74:	b.eq	406d90 <ferror@plt+0x4a40>  // b.none
  406d78:	ldr	x0, [x19]
  406d7c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406d80:	add	x1, x1, #0x3e0
  406d84:	bl	409440 <ferror@plt+0x70f0>
  406d88:	tst	w0, #0xff
  406d8c:	b.ne	406dd4 <ferror@plt+0x4a84>  // b.any
  406d90:	add	x1, x19, #0x8
  406d94:	sub	w0, w20, #0x1
  406d98:	ldp	x19, x20, [sp, #16]
  406d9c:	ldp	x29, x30, [sp], #32
  406da0:	b	4063b8 <ferror@plt+0x4068>
  406da4:	add	x3, x19, #0x8
  406da8:	sub	w2, w20, #0x1
  406dac:	ldp	x19, x20, [sp, #16]
  406db0:	mov	w1, #0x600                 	// #1536
  406db4:	ldp	x29, x30, [sp], #32
  406db8:	mov	w0, #0x54                  	// #84
  406dbc:	b	406070 <ferror@plt+0x3d20>
  406dc0:	ldp	x19, x20, [sp, #16]
  406dc4:	mov	x1, #0x0                   	// #0
  406dc8:	ldp	x29, x30, [sp], #32
  406dcc:	mov	w0, #0x0                   	// #0
  406dd0:	b	4063b8 <ferror@plt+0x4068>
  406dd4:	ldr	x0, [x19]
  406dd8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406ddc:	add	x1, x1, #0x3e8
  406de0:	bl	409440 <ferror@plt+0x70f0>
  406de4:	tst	w0, #0xff
  406de8:	b.eq	406d90 <ferror@plt+0x4a40>  // b.none
  406dec:	ldr	x0, [x19]
  406df0:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  406df4:	add	x1, x1, #0xcf8
  406df8:	bl	409440 <ferror@plt+0x70f0>
  406dfc:	tst	w0, #0xff
  406e00:	b.ne	406e24 <ferror@plt+0x4ad4>  // b.any
  406e04:	bl	406040 <ferror@plt+0x3cf0>
  406e08:	add	x3, x19, #0x8
  406e0c:	sub	w2, w20, #0x1
  406e10:	ldp	x19, x20, [sp, #16]
  406e14:	mov	w1, #0x0                   	// #0
  406e18:	ldp	x29, x30, [sp], #32
  406e1c:	mov	w0, #0x55                  	// #85
  406e20:	b	406070 <ferror@plt+0x3d20>
  406e24:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  406e28:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406e2c:	ldr	x2, [x19]
  406e30:	add	x1, x1, #0xf08
  406e34:	ldr	x0, [x0, #848]
  406e38:	bl	402320 <fprintf@plt>
  406e3c:	mov	w0, #0xffffffff            	// #-1
  406e40:	bl	401dc0 <exit@plt>
  406e44:	nop
  406e48:	stp	x29, x30, [sp, #-48]!
  406e4c:	mov	x29, sp
  406e50:	stp	x19, x20, [sp, #16]
  406e54:	mov	x20, x1
  406e58:	mov	w19, w2
  406e5c:	str	x21, [sp, #32]
  406e60:	mov	w21, w0
  406e64:	mov	x0, #0x0                   	// #0
  406e68:	bl	40c058 <ferror@plt+0x9d08>
  406e6c:	mov	w0, w21
  406e70:	bl	40b488 <ferror@plt+0x9138>
  406e74:	mov	x3, x20
  406e78:	mov	x4, x0
  406e7c:	mov	w1, #0x0                   	// #0
  406e80:	mov	w0, #0x4                   	// #4
  406e84:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406e88:	add	x2, x2, #0x260
  406e8c:	bl	40c530 <ferror@plt+0xa1e0>
  406e90:	cmp	w19, #0x0
  406e94:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406e98:	ldp	x19, x20, [sp, #16]
  406e9c:	add	x2, x2, #0xf48
  406ea0:	ldr	x21, [sp, #32]
  406ea4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  406ea8:	ldp	x29, x30, [sp], #48
  406eac:	add	x1, x1, #0xf40
  406eb0:	csel	x1, x1, x2, eq  // eq = none
  406eb4:	mov	w0, #0x2                   	// #2
  406eb8:	b	40c0b0 <ferror@plt+0x9d60>
  406ebc:	nop
  406ec0:	stp	x29, x30, [sp, #-112]!
  406ec4:	mov	x3, x0
  406ec8:	mov	x29, sp
  406ecc:	stp	x19, x20, [sp, #16]
  406ed0:	mov	w19, w1
  406ed4:	mov	x20, x0
  406ed8:	mov	x1, #0x40                  	// #64
  406edc:	add	x0, sp, #0x30
  406ee0:	str	x21, [sp, #32]
  406ee4:	mov	w21, w2
  406ee8:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  406eec:	add	x2, x2, #0xf50
  406ef0:	bl	401ec0 <snprintf@plt>
  406ef4:	mov	x2, x20
  406ef8:	mov	w4, w19
  406efc:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406f00:	mov	w1, #0x6                   	// #6
  406f04:	add	x3, x3, #0xf58
  406f08:	mov	w0, #0x4                   	// #4
  406f0c:	bl	40c2f8 <ferror@plt+0x9fa8>
  406f10:	cmp	w19, w21
  406f14:	b.eq	406f34 <ferror@plt+0x4be4>  // b.none
  406f18:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  406f1c:	mov	w4, w21
  406f20:	add	x2, sp, #0x30
  406f24:	add	x3, x3, #0xf60
  406f28:	mov	w1, #0x6                   	// #6
  406f2c:	mov	w0, #0x4                   	// #4
  406f30:	bl	40c2f8 <ferror@plt+0x9fa8>
  406f34:	ldp	x19, x20, [sp, #16]
  406f38:	ldr	x21, [sp, #32]
  406f3c:	ldp	x29, x30, [sp], #112
  406f40:	ret
  406f44:	nop
  406f48:	stp	x29, x30, [sp, #-112]!
  406f4c:	mov	x29, sp
  406f50:	stp	x19, x20, [sp, #16]
  406f54:	stp	x21, x22, [sp, #32]
  406f58:	str	w2, [sp, #108]
  406f5c:	cbz	w0, 406fec <ferror@plt+0x4c9c>
  406f60:	mov	w19, w0
  406f64:	mov	x20, x1
  406f68:	stp	x23, x24, [sp, #48]
  406f6c:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  406f70:	add	x24, x24, #0x38
  406f74:	stp	x25, x26, [sp, #64]
  406f78:	adrp	x26, 410000 <ferror@plt+0xdcb0>
  406f7c:	add	x26, x26, #0xe50
  406f80:	str	x27, [sp, #80]
  406f84:	adrp	x27, 427000 <ferror@plt+0x24cb0>
  406f88:	add	x27, x27, #0x3ec
  406f8c:	mov	x25, #0x0                   	// #0
  406f90:	mov	x21, x20
  406f94:	mov	x1, x24
  406f98:	sub	w23, w19, #0x1
  406f9c:	ldr	x22, [x21], #8
  406fa0:	mov	x0, x22
  406fa4:	bl	4020a0 <strcmp@plt>
  406fa8:	cbnz	w0, 407080 <ferror@plt+0x4d30>
  406fac:	cbz	w23, 4071e8 <ferror@plt+0x4e98>
  406fb0:	ldr	x1, [x20, #8]
  406fb4:	cbnz	x25, 4071ec <ferror@plt+0x4e9c>
  406fb8:	sub	w19, w19, #0x2
  406fbc:	add	x20, x20, #0x10
  406fc0:	mov	x25, x1
  406fc4:	cbnz	w19, 406f90 <ferror@plt+0x4c40>
  406fc8:	cbz	x25, 406fe0 <ferror@plt+0x4c90>
  406fcc:	mov	x0, x25
  406fd0:	bl	40b610 <ferror@plt+0x92c0>
  406fd4:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  406fd8:	str	w0, [x1, #1008]
  406fdc:	cbz	w0, 4071b4 <ferror@plt+0x4e64>
  406fe0:	ldp	x23, x24, [sp, #48]
  406fe4:	ldp	x25, x26, [sp, #64]
  406fe8:	ldr	x27, [sp, #80]
  406fec:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406ff0:	ldr	w0, [x0, #3652]
  406ff4:	bl	40bfc8 <ferror@plt+0x9c78>
  406ff8:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  406ffc:	ldr	w0, [x0, #3672]
  407000:	cbnz	w0, 4070d0 <ferror@plt+0x4d80>
  407004:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  407008:	mov	w3, #0x4                   	// #4
  40700c:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  407010:	add	x19, x19, #0x308
  407014:	ldr	w4, [x0, #3660]
  407018:	mov	w2, #0x2                   	// #2
  40701c:	mov	x0, x19
  407020:	mov	w1, #0x7                   	// #7
  407024:	cmp	w4, #0x0
  407028:	csel	w2, w3, w2, ne  // ne = any
  40702c:	bl	40e480 <ferror@plt+0xc130>
  407030:	tbnz	w0, #31, 407250 <ferror@plt+0x4f00>
  407034:	bl	40c030 <ferror@plt+0x9ce0>
  407038:	tst	w0, #0xff
  40703c:	b.eq	407178 <ferror@plt+0x4e28>  // b.none
  407040:	adrp	x1, 407000 <ferror@plt+0x4cb0>
  407044:	mov	x0, x19
  407048:	add	x1, x1, #0xd38
  40704c:	add	x2, sp, #0x6c
  407050:	mov	w3, #0x0                   	// #0
  407054:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  407058:	bl	40e948 <ferror@plt+0xc5f8>
  40705c:	tbnz	w0, #31, 407220 <ferror@plt+0x4ed0>
  407060:	bl	40bfd0 <ferror@plt+0x9c80>
  407064:	ldr	x0, [x20, #856]
  407068:	bl	4021a0 <fflush@plt>
  40706c:	mov	w0, #0x0                   	// #0
  407070:	ldp	x19, x20, [sp, #16]
  407074:	ldp	x21, x22, [sp, #32]
  407078:	ldp	x29, x30, [sp], #112
  40707c:	ret
  407080:	mov	x0, x22
  407084:	mov	x1, x26
  407088:	bl	4020a0 <strcmp@plt>
  40708c:	cbnz	w0, 4070c0 <ferror@plt+0x4d70>
  407090:	cbz	w23, 4071e8 <ferror@plt+0x4e98>
  407094:	ldr	w1, [x27]
  407098:	ldr	x0, [x20, #8]
  40709c:	cbnz	w1, 4071f4 <ferror@plt+0x4ea4>
  4070a0:	mov	w2, #0xa                   	// #10
  4070a4:	mov	x1, #0x0                   	// #0
  4070a8:	bl	4020c0 <strtol@plt>
  4070ac:	str	w0, [x27]
  4070b0:	sub	w19, w19, #0x2
  4070b4:	add	x20, x20, #0x10
  4070b8:	cbnz	w19, 406f90 <ferror@plt+0x4c40>
  4070bc:	b	406fc8 <ferror@plt+0x4c78>
  4070c0:	mov	x20, x21
  4070c4:	mov	w19, w23
  4070c8:	cbnz	w19, 406f90 <ferror@plt+0x4c40>
  4070cc:	b	406fc8 <ferror@plt+0x4c78>
  4070d0:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  4070d4:	add	x19, x19, #0x308
  4070d8:	mov	x0, x19
  4070dc:	mov	w2, #0x2                   	// #2
  4070e0:	mov	w1, #0x0                   	// #0
  4070e4:	bl	40e688 <ferror@plt+0xc338>
  4070e8:	tbnz	w0, #31, 407250 <ferror@plt+0x4f00>
  4070ec:	bl	40c030 <ferror@plt+0x9ce0>
  4070f0:	tst	w0, #0xff
  4070f4:	b.eq	40719c <ferror@plt+0x4e4c>  // b.none
  4070f8:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  4070fc:	adrp	x21, 407000 <ferror@plt+0x4cb0>
  407100:	add	x21, x21, #0x510
  407104:	mov	x0, x19
  407108:	ldr	x2, [x20, #856]
  40710c:	mov	x1, x21
  407110:	mov	w3, #0x0                   	// #0
  407114:	bl	40e948 <ferror@plt+0xc5f8>
  407118:	tbnz	w0, #31, 407148 <ferror@plt+0x4df8>
  40711c:	mov	x0, x19
  407120:	mov	w2, #0x4                   	// #4
  407124:	mov	w1, #0x0                   	// #0
  407128:	bl	40e688 <ferror@plt+0xc338>
  40712c:	tbnz	w0, #31, 407200 <ferror@plt+0x4eb0>
  407130:	ldr	x2, [x20, #856]
  407134:	mov	x1, x21
  407138:	mov	x0, x19
  40713c:	mov	w3, #0x0                   	// #0
  407140:	bl	40e948 <ferror@plt+0xc5f8>
  407144:	tbz	w0, #31, 407060 <ferror@plt+0x4d10>
  407148:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  40714c:	mov	x2, #0x10                  	// #16
  407150:	mov	x1, #0x1                   	// #1
  407154:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  407158:	ldr	x3, [x3, #848]
  40715c:	add	x0, x0, #0x1c8
  407160:	stp	x23, x24, [sp, #48]
  407164:	stp	x25, x26, [sp, #64]
  407168:	str	x27, [sp, #80]
  40716c:	bl	402180 <fwrite@plt>
  407170:	mov	w0, #0x1                   	// #1
  407174:	bl	401dc0 <exit@plt>
  407178:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40717c:	add	x0, x0, #0xf68
  407180:	bl	4022a0 <printf@plt>
  407184:	ldr	w0, [sp, #108]
  407188:	cmp	w0, #0x1
  40718c:	b.eq	4071d8 <ferror@plt+0x4e88>  // b.none
  407190:	mov	w0, #0xa                   	// #10
  407194:	bl	4022e0 <putchar@plt>
  407198:	b	407040 <ferror@plt+0x4cf0>
  40719c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4071a0:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4071a4:	add	x1, x1, #0x48
  4071a8:	add	x0, x0, #0xfa0
  4071ac:	bl	4022a0 <printf@plt>
  4071b0:	b	4070f8 <ferror@plt+0x4da8>
  4071b4:	mov	x0, x25
  4071b8:	bl	4092d8 <ferror@plt+0x6f88>
  4071bc:	ldp	x19, x20, [sp, #16]
  4071c0:	ldp	x21, x22, [sp, #32]
  4071c4:	ldp	x23, x24, [sp, #48]
  4071c8:	ldp	x25, x26, [sp, #64]
  4071cc:	ldr	x27, [sp, #80]
  4071d0:	ldp	x29, x30, [sp], #112
  4071d4:	ret
  4071d8:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  4071dc:	add	x0, x0, #0xf78
  4071e0:	bl	4022a0 <printf@plt>
  4071e4:	b	407190 <ferror@plt+0x4e40>
  4071e8:	bl	4091e8 <ferror@plt+0x6e98>
  4071ec:	mov	x0, x24
  4071f0:	bl	409278 <ferror@plt+0x6f28>
  4071f4:	mov	x1, x0
  4071f8:	mov	x0, x26
  4071fc:	bl	409278 <ferror@plt+0x6f28>
  407200:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  407204:	add	x0, x0, #0xfb0
  407208:	stp	x23, x24, [sp, #48]
  40720c:	stp	x25, x26, [sp, #64]
  407210:	str	x27, [sp, #80]
  407214:	bl	401de0 <perror@plt>
  407218:	mov	w0, #0x1                   	// #1
  40721c:	bl	401dc0 <exit@plt>
  407220:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  407224:	mov	x2, #0x11                  	// #17
  407228:	mov	x1, #0x1                   	// #1
  40722c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  407230:	ldr	x3, [x3, #848]
  407234:	add	x0, x0, #0xf88
  407238:	stp	x23, x24, [sp, #48]
  40723c:	stp	x25, x26, [sp, #64]
  407240:	str	x27, [sp, #80]
  407244:	bl	402180 <fwrite@plt>
  407248:	mov	w0, #0x1                   	// #1
  40724c:	bl	401dc0 <exit@plt>
  407250:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  407254:	add	x0, x0, #0x1a8
  407258:	stp	x23, x24, [sp, #48]
  40725c:	stp	x25, x26, [sp, #64]
  407260:	str	x27, [sp, #80]
  407264:	bl	401de0 <perror@plt>
  407268:	mov	w0, #0x1                   	// #1
  40726c:	bl	401dc0 <exit@plt>
  407270:	stp	x29, x30, [sp, #-32]!
  407274:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  407278:	add	x1, x1, #0x1e0
  40727c:	mov	x29, sp
  407280:	str	x19, [sp, #16]
  407284:	and	w19, w0, #0xffff
  407288:	mov	w0, #0x2                   	// #2
  40728c:	bl	40c0b0 <ferror@plt+0x9d60>
  407290:	tbnz	w19, #1, 4072ac <ferror@plt+0x4f5c>
  407294:	tbnz	w19, #2, 4072d0 <ferror@plt+0x4f80>
  407298:	ldr	x19, [sp, #16]
  40729c:	mov	x1, #0x0                   	// #0
  4072a0:	ldp	x29, x30, [sp], #32
  4072a4:	mov	w0, #0x2                   	// #2
  4072a8:	b	40c128 <ferror@plt+0x9dd8>
  4072ac:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  4072b0:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4072b4:	add	x4, x4, #0xfd0
  4072b8:	add	x3, x3, #0xe98
  4072bc:	mov	x2, #0x0                   	// #0
  4072c0:	mov	w1, #0x6                   	// #6
  4072c4:	mov	w0, #0x4                   	// #4
  4072c8:	bl	40c530 <ferror@plt+0xa1e0>
  4072cc:	tbz	w19, #2, 407298 <ferror@plt+0x4f48>
  4072d0:	mov	x2, #0x0                   	// #0
  4072d4:	mov	w1, #0x6                   	// #6
  4072d8:	mov	w0, #0x4                   	// #4
  4072dc:	adrp	x4, 410000 <ferror@plt+0xdcb0>
  4072e0:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4072e4:	add	x4, x4, #0xfd8
  4072e8:	add	x3, x3, #0xe98
  4072ec:	bl	40c530 <ferror@plt+0xa1e0>
  4072f0:	ldr	x19, [sp, #16]
  4072f4:	mov	x1, #0x0                   	// #0
  4072f8:	ldp	x29, x30, [sp], #32
  4072fc:	mov	w0, #0x2                   	// #2
  407300:	b	40c128 <ferror@plt+0x9dd8>
  407304:	nop
  407308:	mov	x2, x0
  40730c:	stp	x29, x30, [sp, #-112]!
  407310:	mov	x29, sp
  407314:	ldrh	w3, [x2], #4
  407318:	add	x0, sp, #0x58
  40731c:	stp	x19, x20, [sp, #16]
  407320:	sub	w3, w3, #0x4
  407324:	stp	x23, x24, [sp, #48]
  407328:	mov	w24, w1
  40732c:	mov	w1, #0x2                   	// #2
  407330:	bl	40f8e8 <ferror@plt+0xd598>
  407334:	ldr	x19, [sp, #96]
  407338:	cbz	x19, 4074d4 <ferror@plt+0x5184>
  40733c:	ldrh	w20, [x19], #4
  407340:	mov	w2, #0x0                   	// #0
  407344:	sub	w20, w20, #0x4
  407348:	cmp	w20, #0x3
  40734c:	b.le	4074d4 <ferror@plt+0x5184>
  407350:	adrp	x23, 410000 <ferror@plt+0xdcb0>
  407354:	add	x23, x23, #0xff0
  407358:	stp	x21, x22, [sp, #32]
  40735c:	adrp	x22, 427000 <ferror@plt+0x24cb0>
  407360:	add	x22, x22, #0x3ec
  407364:	stp	x25, x26, [sp, #64]
  407368:	mov	w25, #0x21                  	// #33
  40736c:	b	407454 <ferror@plt+0x5104>
  407370:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  407374:	mov	w0, w24
  407378:	add	x1, x1, #0xfe8
  40737c:	bl	406e48 <ferror@plt+0x4af8>
  407380:	mov	x0, #0x0                   	// #0
  407384:	bl	40c058 <ferror@plt+0x9d08>
  407388:	ldrh	w4, [x21, #32]
  40738c:	mov	w0, #0x4                   	// #4
  407390:	mov	x3, x23
  407394:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  407398:	mov	w1, #0x6                   	// #6
  40739c:	add	x2, x2, #0xe50
  4073a0:	bl	40c290 <ferror@plt+0x9f40>
  4073a4:	ldrh	w0, [x21, #34]
  4073a8:	cbz	w0, 4073b0 <ferror@plt+0x5060>
  4073ac:	bl	407270 <ferror@plt+0x4f20>
  4073b0:	ldr	x4, [x21]
  4073b4:	mov	w1, #0x6                   	// #6
  4073b8:	mov	w0, #0x4                   	// #4
  4073bc:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4073c0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4073c4:	add	x3, x3, #0xff8
  4073c8:	add	x2, x2, #0x20
  4073cc:	bl	40c418 <ferror@plt+0xa0c8>
  4073d0:	ldr	x4, [x21, #8]
  4073d4:	adrp	x26, 411000 <ferror@plt+0xecb0>
  4073d8:	add	x26, x26, #0x30
  4073dc:	mov	w1, #0x6                   	// #6
  4073e0:	mov	x3, x26
  4073e4:	mov	w0, #0x4                   	// #4
  4073e8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4073ec:	add	x2, x2, #0x40
  4073f0:	bl	40c418 <ferror@plt+0xa0c8>
  4073f4:	ldr	x4, [x21, #16]
  4073f8:	mov	w1, #0x6                   	// #6
  4073fc:	mov	w0, #0x4                   	// #4
  407400:	adrp	x3, 411000 <ferror@plt+0xecb0>
  407404:	adrp	x2, 411000 <ferror@plt+0xecb0>
  407408:	add	x3, x3, #0x50
  40740c:	add	x2, x2, #0x78
  407410:	bl	40c418 <ferror@plt+0xa0c8>
  407414:	ldr	x4, [x21, #24]
  407418:	mov	x3, x26
  40741c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  407420:	add	x2, x2, #0x88
  407424:	mov	w0, #0x4                   	// #4
  407428:	mov	w1, #0x6                   	// #6
  40742c:	bl	40c418 <ferror@plt+0xa0c8>
  407430:	bl	40c098 <ferror@plt+0x9d48>
  407434:	ldrh	w0, [x19]
  407438:	mov	w2, #0x1                   	// #1
  40743c:	add	w0, w0, #0x3
  407440:	and	w0, w0, #0xfffffffc
  407444:	sub	w20, w20, w0
  407448:	cmp	w20, #0x3
  40744c:	add	x19, x19, w0, uxtw
  407450:	b.le	4074c8 <ferror@plt+0x5178>
  407454:	ldrh	w0, [x19]
  407458:	cmp	w0, #0x3
  40745c:	b.ls	4074c8 <ferror@plt+0x5178>  // b.plast
  407460:	cmp	w0, w20
  407464:	b.gt	4074c8 <ferror@plt+0x5178>
  407468:	ldrh	w1, [x19, #2]
  40746c:	cmp	w1, #0x1
  407470:	b.ne	40743c <ferror@plt+0x50ec>  // b.any
  407474:	ldr	w1, [x22]
  407478:	add	x21, x19, #0x4
  40747c:	cbz	w1, 407490 <ferror@plt+0x5140>
  407480:	ldrh	w3, [x19, #36]
  407484:	add	x21, x19, #0x4
  407488:	cmp	w1, w3
  40748c:	b.ne	40743c <ferror@plt+0x50ec>  // b.any
  407490:	ldrh	w1, [x21, #34]
  407494:	and	w1, w25, w1
  407498:	cmp	w1, #0x1
  40749c:	b.eq	40743c <ferror@plt+0x50ec>  // b.none
  4074a0:	cbz	w2, 407370 <ferror@plt+0x5020>
  4074a4:	adrp	x4, 411000 <ferror@plt+0xecb0>
  4074a8:	adrp	x3, 410000 <ferror@plt+0xdcb0>
  4074ac:	add	x4, x4, #0x4d0
  4074b0:	add	x3, x3, #0xfe8
  4074b4:	mov	x2, #0x0                   	// #0
  4074b8:	mov	w1, #0x6                   	// #6
  4074bc:	mov	w0, #0x1                   	// #1
  4074c0:	bl	40c530 <ferror@plt+0xa1e0>
  4074c4:	b	407380 <ferror@plt+0x5030>
  4074c8:	cbnz	w2, 4074e4 <ferror@plt+0x5194>
  4074cc:	ldp	x21, x22, [sp, #32]
  4074d0:	ldp	x25, x26, [sp, #64]
  4074d4:	ldp	x19, x20, [sp, #16]
  4074d8:	ldp	x23, x24, [sp, #48]
  4074dc:	ldp	x29, x30, [sp], #112
  4074e0:	ret
  4074e4:	mov	x1, #0x0                   	// #0
  4074e8:	mov	w0, #0x2                   	// #2
  4074ec:	bl	40c128 <ferror@plt+0x9dd8>
  4074f0:	bl	40c098 <ferror@plt+0x9d48>
  4074f4:	ldp	x19, x20, [sp, #16]
  4074f8:	ldp	x21, x22, [sp, #32]
  4074fc:	ldp	x23, x24, [sp, #48]
  407500:	ldp	x25, x26, [sp, #64]
  407504:	ldp	x29, x30, [sp], #112
  407508:	ret
  40750c:	nop
  407510:	stp	x29, x30, [sp, #-80]!
  407514:	mov	x29, sp
  407518:	ldr	w3, [x0]
  40751c:	subs	w3, w3, #0x1c
  407520:	b.mi	4075a0 <ferror@plt+0x5250>  // b.first
  407524:	stp	x19, x20, [sp, #16]
  407528:	mov	x19, x0
  40752c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407530:	mov	x20, x1
  407534:	ldr	w1, [x0, #1008]
  407538:	cbz	w1, 407558 <ferror@plt+0x5208>
  40753c:	ldr	w2, [x19, #20]
  407540:	mov	w0, #0x0                   	// #0
  407544:	cmp	w1, w2
  407548:	b.eq	407558 <ferror@plt+0x5208>  // b.none
  40754c:	ldp	x19, x20, [sp, #16]
  407550:	ldp	x29, x30, [sp], #80
  407554:	ret
  407558:	add	x2, x19, #0x1c
  40755c:	add	x0, sp, #0x20
  407560:	mov	w1, #0x5                   	// #5
  407564:	bl	40f8e8 <ferror@plt+0xd598>
  407568:	ldr	x0, [sp, #48]
  40756c:	cbz	x0, 407578 <ferror@plt+0x5228>
  407570:	ldr	w1, [x19, #20]
  407574:	bl	407308 <ferror@plt+0x4fb8>
  407578:	ldr	x0, [sp, #56]
  40757c:	cbz	x0, 407588 <ferror@plt+0x5238>
  407580:	ldr	w1, [x19, #20]
  407584:	bl	407308 <ferror@plt+0x4fb8>
  407588:	mov	x0, x20
  40758c:	bl	4021a0 <fflush@plt>
  407590:	ldp	x19, x20, [sp, #16]
  407594:	mov	w0, #0x0                   	// #0
  407598:	ldp	x29, x30, [sp], #80
  40759c:	ret
  4075a0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4075a4:	mov	w2, w3
  4075a8:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4075ac:	add	x1, x1, #0x210
  4075b0:	ldr	x0, [x0, #848]
  4075b4:	bl	402320 <fprintf@plt>
  4075b8:	mov	w0, #0xffffffff            	// #-1
  4075bc:	b	407598 <ferror@plt+0x5248>
  4075c0:	stp	x29, x30, [sp, #-48]!
  4075c4:	mov	x29, sp
  4075c8:	stp	x19, x20, [sp, #16]
  4075cc:	mov	x19, x0
  4075d0:	mov	w20, w2
  4075d4:	mov	w2, #0x3                   	// #3
  4075d8:	stp	x21, x22, [sp, #32]
  4075dc:	and	w21, w3, #0xffff
  4075e0:	and	w22, w1, #0xffff
  4075e4:	mov	w1, #0x420                 	// #1056
  4075e8:	bl	40f4f0 <ferror@plt+0xd1a0>
  4075ec:	mov	w3, w20
  4075f0:	mov	w2, #0x1                   	// #1
  4075f4:	mov	x20, x0
  4075f8:	mov	w1, #0x420                 	// #1056
  4075fc:	mov	x0, x19
  407600:	bl	40f3a0 <ferror@plt+0xd050>
  407604:	mov	w3, w22
  407608:	mov	x0, x19
  40760c:	mov	w2, #0x2                   	// #2
  407610:	mov	w1, #0x420                 	// #1056
  407614:	bl	40f380 <ferror@plt+0xd030>
  407618:	mov	w3, w21
  40761c:	mov	w2, #0x3                   	// #3
  407620:	mov	x0, x19
  407624:	mov	w1, #0x420                 	// #1056
  407628:	bl	40f380 <ferror@plt+0xd030>
  40762c:	mov	x1, x20
  407630:	mov	x0, x19
  407634:	bl	40f528 <ferror@plt+0xd1d8>
  407638:	mov	w0, #0x0                   	// #0
  40763c:	ldp	x19, x20, [sp, #16]
  407640:	ldp	x21, x22, [sp, #32]
  407644:	ldp	x29, x30, [sp], #48
  407648:	ret
  40764c:	nop
  407650:	sub	sp, sp, #0x4a0
  407654:	stp	x29, x30, [sp]
  407658:	mov	x29, sp
  40765c:	stp	x19, x20, [sp, #16]
  407660:	mov	w20, w1
  407664:	mov	x19, x2
  407668:	mov	w1, #0x0                   	// #0
  40766c:	mov	x2, #0x420                 	// #1056
  407670:	stp	x21, x22, [sp, #32]
  407674:	mov	w21, w0
  407678:	add	x0, sp, #0x80
  40767c:	bl	401f80 <memset@plt>
  407680:	stp	wzr, wzr, [sp, #120]
  407684:	mov	w2, #0x20                  	// #32
  407688:	mov	w1, #0x1                   	// #1
  40768c:	mov	w0, #0x7                   	// #7
  407690:	str	w2, [sp, #128]
  407694:	strh	w21, [sp, #132]
  407698:	cmp	w20, #0x0
  40769c:	strh	w1, [sp, #134]
  4076a0:	strb	w0, [sp, #144]
  4076a4:	b.le	407b00 <ferror@plt+0x57b0>
  4076a8:	mov	w0, #0xffffffff            	// #-1
  4076ac:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  4076b0:	mov	w21, w0
  4076b4:	add	x22, x22, #0x38
  4076b8:	stp	x23, x24, [sp, #48]
  4076bc:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  4076c0:	add	x24, x24, #0xe50
  4076c4:	stp	x27, x28, [sp, #80]
  4076c8:	adrp	x28, 410000 <ferror@plt+0xdcb0>
  4076cc:	add	x28, x28, #0xa8
  4076d0:	mov	w27, #0x0                   	// #0
  4076d4:	stp	x25, x26, [sp, #64]
  4076d8:	mov	w26, #0x0                   	// #0
  4076dc:	mov	x25, #0x0                   	// #0
  4076e0:	stp	w0, wzr, [sp, #100]
  4076e4:	nop
  4076e8:	ldr	x23, [x19]
  4076ec:	mov	x1, x22
  4076f0:	mov	x0, x23
  4076f4:	bl	4020a0 <strcmp@plt>
  4076f8:	cbnz	w0, 407814 <ferror@plt+0x54c4>
  4076fc:	cmp	w20, #0x1
  407700:	b.eq	407b24 <ferror@plt+0x57d4>  // b.none
  407704:	sub	w20, w20, #0x2
  407708:	add	x19, x19, #0x10
  40770c:	ldur	x25, [x19, #-8]
  407710:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  407714:	cmp	x25, #0x0
  407718:	ccmn	w21, #0x1, #0x4, ne  // ne = any
  40771c:	b.eq	407af4 <ferror@plt+0x57a4>  // b.none
  407720:	mov	x0, x25
  407724:	bl	40b610 <ferror@plt+0x92c0>
  407728:	str	w0, [sp, #148]
  40772c:	cbz	w0, 407bb4 <ferror@plt+0x5864>
  407730:	cmp	w21, #0xfff
  407734:	b.gt	407b88 <ferror@plt+0x5838>
  407738:	tbz	w26, #3, 407754 <ferror@plt+0x5404>
  40773c:	ldr	w0, [sp, #100]
  407740:	cmp	w0, #0xfff
  407744:	ccmn	w0, #0x1, #0x4, le
  407748:	ccmp	w21, w0, #0x0, ne  // ne = any
  40774c:	b.ge	407b28 <ferror@plt+0x57d8>  // b.tcont
  407750:	tbnz	w26, #1, 407b58 <ferror@plt+0x5808>
  407754:	add	x0, sp, #0x80
  407758:	mov	w2, #0x1a                  	// #26
  40775c:	mov	w1, #0x420                 	// #1056
  407760:	bl	40f4f0 <ferror@plt+0xd1a0>
  407764:	mov	x19, x0
  407768:	cbnz	w27, 407a68 <ferror@plt+0x5718>
  40776c:	ldr	w0, [sp, #104]
  407770:	and	w1, w21, #0xffff
  407774:	cbnz	w0, 407a08 <ferror@plt+0x56b8>
  407778:	ldr	w20, [sp, #100]
  40777c:	add	x3, sp, #0x70
  407780:	strh	w26, [sp, #112]
  407784:	add	x0, sp, #0x80
  407788:	strh	w1, [sp, #114]
  40778c:	cmn	w20, #0x1
  407790:	mov	w4, #0x4                   	// #4
  407794:	mov	w2, #0x2                   	// #2
  407798:	mov	w1, #0x420                 	// #1056
  40779c:	b.eq	407a90 <ferror@plt+0x5740>  // b.none
  4077a0:	bl	40f2b0 <ferror@plt+0xcf60>
  4077a4:	strh	w20, [sp, #114]
  4077a8:	ldrh	w5, [sp, #112]
  4077ac:	add	x3, sp, #0x70
  4077b0:	add	x0, sp, #0x80
  4077b4:	mov	w4, #0x4                   	// #4
  4077b8:	and	w5, w5, #0xfffffff7
  4077bc:	mov	w2, #0x2                   	// #2
  4077c0:	orr	w5, w5, #0x10
  4077c4:	mov	w1, #0x420                 	// #1056
  4077c8:	strh	w5, [sp, #112]
  4077cc:	bl	40f2b0 <ferror@plt+0xcf60>
  4077d0:	mov	x1, x19
  4077d4:	add	x0, sp, #0x80
  4077d8:	bl	40f528 <ferror@plt+0xd1d8>
  4077dc:	add	x1, sp, #0x80
  4077e0:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4077e4:	mov	x2, #0x0                   	// #0
  4077e8:	add	x0, x0, #0x308
  4077ec:	bl	40ed28 <ferror@plt+0xc9d8>
  4077f0:	asr	w0, w0, #31
  4077f4:	ldp	x23, x24, [sp, #48]
  4077f8:	ldp	x25, x26, [sp, #64]
  4077fc:	ldp	x27, x28, [sp, #80]
  407800:	ldp	x29, x30, [sp]
  407804:	ldp	x19, x20, [sp, #16]
  407808:	ldp	x21, x22, [sp, #32]
  40780c:	add	sp, sp, #0x4a0
  407810:	ret
  407814:	mov	x1, x24
  407818:	mov	x0, x23
  40781c:	bl	4020a0 <strcmp@plt>
  407820:	cbnz	w0, 407890 <ferror@plt+0x5540>
  407824:	cmp	w20, #0x1
  407828:	b.eq	407b24 <ferror@plt+0x57d4>  // b.none
  40782c:	ldr	x23, [x19, #8]
  407830:	sub	w20, w20, #0x2
  407834:	add	x21, x19, #0x10
  407838:	mov	w1, #0x2d                  	// #45
  40783c:	mov	x0, x23
  407840:	bl	402160 <strchr@plt>
  407844:	cbz	x0, 4078dc <ferror@plt+0x558c>
  407848:	mov	x23, x0
  40784c:	mov	w2, #0xa                   	// #10
  407850:	mov	x1, #0x0                   	// #0
  407854:	orr	w26, w26, #0x8
  407858:	strb	wzr, [x23], #1
  40785c:	ldr	x0, [x19, #8]
  407860:	mov	x19, x21
  407864:	bl	4020c0 <strtol@plt>
  407868:	mov	x21, x0
  40786c:	mov	w2, #0xa                   	// #10
  407870:	mov	x0, x23
  407874:	mov	x1, #0x0                   	// #0
  407878:	bl	4020c0 <strtol@plt>
  40787c:	sxth	w0, w0
  407880:	str	w0, [sp, #100]
  407884:	sxth	w21, w21
  407888:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  40788c:	b	407714 <ferror@plt+0x53c4>
  407890:	mov	x1, x28
  407894:	mov	x0, x23
  407898:	bl	4020a0 <strcmp@plt>
  40789c:	cbnz	w0, 4078b4 <ferror@plt+0x5564>
  4078a0:	orr	w27, w27, #0x2
  4078a4:	sub	w20, w20, #0x1
  4078a8:	add	x19, x19, #0x8
  4078ac:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  4078b0:	b	407714 <ferror@plt+0x53c4>
  4078b4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4078b8:	mov	x0, x23
  4078bc:	add	x1, x1, #0xb0
  4078c0:	bl	4020a0 <strcmp@plt>
  4078c4:	cbnz	w0, 4078fc <ferror@plt+0x55ac>
  4078c8:	orr	w27, w27, #0x1
  4078cc:	sub	w20, w20, #0x1
  4078d0:	add	x19, x19, #0x8
  4078d4:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  4078d8:	b	407714 <ferror@plt+0x53c4>
  4078dc:	mov	x0, x23
  4078e0:	mov	x19, x21
  4078e4:	mov	w2, #0xa                   	// #10
  4078e8:	mov	x1, #0x0                   	// #0
  4078ec:	bl	4020c0 <strtol@plt>
  4078f0:	sxth	w21, w0
  4078f4:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  4078f8:	b	407714 <ferror@plt+0x53c4>
  4078fc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407900:	mov	x0, x23
  407904:	add	x1, x1, #0xc8
  407908:	bl	4020a0 <strcmp@plt>
  40790c:	cbnz	w0, 407924 <ferror@plt+0x55d4>
  407910:	orr	w26, w26, #0x2
  407914:	sub	w20, w20, #0x1
  407918:	add	x19, x19, #0x8
  40791c:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  407920:	b	407714 <ferror@plt+0x53c4>
  407924:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407928:	mov	x0, x23
  40792c:	add	x1, x1, #0xd0
  407930:	bl	4020a0 <strcmp@plt>
  407934:	cbnz	w0, 40794c <ferror@plt+0x55fc>
  407938:	orr	w26, w26, #0x4
  40793c:	sub	w20, w20, #0x1
  407940:	add	x19, x19, #0x8
  407944:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  407948:	b	407714 <ferror@plt+0x53c4>
  40794c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407950:	mov	x0, x23
  407954:	add	x1, x1, #0xe0
  407958:	bl	4020a0 <strcmp@plt>
  40795c:	cbnz	w0, 407a34 <ferror@plt+0x56e4>
  407960:	cmp	w20, #0x1
  407964:	b.eq	407b24 <ferror@plt+0x57d4>  // b.none
  407968:	ldr	x0, [x19, #8]
  40796c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  407970:	add	x1, x1, #0xf80
  407974:	bl	409440 <ferror@plt+0x70f0>
  407978:	tst	w0, #0xff
  40797c:	b.ne	407be0 <ferror@plt+0x5890>  // b.any
  407980:	cmp	w20, #0x2
  407984:	b.eq	407b24 <ferror@plt+0x57d4>  // b.none
  407988:	ldr	x23, [x19, #16]
  40798c:	mov	w1, #0x2d                  	// #45
  407990:	mov	x0, x23
  407994:	bl	402160 <strchr@plt>
  407998:	mov	x3, x0
  40799c:	cbz	x0, 407ac0 <ferror@plt+0x5770>
  4079a0:	strb	wzr, [x0]
  4079a4:	mov	w2, #0x0                   	// #0
  4079a8:	add	x0, sp, #0x78
  4079ac:	str	x3, [sp, #104]
  4079b0:	ldr	x1, [x19, #16]
  4079b4:	bl	4088f8 <ferror@plt+0x65a8>
  4079b8:	cbnz	w0, 407ae4 <ferror@plt+0x5794>
  4079bc:	ldr	w0, [sp, #120]
  4079c0:	mov	w23, #0xffffff              	// #16777215
  4079c4:	ldr	x3, [sp, #104]
  4079c8:	cmp	w0, w23
  4079cc:	b.hi	407ae4 <ferror@plt+0x5794>  // b.pmore
  4079d0:	add	x1, x3, #0x1
  4079d4:	add	x0, sp, #0x7c
  4079d8:	mov	w2, #0x0                   	// #0
  4079dc:	bl	4088f8 <ferror@plt+0x65a8>
  4079e0:	cbnz	w0, 407ae4 <ferror@plt+0x5794>
  4079e4:	ldr	w0, [sp, #124]
  4079e8:	cmp	w0, w23
  4079ec:	b.hi	407ae4 <ferror@plt+0x5794>  // b.pmore
  4079f0:	mov	w0, #0x1                   	// #1
  4079f4:	str	w0, [sp, #104]
  4079f8:	sub	w20, w20, #0x3
  4079fc:	add	x19, x19, #0x18
  407a00:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  407a04:	b	407714 <ferror@plt+0x53c4>
  407a08:	ldr	w21, [sp, #100]
  407a0c:	ldr	w2, [sp, #120]
  407a10:	cmn	w21, #0x1
  407a14:	b.eq	407a24 <ferror@plt+0x56d4>  // b.none
  407a18:	sub	w0, w21, w1
  407a1c:	cmp	w0, #0x0
  407a20:	b.gt	407a98 <ferror@plt+0x5748>
  407a24:	add	x0, sp, #0x80
  407a28:	mov	w3, #0x0                   	// #0
  407a2c:	bl	4075c0 <ferror@plt+0x5270>
  407a30:	b	4077d0 <ferror@plt+0x5480>
  407a34:	mov	x0, x23
  407a38:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  407a3c:	add	x1, x1, #0xcf8
  407a40:	bl	409440 <ferror@plt+0x70f0>
  407a44:	add	x1, x19, #0x8
  407a48:	tst	w0, #0xff
  407a4c:	sub	w0, w20, #0x1
  407a50:	b.ne	407a80 <ferror@plt+0x5730>  // b.any
  407a54:	cbz	w0, 407b24 <ferror@plt+0x57d4>
  407a58:	sub	w20, w20, #0x2
  407a5c:	add	x19, x19, #0x10
  407a60:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  407a64:	b	407714 <ferror@plt+0x53c4>
  407a68:	mov	w3, w27
  407a6c:	add	x0, sp, #0x80
  407a70:	mov	w2, #0x0                   	// #0
  407a74:	mov	w1, #0x420                 	// #1056
  407a78:	bl	40f380 <ferror@plt+0xd030>
  407a7c:	b	40776c <ferror@plt+0x541c>
  407a80:	mov	x19, x1
  407a84:	mov	w20, w0
  407a88:	cbnz	w20, 4076e8 <ferror@plt+0x5398>
  407a8c:	b	407714 <ferror@plt+0x53c4>
  407a90:	bl	40f2b0 <ferror@plt+0xcf60>
  407a94:	b	4077d0 <ferror@plt+0x5480>
  407a98:	ldr	w20, [sp, #124]
  407a9c:	add	x0, sp, #0x80
  407aa0:	mov	w3, #0x8                   	// #8
  407aa4:	bl	4075c0 <ferror@plt+0x5270>
  407aa8:	mov	w2, w20
  407aac:	mov	w1, w21
  407ab0:	add	x0, sp, #0x80
  407ab4:	mov	w3, #0x10                  	// #16
  407ab8:	bl	4075c0 <ferror@plt+0x5270>
  407abc:	b	4077d0 <ferror@plt+0x5480>
  407ac0:	mov	x1, x23
  407ac4:	add	x0, sp, #0x78
  407ac8:	mov	w2, #0x0                   	// #0
  407acc:	bl	4088f8 <ferror@plt+0x65a8>
  407ad0:	cbnz	w0, 407ae4 <ferror@plt+0x5794>
  407ad4:	ldr	w1, [sp, #120]
  407ad8:	mov	w0, #0xffffff              	// #16777215
  407adc:	cmp	w1, w0
  407ae0:	b.ls	4079f0 <ferror@plt+0x56a0>  // b.plast
  407ae4:	ldr	x1, [x19, #16]
  407ae8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  407aec:	add	x0, x0, #0xf0
  407af0:	bl	409248 <ferror@plt+0x6ef8>
  407af4:	ldp	x23, x24, [sp, #48]
  407af8:	ldp	x25, x26, [sp, #64]
  407afc:	ldp	x27, x28, [sp, #80]
  407b00:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  407b04:	adrp	x0, 411000 <ferror@plt+0xecb0>
  407b08:	mov	x2, #0x2b                  	// #43
  407b0c:	ldr	x3, [x1, #848]
  407b10:	add	x0, x0, #0x98
  407b14:	mov	x1, #0x1                   	// #1
  407b18:	bl	402180 <fwrite@plt>
  407b1c:	mov	w0, #0xffffffff            	// #-1
  407b20:	b	407800 <ferror@plt+0x54b0>
  407b24:	bl	4091e8 <ferror@plt+0x6e98>
  407b28:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407b2c:	ldr	w3, [sp, #100]
  407b30:	mov	w2, w21
  407b34:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407b38:	ldr	x0, [x0, #848]
  407b3c:	add	x1, x1, #0x130
  407b40:	bl	402320 <fprintf@plt>
  407b44:	mov	w0, #0xffffffff            	// #-1
  407b48:	ldp	x23, x24, [sp, #48]
  407b4c:	ldp	x25, x26, [sp, #64]
  407b50:	ldp	x27, x28, [sp, #80]
  407b54:	b	407800 <ferror@plt+0x54b0>
  407b58:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  407b5c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  407b60:	mov	x2, #0x2b                  	// #43
  407b64:	add	x0, x0, #0x150
  407b68:	ldr	x3, [x1, #848]
  407b6c:	mov	x1, #0x1                   	// #1
  407b70:	bl	402180 <fwrite@plt>
  407b74:	mov	w0, #0xffffffff            	// #-1
  407b78:	ldp	x23, x24, [sp, #48]
  407b7c:	ldp	x25, x26, [sp, #64]
  407b80:	ldp	x27, x28, [sp, #80]
  407b84:	b	407800 <ferror@plt+0x54b0>
  407b88:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407b8c:	mov	w2, w21
  407b90:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407b94:	add	x1, x1, #0x118
  407b98:	ldr	x0, [x0, #848]
  407b9c:	bl	402320 <fprintf@plt>
  407ba0:	mov	w0, #0xffffffff            	// #-1
  407ba4:	ldp	x23, x24, [sp, #48]
  407ba8:	ldp	x25, x26, [sp, #64]
  407bac:	ldp	x27, x28, [sp, #80]
  407bb0:	b	407800 <ferror@plt+0x54b0>
  407bb4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407bb8:	mov	x2, x25
  407bbc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  407bc0:	add	x1, x1, #0x188
  407bc4:	ldr	x0, [x0, #848]
  407bc8:	bl	402320 <fprintf@plt>
  407bcc:	mov	w0, #0xffffffff            	// #-1
  407bd0:	ldp	x23, x24, [sp, #48]
  407bd4:	ldp	x25, x26, [sp, #64]
  407bd8:	ldp	x27, x28, [sp, #80]
  407bdc:	b	407800 <ferror@plt+0x54b0>
  407be0:	ldr	x1, [x19, #8]
  407be4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  407be8:	add	x0, x0, #0x100
  407bec:	bl	409248 <ferror@plt+0x6ef8>
  407bf0:	stp	x29, x30, [sp, #-80]!
  407bf4:	mov	w2, #0x0                   	// #0
  407bf8:	mov	x29, sp
  407bfc:	stp	x19, x20, [sp, #16]
  407c00:	mov	x19, x0
  407c04:	mov	w0, w1
  407c08:	stp	x21, x22, [sp, #32]
  407c0c:	adrp	x22, 410000 <ferror@plt+0xdcb0>
  407c10:	ldrh	w20, [x19], #4
  407c14:	add	x22, x22, #0x900
  407c18:	mov	x1, x22
  407c1c:	sub	w20, w20, #0x4
  407c20:	bl	406e48 <ferror@plt+0x4af8>
  407c24:	cmp	w20, #0x3
  407c28:	b.le	407cc0 <ferror@plt+0x5970>
  407c2c:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  407c30:	add	x21, x21, #0x3ec
  407c34:	stp	x23, x24, [sp, #48]
  407c38:	adrp	x23, 40f000 <ferror@plt+0xccb0>
  407c3c:	add	x23, x23, #0xda0
  407c40:	mov	w24, #0x0                   	// #0
  407c44:	str	x25, [sp, #64]
  407c48:	adrp	x25, 427000 <ferror@plt+0x24cb0>
  407c4c:	nop
  407c50:	ldrh	w1, [x19]
  407c54:	cmp	w1, #0x3
  407c58:	b.ls	407cb8 <ferror@plt+0x5968>  // b.plast
  407c5c:	cmp	w1, w20
  407c60:	b.gt	407cb8 <ferror@plt+0x5968>
  407c64:	ldrh	w0, [x19, #2]
  407c68:	cmp	w0, #0x2
  407c6c:	b.ne	407ca0 <ferror@plt+0x5950>  // b.any
  407c70:	ldrh	w0, [x19, #4]
  407c74:	ldrh	w3, [x19, #6]
  407c78:	ldr	w2, [x21]
  407c7c:	tbnz	w0, #4, 407cdc <ferror@plt+0x598c>
  407c80:	cbz	w2, 407d2c <ferror@plt+0x59dc>
  407c84:	cmp	w3, w2
  407c88:	b.hi	407cb8 <ferror@plt+0x5968>  // b.pmore
  407c8c:	mov	w24, w3
  407c90:	tbnz	w0, #3, 407ca0 <ferror@plt+0x5950>
  407c94:	cmp	w3, w2
  407c98:	b.cs	407ce4 <ferror@plt+0x5994>  // b.hs, b.nlast
  407c9c:	nop
  407ca0:	add	w1, w1, #0x3
  407ca4:	and	w1, w1, #0xfffffffc
  407ca8:	sub	w20, w20, w1
  407cac:	cmp	w20, #0x3
  407cb0:	add	x19, x19, w1, uxtw
  407cb4:	b.gt	407c50 <ferror@plt+0x5900>
  407cb8:	ldp	x23, x24, [sp, #48]
  407cbc:	ldr	x25, [sp, #64]
  407cc0:	mov	x1, #0x0                   	// #0
  407cc4:	mov	w0, #0x2                   	// #2
  407cc8:	bl	40c128 <ferror@plt+0x9dd8>
  407ccc:	ldp	x19, x20, [sp, #16]
  407cd0:	ldp	x21, x22, [sp, #32]
  407cd4:	ldp	x29, x30, [sp], #80
  407cd8:	b	40c098 <ferror@plt+0x9d48>
  407cdc:	cbnz	w2, 407c90 <ferror@plt+0x5940>
  407ce0:	tbnz	w0, #3, 407ca0 <ferror@plt+0x5950>
  407ce4:	mov	x0, #0x0                   	// #0
  407ce8:	bl	40c058 <ferror@plt+0x9d08>
  407cec:	ldrh	w2, [x19, #6]
  407cf0:	mov	x0, x23
  407cf4:	mov	w1, w24
  407cf8:	bl	406ec0 <ferror@plt+0x4b70>
  407cfc:	ldrh	w0, [x19, #4]
  407d00:	cbz	w0, 407d08 <ferror@plt+0x59b8>
  407d04:	bl	407270 <ferror@plt+0x4f20>
  407d08:	bl	40c098 <ferror@plt+0x9d48>
  407d0c:	ldr	x4, [x25, #832]
  407d10:	mov	w1, #0x6                   	// #6
  407d14:	mov	x3, x22
  407d18:	mov	x2, #0x0                   	// #0
  407d1c:	mov	w0, #0x1                   	// #1
  407d20:	bl	40c530 <ferror@plt+0xa1e0>
  407d24:	ldrh	w1, [x19]
  407d28:	b	407ca0 <ferror@plt+0x5950>
  407d2c:	mov	w24, w3
  407d30:	b	407ce0 <ferror@plt+0x5990>
  407d34:	nop
  407d38:	sub	sp, sp, #0x240
  407d3c:	stp	x29, x30, [sp]
  407d40:	mov	x29, sp
  407d44:	ldrh	w3, [x0, #4]
  407d48:	stp	x19, x20, [sp, #16]
  407d4c:	mov	x19, x0
  407d50:	ldr	w2, [x0]
  407d54:	cmp	w3, #0x10
  407d58:	b.ne	407ebc <ferror@plt+0x5b6c>  // b.any
  407d5c:	subs	w3, w2, #0x20
  407d60:	b.mi	408054 <ferror@plt+0x5d04>  // b.first
  407d64:	ldrb	w0, [x0, #16]
  407d68:	cmp	w0, #0x7
  407d6c:	b.eq	407d84 <ferror@plt+0x5a34>  // b.none
  407d70:	mov	w0, #0x0                   	// #0
  407d74:	ldp	x29, x30, [sp]
  407d78:	ldp	x19, x20, [sp, #16]
  407d7c:	add	sp, sp, #0x240
  407d80:	ret
  407d84:	stp	x21, x22, [sp, #32]
  407d88:	adrp	x22, 427000 <ferror@plt+0x24cb0>
  407d8c:	add	x20, x22, #0x3ec
  407d90:	mov	x21, x1
  407d94:	ldr	w0, [x20, #4]
  407d98:	cbz	w0, 407db0 <ferror@plt+0x5a60>
  407d9c:	ldr	w1, [x19, #20]
  407da0:	cmp	w0, w1
  407da4:	b.eq	407db0 <ferror@plt+0x5a60>  // b.none
  407da8:	ldp	x21, x22, [sp, #32]
  407dac:	b	407d70 <ferror@plt+0x5a20>
  407db0:	add	x2, x19, #0x20
  407db4:	add	x0, sp, #0x90
  407db8:	mov	w1, #0x35                  	// #53
  407dbc:	bl	40f8e8 <ferror@plt+0xd598>
  407dc0:	ldr	x0, [sp, #352]
  407dc4:	cbz	x0, 407fc8 <ferror@plt+0x5c78>
  407dc8:	ldr	w2, [x21]
  407dcc:	cbz	w2, 407fb0 <ferror@plt+0x5c60>
  407dd0:	cmp	w2, #0x1
  407dd4:	b.ne	407f48 <ferror@plt+0x5bf8>  // b.any
  407dd8:	stp	x25, x26, [sp, #64]
  407ddc:	mov	x26, x0
  407de0:	ldr	w0, [x19, #20]
  407de4:	stp	x27, x28, [sp, #80]
  407de8:	adrp	x19, 410000 <ferror@plt+0xdcb0>
  407dec:	ldrh	w27, [x26], #4
  407df0:	add	x19, x19, #0x900
  407df4:	stp	x23, x24, [sp, #48]
  407df8:	sub	w27, w27, #0x4
  407dfc:	mov	x1, x19
  407e00:	bl	406e48 <ferror@plt+0x4af8>
  407e04:	cmp	w27, #0x3
  407e08:	mov	w25, #0x0                   	// #0
  407e0c:	mov	w24, #0x0                   	// #0
  407e10:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  407e14:	b.le	407f90 <ferror@plt+0x5c40>
  407e18:	adrp	x23, 40f000 <ferror@plt+0xccb0>
  407e1c:	adrp	x22, 411000 <ferror@plt+0xecb0>
  407e20:	add	x23, x23, #0xda0
  407e24:	add	x22, x22, #0x1b0
  407e28:	b	407e44 <ferror@plt+0x5af4>
  407e2c:	add	w3, w3, #0x3
  407e30:	and	w3, w3, #0xfffffffc
  407e34:	sub	w27, w27, w3
  407e38:	cmp	w27, #0x3
  407e3c:	add	x26, x26, w3, uxtw
  407e40:	b.le	407f90 <ferror@plt+0x5c40>
  407e44:	ldrh	w3, [x26]
  407e48:	cmp	w3, #0x3
  407e4c:	b.ls	407f90 <ferror@plt+0x5c40>  // b.plast
  407e50:	cmp	w3, w27
  407e54:	b.gt	407f90 <ferror@plt+0x5c40>
  407e58:	ldrh	w1, [x26, #2]
  407e5c:	cmp	w1, #0x3
  407e60:	b.ne	407e2c <ferror@plt+0x5adc>  // b.any
  407e64:	sub	w3, w3, #0x4
  407e68:	add	x2, x26, #0x4
  407e6c:	add	x0, sp, #0x70
  407e70:	bl	40f8e8 <ferror@plt+0xd598>
  407e74:	ldr	x0, [sp, #128]
  407e78:	cbz	x0, 407eb4 <ferror@plt+0x5b64>
  407e7c:	ldr	x1, [sp, #120]
  407e80:	mov	w28, #0x0                   	// #0
  407e84:	ldrh	w2, [x0, #4]
  407e88:	cbz	x1, 407e90 <ferror@plt+0x5b40>
  407e8c:	ldr	w28, [x1, #4]
  407e90:	ldr	x0, [sp, #136]
  407e94:	ldr	w1, [x20]
  407e98:	cbz	x0, 408028 <ferror@plt+0x5cd8>
  407e9c:	ldrh	w0, [x0, #4]
  407ea0:	tbz	w0, #4, 407ee8 <ferror@plt+0x5b98>
  407ea4:	cbz	w1, 407ef4 <ferror@plt+0x5ba4>
  407ea8:	tbnz	w0, #3, 407eb4 <ferror@plt+0x5b64>
  407eac:	cmp	w2, w1
  407eb0:	b.cs	407ef8 <ferror@plt+0x5ba8>  // b.hs, b.nlast
  407eb4:	ldrh	w3, [x26]
  407eb8:	b	407e2c <ferror@plt+0x5adc>
  407ebc:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407ec0:	ldrh	w4, [x19, #6]
  407ec4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  407ec8:	add	x1, x1, #0x180
  407ecc:	ldr	x0, [x0, #848]
  407ed0:	bl	402320 <fprintf@plt>
  407ed4:	mov	w0, #0x0                   	// #0
  407ed8:	ldp	x29, x30, [sp]
  407edc:	ldp	x19, x20, [sp, #16]
  407ee0:	add	sp, sp, #0x240
  407ee4:	ret
  407ee8:	cbnz	w1, 40803c <ferror@plt+0x5cec>
  407eec:	mov	w25, w28
  407ef0:	mov	w24, w2
  407ef4:	tbnz	w0, #3, 407eb4 <ferror@plt+0x5b64>
  407ef8:	mov	x0, #0x0                   	// #0
  407efc:	str	w2, [sp, #108]
  407f00:	bl	40c058 <ferror@plt+0x9d08>
  407f04:	ldr	w2, [sp, #108]
  407f08:	mov	w1, w24
  407f0c:	mov	x0, x23
  407f10:	bl	406ec0 <ferror@plt+0x4b70>
  407f14:	mov	w2, w28
  407f18:	mov	w1, w25
  407f1c:	mov	x0, x22
  407f20:	bl	406ec0 <ferror@plt+0x4b70>
  407f24:	bl	40c098 <ferror@plt+0x9d48>
  407f28:	ldr	x4, [x21, #832]
  407f2c:	mov	x3, x19
  407f30:	mov	x2, #0x0                   	// #0
  407f34:	mov	w1, #0x6                   	// #6
  407f38:	mov	w0, #0x1                   	// #1
  407f3c:	bl	40c530 <ferror@plt+0xa1e0>
  407f40:	ldrh	w3, [x26]
  407f44:	b	407e2c <ferror@plt+0x5adc>
  407f48:	adrp	x19, 410000 <ferror@plt+0xdcb0>
  407f4c:	add	x19, x19, #0x900
  407f50:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  407f54:	ldr	x4, [x21, #832]
  407f58:	mov	x3, x19
  407f5c:	mov	x2, #0x0                   	// #0
  407f60:	mov	w1, #0x6                   	// #6
  407f64:	mov	w0, #0x1                   	// #1
  407f68:	bl	40c530 <ferror@plt+0xa1e0>
  407f6c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  407f70:	ldr	x0, [x0, #856]
  407f74:	bl	4021a0 <fflush@plt>
  407f78:	mov	w0, #0x0                   	// #0
  407f7c:	ldp	x29, x30, [sp]
  407f80:	ldp	x19, x20, [sp, #16]
  407f84:	ldp	x21, x22, [sp, #32]
  407f88:	add	sp, sp, #0x240
  407f8c:	ret
  407f90:	mov	x1, #0x0                   	// #0
  407f94:	mov	w0, #0x2                   	// #2
  407f98:	bl	40c128 <ferror@plt+0x9dd8>
  407f9c:	bl	40c098 <ferror@plt+0x9d48>
  407fa0:	ldp	x23, x24, [sp, #48]
  407fa4:	ldp	x25, x26, [sp, #64]
  407fa8:	ldp	x27, x28, [sp, #80]
  407fac:	b	407f54 <ferror@plt+0x5c04>
  407fb0:	ldr	w1, [x19, #20]
  407fb4:	adrp	x21, 427000 <ferror@plt+0x24cb0>
  407fb8:	adrp	x19, 410000 <ferror@plt+0xdcb0>
  407fbc:	add	x19, x19, #0x900
  407fc0:	bl	407bf0 <ferror@plt+0x58a0>
  407fc4:	b	407f54 <ferror@plt+0x5c04>
  407fc8:	ldr	w0, [x22, #1004]
  407fcc:	cbnz	w0, 407da8 <ferror@plt+0x5a58>
  407fd0:	bl	40c030 <ferror@plt+0x9ce0>
  407fd4:	tst	w0, #0xff
  407fd8:	b.ne	407da8 <ferror@plt+0x5a58>  // b.any
  407fdc:	ldr	w0, [x19, #20]
  407fe0:	adrp	x20, 427000 <ferror@plt+0x24cb0>
  407fe4:	ldr	x19, [x20, #856]
  407fe8:	bl	40b488 <ferror@plt+0x9138>
  407fec:	mov	x3, x0
  407ff0:	mov	w1, #0x0                   	// #0
  407ff4:	mov	x0, x19
  407ff8:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  407ffc:	add	x2, x2, #0x900
  408000:	bl	40ca58 <ferror@plt+0xa708>
  408004:	ldr	x3, [x20, #856]
  408008:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40800c:	mov	x2, #0x6                   	// #6
  408010:	add	x0, x0, #0x1a8
  408014:	mov	x1, #0x1                   	// #1
  408018:	bl	402180 <fwrite@plt>
  40801c:	mov	w0, #0x0                   	// #0
  408020:	ldp	x21, x22, [sp, #32]
  408024:	b	407d74 <ferror@plt+0x5a24>
  408028:	cbnz	w1, 408038 <ferror@plt+0x5ce8>
  40802c:	mov	w25, w28
  408030:	mov	w24, w2
  408034:	b	407ef8 <ferror@plt+0x5ba8>
  408038:	mov	w0, #0x0                   	// #0
  40803c:	cmp	w2, w1
  408040:	b.hi	407f90 <ferror@plt+0x5c40>  // b.pmore
  408044:	mov	w25, w28
  408048:	mov	w24, w2
  40804c:	tbz	w0, #3, 407eac <ferror@plt+0x5b5c>
  408050:	b	407eb4 <ferror@plt+0x5b64>
  408054:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408058:	mov	w2, w3
  40805c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  408060:	add	x1, x1, #0x210
  408064:	ldr	x0, [x0, #848]
  408068:	bl	402320 <fprintf@plt>
  40806c:	mov	w0, #0xffffffff            	// #-1
  408070:	b	407d74 <ferror@plt+0x5a24>
  408074:	nop
  408078:	stp	x29, x30, [sp, #-32]!
  40807c:	mov	x29, sp
  408080:	stp	x19, x20, [sp, #16]
  408084:	mov	w20, w0
  408088:	mov	x19, x1
  40808c:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  408090:	add	x0, x0, #0x308
  408094:	bl	40b718 <ferror@plt+0x93c8>
  408098:	cmp	w20, #0x0
  40809c:	b.le	408130 <ferror@plt+0x5de0>
  4080a0:	ldr	x0, [x19]
  4080a4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4080a8:	add	x1, x1, #0x3b0
  4080ac:	bl	409440 <ferror@plt+0x70f0>
  4080b0:	tst	w0, #0xff
  4080b4:	b.eq	408118 <ferror@plt+0x5dc8>  // b.none
  4080b8:	ldr	x0, [x19]
  4080bc:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4080c0:	add	x1, x1, #0x3c8
  4080c4:	bl	409440 <ferror@plt+0x70f0>
  4080c8:	tst	w0, #0xff
  4080cc:	b.eq	4081b4 <ferror@plt+0x5e64>  // b.none
  4080d0:	ldr	x0, [x19]
  4080d4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4080d8:	add	x1, x1, #0x3d8
  4080dc:	bl	409440 <ferror@plt+0x70f0>
  4080e0:	tst	w0, #0xff
  4080e4:	b.eq	408100 <ferror@plt+0x5db0>  // b.none
  4080e8:	ldr	x0, [x19]
  4080ec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4080f0:	add	x1, x1, #0x3e0
  4080f4:	bl	409440 <ferror@plt+0x70f0>
  4080f8:	tst	w0, #0xff
  4080fc:	b.ne	408148 <ferror@plt+0x5df8>  // b.any
  408100:	add	x1, x19, #0x8
  408104:	sub	w0, w20, #0x1
  408108:	ldp	x19, x20, [sp, #16]
  40810c:	mov	w2, #0x0                   	// #0
  408110:	ldp	x29, x30, [sp], #32
  408114:	b	406f48 <ferror@plt+0x4bf8>
  408118:	add	x2, x19, #0x8
  40811c:	sub	w1, w20, #0x1
  408120:	ldp	x19, x20, [sp, #16]
  408124:	mov	w0, #0x13                  	// #19
  408128:	ldp	x29, x30, [sp], #32
  40812c:	b	407650 <ferror@plt+0x5300>
  408130:	ldp	x19, x20, [sp, #16]
  408134:	mov	w2, #0x0                   	// #0
  408138:	ldp	x29, x30, [sp], #32
  40813c:	mov	x1, #0x0                   	// #0
  408140:	mov	w0, #0x0                   	// #0
  408144:	b	406f48 <ferror@plt+0x4bf8>
  408148:	ldr	x0, [x19]
  40814c:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  408150:	add	x1, x1, #0x3e8
  408154:	bl	409440 <ferror@plt+0x70f0>
  408158:	tst	w0, #0xff
  40815c:	b.eq	408100 <ferror@plt+0x5db0>  // b.none
  408160:	ldr	x0, [x19]
  408164:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408168:	add	x1, x1, #0x1b8
  40816c:	bl	409440 <ferror@plt+0x70f0>
  408170:	tst	w0, #0xff
  408174:	b.eq	4081cc <ferror@plt+0x5e7c>  // b.none
  408178:	ldr	x0, [x19]
  40817c:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  408180:	add	x1, x1, #0xcf8
  408184:	bl	409440 <ferror@plt+0x70f0>
  408188:	tst	w0, #0xff
  40818c:	b.ne	4081e4 <ferror@plt+0x5e94>  // b.any
  408190:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  408194:	mov	x2, #0x15c                 	// #348
  408198:	mov	x1, #0x1                   	// #1
  40819c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4081a0:	ldr	x3, [x3, #848]
  4081a4:	add	x0, x0, #0x1c8
  4081a8:	bl	402180 <fwrite@plt>
  4081ac:	mov	w0, #0xffffffff            	// #-1
  4081b0:	bl	401dc0 <exit@plt>
  4081b4:	add	x2, x19, #0x8
  4081b8:	sub	w1, w20, #0x1
  4081bc:	ldp	x19, x20, [sp, #16]
  4081c0:	mov	w0, #0x11                  	// #17
  4081c4:	ldp	x29, x30, [sp], #32
  4081c8:	b	407650 <ferror@plt+0x5300>
  4081cc:	add	x1, x19, #0x8
  4081d0:	sub	w0, w20, #0x1
  4081d4:	ldp	x19, x20, [sp, #16]
  4081d8:	mov	w2, #0x1                   	// #1
  4081dc:	ldp	x29, x30, [sp], #32
  4081e0:	b	406f48 <ferror@plt+0x4bf8>
  4081e4:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  4081e8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4081ec:	ldr	x2, [x19]
  4081f0:	add	x1, x1, #0x328
  4081f4:	ldr	x0, [x0, #848]
  4081f8:	bl	402320 <fprintf@plt>
  4081fc:	mov	w0, #0xffffffff            	// #-1
  408200:	bl	401dc0 <exit@plt>
  408204:	nop
  408208:	ldrh	w1, [x0, #6]
  40820c:	cmp	w1, #0x2
  408210:	b.eq	40826c <ferror@plt+0x5f1c>  // b.none
  408214:	cmp	w1, #0xa
  408218:	b.ne	408248 <ferror@plt+0x5ef8>  // b.any
  40821c:	ldr	w2, [x0, #8]
  408220:	ldrh	w1, [x0]
  408224:	cbnz	w2, 40824c <ferror@plt+0x5efc>
  408228:	ldr	w2, [x0, #12]
  40822c:	cbnz	w2, 40824c <ferror@plt+0x5efc>
  408230:	ldr	w2, [x0, #16]
  408234:	cbnz	w2, 40824c <ferror@plt+0x5efc>
  408238:	ldr	w2, [x0, #20]
  40823c:	cbnz	w2, 40824c <ferror@plt+0x5efc>
  408240:	orr	w1, w1, #0x6
  408244:	strh	w1, [x0]
  408248:	ret
  40824c:	ldrb	w3, [x0, #8]
  408250:	orr	w2, w1, #0x2
  408254:	mov	w4, #0xa                   	// #10
  408258:	orr	w1, w1, w4
  40825c:	cmp	w3, #0xff
  408260:	csel	w1, w1, w2, eq  // eq = none
  408264:	strh	w1, [x0]
  408268:	ret
  40826c:	ldr	w2, [x0, #8]
  408270:	ldrh	w1, [x0]
  408274:	cbz	w2, 408240 <ferror@plt+0x5ef0>
  408278:	and	w2, w2, #0xf0
  40827c:	mov	w3, #0xa                   	// #10
  408280:	cmp	w2, #0xe0
  408284:	orr	w2, w1, w3
  408288:	orr	w1, w1, #0x2
  40828c:	csel	w1, w2, w1, eq  // eq = none
  408290:	strh	w1, [x0]
  408294:	ret
  408298:	stp	x29, x30, [sp, #-32]!
  40829c:	mov	x29, sp
  4082a0:	stp	x19, x20, [sp, #16]
  4082a4:	ldrb	w19, [x0]
  4082a8:	cbz	w19, 4082e8 <ferror@plt+0x5f98>
  4082ac:	mov	x20, x0
  4082b0:	b	4082d0 <ferror@plt+0x5f80>
  4082b4:	bl	4020b0 <__ctype_b_loc@plt>
  4082b8:	ubfiz	x19, x19, #1, #8
  4082bc:	ldr	x0, [x0]
  4082c0:	ldrh	w0, [x0, x19]
  4082c4:	tbnz	w0, #13, 4082d8 <ferror@plt+0x5f88>
  4082c8:	ldrb	w19, [x20, #1]!
  4082cc:	cbz	w19, 4082e8 <ferror@plt+0x5f98>
  4082d0:	cmp	w19, #0x2f
  4082d4:	b.ne	4082b4 <ferror@plt+0x5f64>  // b.any
  4082d8:	mov	w0, #0xffffffff            	// #-1
  4082dc:	ldp	x19, x20, [sp, #16]
  4082e0:	ldp	x29, x30, [sp], #32
  4082e4:	ret
  4082e8:	mov	w0, #0x0                   	// #0
  4082ec:	ldp	x19, x20, [sp, #16]
  4082f0:	ldp	x29, x30, [sp], #32
  4082f4:	ret
  4082f8:	stp	x29, x30, [sp, #-288]!
  4082fc:	mov	x3, x0
  408300:	mov	x4, x1
  408304:	mov	x29, sp
  408308:	str	x23, [sp, #48]
  40830c:	add	x23, sp, #0xa0
  408310:	mov	x0, x23
  408314:	stp	x21, x22, [sp, #32]
  408318:	mov	x21, x1
  40831c:	mov	x22, x2
  408320:	mov	x1, #0x80                  	// #128
  408324:	adrp	x2, 411000 <ferror@plt+0xecb0>
  408328:	add	x2, x2, #0x360
  40832c:	bl	401ec0 <snprintf@plt>
  408330:	sub	w0, w0, #0x1
  408334:	cmp	w0, #0x7e
  408338:	b.hi	40843c <ferror@plt+0x60ec>  // b.pmore
  40833c:	mov	x0, x23
  408340:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  408344:	add	x1, x1, #0xc00
  408348:	stp	x19, x20, [sp, #16]
  40834c:	bl	4021b0 <fopen64@plt>
  408350:	mov	x19, x0
  408354:	cbz	x0, 408488 <ferror@plt+0x6138>
  408358:	add	x20, sp, #0x50
  40835c:	mov	x2, x0
  408360:	mov	w1, #0x50                  	// #80
  408364:	mov	x0, x20
  408368:	bl	402330 <fgets@plt>
  40836c:	cbz	x0, 4084c4 <ferror@plt+0x6174>
  408370:	mov	x0, x20
  408374:	mov	w1, #0xa                   	// #10
  408378:	bl	402160 <strchr@plt>
  40837c:	cbz	x0, 408384 <ferror@plt+0x6034>
  408380:	strb	wzr, [x0]
  408384:	mov	x0, x19
  408388:	bl	401f00 <fclose@plt>
  40838c:	add	x1, sp, #0x48
  408390:	mov	x0, x20
  408394:	mov	w2, #0x0                   	// #0
  408398:	bl	4020c0 <strtol@plt>
  40839c:	ldr	x1, [sp, #72]
  4083a0:	mov	x19, x0
  4083a4:	ldrb	w0, [x1]
  4083a8:	cmp	w0, #0x0
  4083ac:	ccmp	x20, x1, #0x4, eq  // eq = none
  4083b0:	b.eq	408464 <ferror@plt+0x6114>  // b.none
  4083b4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4083b8:	add	x0, x19, x0
  4083bc:	cmn	x0, #0x3
  4083c0:	b.hi	4083e0 <ferror@plt+0x6090>  // b.pmore
  4083c4:	str	x19, [x22]
  4083c8:	mov	w0, #0x0                   	// #0
  4083cc:	ldp	x19, x20, [sp, #16]
  4083d0:	ldp	x21, x22, [sp, #32]
  4083d4:	ldr	x23, [sp, #48]
  4083d8:	ldp	x29, x30, [sp], #288
  4083dc:	ret
  4083e0:	bl	4022c0 <__errno_location@plt>
  4083e4:	ldr	w0, [x0]
  4083e8:	cmp	w0, #0x22
  4083ec:	b.ne	4083c4 <ferror@plt+0x6074>  // b.any
  4083f0:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  4083f4:	ldr	x1, [x22, #3992]
  4083f8:	ldr	x19, [x1]
  4083fc:	bl	402010 <strerror@plt>
  408400:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408404:	mov	x3, x0
  408408:	add	x1, x1, #0x408
  40840c:	mov	x0, x19
  408410:	mov	x2, x23
  408414:	bl	402320 <fprintf@plt>
  408418:	ldr	x22, [x22, #3992]
  40841c:	mov	x2, x23
  408420:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408424:	add	x1, x1, #0x418
  408428:	ldr	x0, [x22]
  40842c:	bl	402320 <fprintf@plt>
  408430:	mov	w0, #0xffffffff            	// #-1
  408434:	ldp	x19, x20, [sp, #16]
  408438:	b	4083d0 <ferror@plt+0x6080>
  40843c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  408440:	adrp	x0, 411000 <ferror@plt+0xecb0>
  408444:	mov	x2, #0x26                  	// #38
  408448:	add	x0, x0, #0x378
  40844c:	ldr	x3, [x3, #3992]
  408450:	mov	x1, #0x1                   	// #1
  408454:	ldr	x3, [x3]
  408458:	bl	402180 <fwrite@plt>
  40845c:	mov	w0, #0xffffffff            	// #-1
  408460:	b	4083d0 <ferror@plt+0x6080>
  408464:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  408468:	mov	x2, x20
  40846c:	mov	x3, x23
  408470:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408474:	ldr	x0, [x22, #3992]
  408478:	add	x1, x1, #0x3e0
  40847c:	ldr	x0, [x0]
  408480:	bl	402320 <fprintf@plt>
  408484:	b	408418 <ferror@plt+0x60c8>
  408488:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40848c:	ldr	x0, [x0, #3992]
  408490:	ldr	x19, [x0]
  408494:	bl	4022c0 <__errno_location@plt>
  408498:	ldr	w0, [x0]
  40849c:	bl	402010 <strerror@plt>
  4084a0:	mov	x3, x0
  4084a4:	mov	x2, x23
  4084a8:	mov	x0, x19
  4084ac:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4084b0:	add	x1, x1, #0x3a0
  4084b4:	bl	402320 <fprintf@plt>
  4084b8:	mov	w0, #0xffffffff            	// #-1
  4084bc:	ldp	x19, x20, [sp, #16]
  4084c0:	b	4083d0 <ferror@plt+0x6080>
  4084c4:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  4084c8:	mov	x2, x21
  4084cc:	mov	x3, x23
  4084d0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4084d4:	ldr	x0, [x22, #3992]
  4084d8:	add	x1, x1, #0x3b0
  4084dc:	ldr	x0, [x0]
  4084e0:	bl	402320 <fprintf@plt>
  4084e4:	mov	x0, x19
  4084e8:	bl	401f00 <fclose@plt>
  4084ec:	b	408418 <ferror@plt+0x60c8>
  4084f0:	and	w0, w0, #0xff
  4084f4:	sub	w1, w0, #0x41
  4084f8:	and	w1, w1, #0xff
  4084fc:	cmp	w1, #0x5
  408500:	b.ls	408530 <ferror@plt+0x61e0>  // b.plast
  408504:	sub	w1, w0, #0x61
  408508:	and	w1, w1, #0xff
  40850c:	cmp	w1, #0x5
  408510:	b.ls	408528 <ferror@plt+0x61d8>  // b.plast
  408514:	sub	w0, w0, #0x30
  408518:	and	w1, w0, #0xff
  40851c:	cmp	w1, #0x9
  408520:	csinv	w0, w0, wzr, ls  // ls = plast
  408524:	ret
  408528:	sub	w0, w0, #0x57
  40852c:	ret
  408530:	sub	w0, w0, #0x37
  408534:	ret
  408538:	cbz	x1, 4085c4 <ferror@plt+0x6274>
  40853c:	stp	x29, x30, [sp, #-48]!
  408540:	mov	x29, sp
  408544:	stp	x19, x20, [sp, #16]
  408548:	mov	x20, x0
  40854c:	mov	x19, x1
  408550:	ldrb	w0, [x1]
  408554:	cbz	w0, 4085bc <ferror@plt+0x626c>
  408558:	add	x1, sp, #0x28
  40855c:	mov	x0, x19
  408560:	bl	4020c0 <strtol@plt>
  408564:	mov	x1, x0
  408568:	ldr	x2, [sp, #40]
  40856c:	cmp	x2, #0x0
  408570:	ccmp	x2, x19, #0x4, ne  // ne = any
  408574:	b.eq	4085bc <ferror@plt+0x626c>  // b.none
  408578:	ldrb	w0, [x2]
  40857c:	cbnz	w0, 4085bc <ferror@plt+0x626c>
  408580:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408584:	add	x0, x1, x0
  408588:	cmn	x0, #0x3
  40858c:	mov	w0, #0xffffffff            	// #-1
  408590:	b.hi	4085b0 <ferror@plt+0x6260>  // b.pmore
  408594:	mov	x0, #0x80000000            	// #2147483648
  408598:	add	x0, x1, x0
  40859c:	mov	x2, #0xffffffff            	// #4294967295
  4085a0:	cmp	x0, x2
  4085a4:	b.hi	4085bc <ferror@plt+0x626c>  // b.pmore
  4085a8:	mov	w0, #0x0                   	// #0
  4085ac:	str	w1, [x20]
  4085b0:	ldp	x19, x20, [sp, #16]
  4085b4:	ldp	x29, x30, [sp], #48
  4085b8:	ret
  4085bc:	mov	w0, #0xffffffff            	// #-1
  4085c0:	b	4085b0 <ferror@plt+0x6260>
  4085c4:	mov	w0, #0xffffffff            	// #-1
  4085c8:	ret
  4085cc:	nop
  4085d0:	rev	w1, w0
  4085d4:	neg	w0, w1
  4085d8:	bics	w0, w0, w1
  4085dc:	b.ne	408600 <ferror@plt+0x62b0>  // b.any
  4085e0:	cbz	w1, 4085f8 <ferror@plt+0x62a8>
  4085e4:	nop
  4085e8:	add	w0, w0, #0x1
  4085ec:	lsl	w1, w1, #1
  4085f0:	cbnz	w1, 4085e8 <ferror@plt+0x6298>
  4085f4:	ret
  4085f8:	mov	w0, #0x0                   	// #0
  4085fc:	ret
  408600:	mov	w0, #0xffffffff            	// #-1
  408604:	ret
  408608:	cbz	x1, 408688 <ferror@plt+0x6338>
  40860c:	stp	x29, x30, [sp, #-48]!
  408610:	mov	x29, sp
  408614:	stp	x19, x20, [sp, #16]
  408618:	mov	x20, x0
  40861c:	mov	x19, x1
  408620:	ldrb	w0, [x1]
  408624:	cbz	w0, 408678 <ferror@plt+0x6328>
  408628:	add	x1, sp, #0x28
  40862c:	mov	x0, x19
  408630:	bl	401da0 <strtoul@plt>
  408634:	mov	x1, x0
  408638:	ldr	x2, [sp, #40]
  40863c:	mov	x0, #0xffffffff            	// #4294967295
  408640:	cmp	x1, x0
  408644:	cset	w0, hi  // hi = pmore
  408648:	cmp	x2, #0x0
  40864c:	ccmp	x2, x19, #0x4, ne  // ne = any
  408650:	b.eq	408678 <ferror@plt+0x6328>  // b.none
  408654:	ldrb	w2, [x2]
  408658:	cmp	w2, #0x0
  40865c:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  408660:	b.ne	408678 <ferror@plt+0x6328>  // b.any
  408664:	str	w1, [x20]
  408668:	mov	w0, #0x0                   	// #0
  40866c:	ldp	x19, x20, [sp, #16]
  408670:	ldp	x29, x30, [sp], #48
  408674:	ret
  408678:	mov	w0, #0xffffffff            	// #-1
  40867c:	ldp	x19, x20, [sp, #16]
  408680:	ldp	x29, x30, [sp], #48
  408684:	ret
  408688:	mov	w0, #0xffffffff            	// #-1
  40868c:	ret
  408690:	stp	x29, x30, [sp, #-80]!
  408694:	mov	x29, sp
  408698:	stp	x19, x20, [sp, #16]
  40869c:	mov	x20, x1
  4086a0:	stp	x21, x22, [sp, #32]
  4086a4:	mov	x22, x2
  4086a8:	str	x23, [sp, #48]
  4086ac:	mov	x23, x0
  4086b0:	mov	x0, x1
  4086b4:	mov	w1, #0x2e                  	// #46
  4086b8:	str	d8, [sp, #56]
  4086bc:	bl	402160 <strchr@plt>
  4086c0:	cbz	x0, 4087d0 <ferror@plt+0x6480>
  4086c4:	add	x1, sp, #0x48
  4086c8:	mov	x0, x20
  4086cc:	bl	401e00 <strtod@plt>
  4086d0:	fcmpe	d0, #0.0
  4086d4:	fmov	d8, d0
  4086d8:	b.mi	408860 <ferror@plt+0x6510>  // b.first
  4086dc:	ldr	x21, [sp, #72]
  4086e0:	cmp	x21, #0x0
  4086e4:	ccmp	x21, x20, #0x4, ne  // ne = any
  4086e8:	b.eq	408860 <ferror@plt+0x6510>  // b.none
  4086ec:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  4086f0:	fmov	d0, x0
  4086f4:	fcmp	d8, d0
  4086f8:	b.ne	408810 <ferror@plt+0x64c0>  // b.any
  4086fc:	bl	4022c0 <__errno_location@plt>
  408700:	ldr	w0, [x0]
  408704:	cmp	w0, #0x22
  408708:	b.eq	408860 <ferror@plt+0x6510>  // b.none
  40870c:	mov	w0, #0x1                   	// #1
  408710:	str	w0, [x22]
  408714:	mov	w1, #0xffffffff            	// #-1
  408718:	ldrb	w0, [x21]
  40871c:	cbz	w0, 408858 <ferror@plt+0x6508>
  408720:	str	wzr, [x22]
  408724:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408728:	mov	x0, x21
  40872c:	add	x1, x1, #0x70
  408730:	bl	401fc0 <strcasecmp@plt>
  408734:	cbz	w0, 408838 <ferror@plt+0x64e8>
  408738:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40873c:	mov	x0, x21
  408740:	add	x1, x1, #0x430
  408744:	bl	401fc0 <strcasecmp@plt>
  408748:	cbz	w0, 408838 <ferror@plt+0x64e8>
  40874c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408750:	mov	x0, x21
  408754:	add	x1, x1, #0x438
  408758:	bl	401fc0 <strcasecmp@plt>
  40875c:	cbz	w0, 408838 <ferror@plt+0x64e8>
  408760:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408764:	mov	x0, x21
  408768:	add	x1, x1, #0x440
  40876c:	bl	401fc0 <strcasecmp@plt>
  408770:	cbz	w0, 4087a0 <ferror@plt+0x6450>
  408774:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408778:	mov	x0, x21
  40877c:	add	x1, x1, #0x448
  408780:	bl	401fc0 <strcasecmp@plt>
  408784:	cbz	w0, 4087a0 <ferror@plt+0x6450>
  408788:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40878c:	mov	x0, x21
  408790:	add	x1, x1, #0x450
  408794:	bl	401fc0 <strcasecmp@plt>
  408798:	cbnz	w0, 408860 <ferror@plt+0x6510>
  40879c:	nop
  4087a0:	fcvtzu	w1, d8
  4087a4:	ucvtf	d0, w1
  4087a8:	fcmpe	d0, d8
  4087ac:	b.mi	408858 <ferror@plt+0x6508>  // b.first
  4087b0:	mov	w0, #0x0                   	// #0
  4087b4:	str	w1, [x23]
  4087b8:	ldp	x19, x20, [sp, #16]
  4087bc:	ldp	x21, x22, [sp, #32]
  4087c0:	ldr	x23, [sp, #48]
  4087c4:	ldr	d8, [sp, #56]
  4087c8:	ldp	x29, x30, [sp], #80
  4087cc:	ret
  4087d0:	add	x1, sp, #0x48
  4087d4:	mov	x0, x20
  4087d8:	mov	w2, #0x0                   	// #0
  4087dc:	bl	401da0 <strtoul@plt>
  4087e0:	ldr	x21, [sp, #72]
  4087e4:	mov	x19, x0
  4087e8:	cmp	x21, #0x0
  4087ec:	ccmp	x21, x20, #0x4, ne  // ne = any
  4087f0:	b.eq	408860 <ferror@plt+0x6510>  // b.none
  4087f4:	cmn	x0, #0x1
  4087f8:	b.ne	40880c <ferror@plt+0x64bc>  // b.any
  4087fc:	bl	4022c0 <__errno_location@plt>
  408800:	ldr	w0, [x0]
  408804:	cmp	w0, #0x22
  408808:	b.eq	408860 <ferror@plt+0x6510>  // b.none
  40880c:	ucvtf	d8, x19
  408810:	mov	w0, #0x1                   	// #1
  408814:	str	w0, [x22]
  408818:	ldrb	w0, [x21]
  40881c:	cbz	w0, 4087a0 <ferror@plt+0x6450>
  408820:	str	wzr, [x22]
  408824:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408828:	mov	x0, x21
  40882c:	add	x1, x1, #0x70
  408830:	bl	401fc0 <strcasecmp@plt>
  408834:	cbnz	w0, 408738 <ferror@plt+0x63e8>
  408838:	mov	x0, #0x400000000000        	// #70368744177664
  40883c:	movk	x0, #0x408f, lsl #48
  408840:	fmov	d0, x0
  408844:	fmul	d8, d8, d0
  408848:	fcvtzu	w1, d8
  40884c:	ucvtf	d0, w1
  408850:	fcmpe	d0, d8
  408854:	b.pl	4087b0 <ferror@plt+0x6460>  // b.nfrst
  408858:	add	w1, w1, #0x1
  40885c:	b	4087b0 <ferror@plt+0x6460>
  408860:	mov	w0, #0xffffffff            	// #-1
  408864:	b	4087b8 <ferror@plt+0x6468>
  408868:	cbz	x1, 4088f0 <ferror@plt+0x65a0>
  40886c:	stp	x29, x30, [sp, #-64]!
  408870:	mov	x29, sp
  408874:	stp	x19, x20, [sp, #16]
  408878:	mov	x19, x1
  40887c:	str	x21, [sp, #32]
  408880:	mov	x21, x0
  408884:	ldrb	w0, [x1]
  408888:	cbz	w0, 4088e8 <ferror@plt+0x6598>
  40888c:	add	x1, sp, #0x38
  408890:	mov	x0, x19
  408894:	bl	402170 <strtoull@plt>
  408898:	mov	x20, x0
  40889c:	ldr	x1, [sp, #56]
  4088a0:	cmp	x1, #0x0
  4088a4:	ccmp	x1, x19, #0x4, ne  // ne = any
  4088a8:	b.eq	4088e8 <ferror@plt+0x6598>  // b.none
  4088ac:	ldrb	w0, [x1]
  4088b0:	cbnz	w0, 4088e8 <ferror@plt+0x6598>
  4088b4:	cmn	x20, #0x1
  4088b8:	b.eq	4088d4 <ferror@plt+0x6584>  // b.none
  4088bc:	mov	w0, #0x0                   	// #0
  4088c0:	str	x20, [x21]
  4088c4:	ldp	x19, x20, [sp, #16]
  4088c8:	ldr	x21, [sp, #32]
  4088cc:	ldp	x29, x30, [sp], #64
  4088d0:	ret
  4088d4:	bl	4022c0 <__errno_location@plt>
  4088d8:	ldr	w0, [x0]
  4088dc:	cmp	w0, #0x22
  4088e0:	b.ne	4088bc <ferror@plt+0x656c>  // b.any
  4088e4:	nop
  4088e8:	mov	w0, #0xffffffff            	// #-1
  4088ec:	b	4088c4 <ferror@plt+0x6574>
  4088f0:	mov	w0, #0xffffffff            	// #-1
  4088f4:	ret
  4088f8:	b	408608 <ferror@plt+0x62b8>
  4088fc:	nop
  408900:	cbz	x1, 408980 <ferror@plt+0x6630>
  408904:	stp	x29, x30, [sp, #-48]!
  408908:	mov	x29, sp
  40890c:	stp	x19, x20, [sp, #16]
  408910:	mov	x20, x0
  408914:	mov	x19, x1
  408918:	ldrb	w0, [x1]
  40891c:	cbz	w0, 408970 <ferror@plt+0x6620>
  408920:	add	x1, sp, #0x28
  408924:	mov	x0, x19
  408928:	bl	401da0 <strtoul@plt>
  40892c:	mov	x1, x0
  408930:	ldr	x2, [sp, #40]
  408934:	mov	x0, #0xffff                	// #65535
  408938:	cmp	x1, x0
  40893c:	cset	w0, hi  // hi = pmore
  408940:	cmp	x2, #0x0
  408944:	ccmp	x2, x19, #0x4, ne  // ne = any
  408948:	b.eq	408970 <ferror@plt+0x6620>  // b.none
  40894c:	ldrb	w2, [x2]
  408950:	cmp	w2, #0x0
  408954:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  408958:	b.ne	408970 <ferror@plt+0x6620>  // b.any
  40895c:	strh	w1, [x20]
  408960:	mov	w0, #0x0                   	// #0
  408964:	ldp	x19, x20, [sp, #16]
  408968:	ldp	x29, x30, [sp], #48
  40896c:	ret
  408970:	mov	w0, #0xffffffff            	// #-1
  408974:	ldp	x19, x20, [sp, #16]
  408978:	ldp	x29, x30, [sp], #48
  40897c:	ret
  408980:	mov	w0, #0xffffffff            	// #-1
  408984:	ret
  408988:	cbz	x1, 408a04 <ferror@plt+0x66b4>
  40898c:	stp	x29, x30, [sp, #-48]!
  408990:	mov	x29, sp
  408994:	stp	x19, x20, [sp, #16]
  408998:	mov	x20, x0
  40899c:	mov	x19, x1
  4089a0:	ldrb	w0, [x1]
  4089a4:	cbz	w0, 4089f4 <ferror@plt+0x66a4>
  4089a8:	add	x1, sp, #0x28
  4089ac:	mov	x0, x19
  4089b0:	bl	401da0 <strtoul@plt>
  4089b4:	cmp	x0, #0xff
  4089b8:	ldr	x2, [sp, #40]
  4089bc:	mov	x1, x0
  4089c0:	cset	w0, hi  // hi = pmore
  4089c4:	cmp	x2, #0x0
  4089c8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4089cc:	b.eq	4089f4 <ferror@plt+0x66a4>  // b.none
  4089d0:	ldrb	w2, [x2]
  4089d4:	cmp	w2, #0x0
  4089d8:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4089dc:	b.ne	4089f4 <ferror@plt+0x66a4>  // b.any
  4089e0:	strb	w1, [x20]
  4089e4:	mov	w0, #0x0                   	// #0
  4089e8:	ldp	x19, x20, [sp, #16]
  4089ec:	ldp	x29, x30, [sp], #48
  4089f0:	ret
  4089f4:	mov	w0, #0xffffffff            	// #-1
  4089f8:	ldp	x19, x20, [sp, #16]
  4089fc:	ldp	x29, x30, [sp], #48
  408a00:	ret
  408a04:	mov	w0, #0xffffffff            	// #-1
  408a08:	ret
  408a0c:	nop
  408a10:	stp	x29, x30, [sp, #-64]!
  408a14:	mov	x29, sp
  408a18:	stp	x19, x20, [sp, #16]
  408a1c:	mov	x19, x1
  408a20:	stp	x21, x22, [sp, #32]
  408a24:	mov	x22, x0
  408a28:	mov	w21, w2
  408a2c:	bl	4022c0 <__errno_location@plt>
  408a30:	str	wzr, [x0]
  408a34:	cbz	x19, 408aa8 <ferror@plt+0x6758>
  408a38:	mov	x20, x0
  408a3c:	ldrb	w0, [x19]
  408a40:	cbz	w0, 408aa8 <ferror@plt+0x6758>
  408a44:	mov	w2, w21
  408a48:	add	x1, sp, #0x38
  408a4c:	mov	x0, x19
  408a50:	bl	401df0 <strtoll@plt>
  408a54:	ldr	x2, [sp, #56]
  408a58:	mov	x1, x0
  408a5c:	cmp	x2, #0x0
  408a60:	ccmp	x2, x19, #0x4, ne  // ne = any
  408a64:	b.eq	408aa8 <ferror@plt+0x6758>  // b.none
  408a68:	ldrb	w0, [x2]
  408a6c:	cbnz	w0, 408aa8 <ferror@plt+0x6758>
  408a70:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408a74:	add	x0, x1, x0
  408a78:	cmn	x0, #0x3
  408a7c:	b.hi	408a98 <ferror@plt+0x6748>  // b.pmore
  408a80:	mov	w0, #0x0                   	// #0
  408a84:	str	x1, [x22]
  408a88:	ldp	x19, x20, [sp, #16]
  408a8c:	ldp	x21, x22, [sp, #32]
  408a90:	ldp	x29, x30, [sp], #64
  408a94:	ret
  408a98:	ldr	w0, [x20]
  408a9c:	cmp	w0, #0x22
  408aa0:	b.ne	408a80 <ferror@plt+0x6730>  // b.any
  408aa4:	nop
  408aa8:	mov	w0, #0xffffffff            	// #-1
  408aac:	b	408a88 <ferror@plt+0x6738>
  408ab0:	stp	x29, x30, [sp, #-64]!
  408ab4:	mov	x29, sp
  408ab8:	stp	x19, x20, [sp, #16]
  408abc:	mov	x19, x1
  408ac0:	mov	w20, w2
  408ac4:	str	x21, [sp, #32]
  408ac8:	mov	x21, x0
  408acc:	bl	4022c0 <__errno_location@plt>
  408ad0:	str	wzr, [x0]
  408ad4:	cbz	x19, 408b4c <ferror@plt+0x67fc>
  408ad8:	ldrb	w0, [x19]
  408adc:	cbz	w0, 408b4c <ferror@plt+0x67fc>
  408ae0:	mov	w2, w20
  408ae4:	add	x1, sp, #0x38
  408ae8:	mov	x0, x19
  408aec:	bl	4020c0 <strtol@plt>
  408af0:	ldr	x2, [sp, #56]
  408af4:	mov	x1, x0
  408af8:	cmp	x2, #0x0
  408afc:	ccmp	x2, x19, #0x4, ne  // ne = any
  408b00:	b.eq	408b4c <ferror@plt+0x67fc>  // b.none
  408b04:	ldrb	w0, [x2]
  408b08:	cbnz	w0, 408b4c <ferror@plt+0x67fc>
  408b0c:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  408b10:	add	x0, x1, x0
  408b14:	cmn	x0, #0x3
  408b18:	mov	w0, #0xffffffff            	// #-1
  408b1c:	b.hi	408b3c <ferror@plt+0x67ec>  // b.pmore
  408b20:	mov	x0, #0x80000000            	// #2147483648
  408b24:	add	x0, x1, x0
  408b28:	mov	x2, #0xffffffff            	// #4294967295
  408b2c:	cmp	x0, x2
  408b30:	b.hi	408b4c <ferror@plt+0x67fc>  // b.pmore
  408b34:	mov	w0, #0x0                   	// #0
  408b38:	str	w1, [x21]
  408b3c:	ldp	x19, x20, [sp, #16]
  408b40:	ldr	x21, [sp, #32]
  408b44:	ldp	x29, x30, [sp], #64
  408b48:	ret
  408b4c:	mov	w0, #0xffffffff            	// #-1
  408b50:	b	408b3c <ferror@plt+0x67ec>
  408b54:	nop
  408b58:	stp	x29, x30, [sp, #-48]!
  408b5c:	mov	x29, sp
  408b60:	str	x19, [sp, #16]
  408b64:	mov	x19, x0
  408b68:	add	x0, sp, #0x28
  408b6c:	bl	408868 <ferror@plt+0x6518>
  408b70:	cbnz	w0, 408b8c <ferror@plt+0x683c>
  408b74:	ldr	x1, [sp, #40]
  408b78:	rev	w2, w1
  408b7c:	lsr	x1, x1, #32
  408b80:	rev	w1, w1
  408b84:	orr	x1, x1, x2, lsl #32
  408b88:	str	x1, [x19]
  408b8c:	ldr	x19, [sp, #16]
  408b90:	ldp	x29, x30, [sp], #48
  408b94:	ret
  408b98:	stp	x29, x30, [sp, #-48]!
  408b9c:	mov	x29, sp
  408ba0:	str	x19, [sp, #16]
  408ba4:	mov	x19, x0
  408ba8:	add	x0, sp, #0x2c
  408bac:	bl	4088f8 <ferror@plt+0x65a8>
  408bb0:	cbnz	w0, 408bc0 <ferror@plt+0x6870>
  408bb4:	ldr	w1, [sp, #44]
  408bb8:	rev	w1, w1
  408bbc:	str	w1, [x19]
  408bc0:	ldr	x19, [sp, #16]
  408bc4:	ldp	x29, x30, [sp], #48
  408bc8:	ret
  408bcc:	nop
  408bd0:	stp	x29, x30, [sp, #-48]!
  408bd4:	mov	x29, sp
  408bd8:	str	x19, [sp, #16]
  408bdc:	mov	x19, x0
  408be0:	add	x0, sp, #0x2e
  408be4:	bl	408900 <ferror@plt+0x65b0>
  408be8:	cbnz	w0, 408bf8 <ferror@plt+0x68a8>
  408bec:	ldrh	w1, [sp, #46]
  408bf0:	rev16	w1, w1
  408bf4:	strh	w1, [x19]
  408bf8:	ldr	x19, [sp, #16]
  408bfc:	ldp	x29, x30, [sp], #48
  408c00:	ret
  408c04:	nop
  408c08:	stp	x29, x30, [sp, #-80]!
  408c0c:	mov	x29, sp
  408c10:	stp	x19, x20, [sp, #16]
  408c14:	mov	x19, x1
  408c18:	mov	w20, #0x0                   	// #0
  408c1c:	stp	x21, x22, [sp, #32]
  408c20:	mov	x22, x0
  408c24:	add	x21, sp, #0x40
  408c28:	stp	x23, x24, [sp, #48]
  408c2c:	add	x24, sp, #0x48
  408c30:	mov	x23, #0xffff                	// #65535
  408c34:	mov	x1, x24
  408c38:	mov	x0, x19
  408c3c:	mov	w2, #0x10                  	// #16
  408c40:	bl	401da0 <strtoul@plt>
  408c44:	rev16	w4, w0
  408c48:	cmp	x0, x23
  408c4c:	b.hi	408c80 <ferror@plt+0x6930>  // b.pmore
  408c50:	ldr	x2, [sp, #72]
  408c54:	cmp	x2, x19
  408c58:	b.eq	408c80 <ferror@plt+0x6930>  // b.none
  408c5c:	ldrb	w3, [x2]
  408c60:	add	x19, x2, #0x1
  408c64:	strh	w4, [x21]
  408c68:	add	x21, x21, #0x2
  408c6c:	cmp	w3, #0x3a
  408c70:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  408c74:	add	w20, w20, #0x1
  408c78:	cbz	w3, 408c98 <ferror@plt+0x6948>
  408c7c:	b.ne	408c34 <ferror@plt+0x68e4>  // b.any
  408c80:	mov	w0, #0xffffffff            	// #-1
  408c84:	ldp	x19, x20, [sp, #16]
  408c88:	ldp	x21, x22, [sp, #32]
  408c8c:	ldp	x23, x24, [sp, #48]
  408c90:	ldp	x29, x30, [sp], #80
  408c94:	ret
  408c98:	ldr	x1, [sp, #64]
  408c9c:	mov	w0, #0x1                   	// #1
  408ca0:	str	x1, [x22]
  408ca4:	b	408c84 <ferror@plt+0x6934>
  408ca8:	sub	w0, w0, #0x2
  408cac:	cmp	w0, #0x1a
  408cb0:	b.hi	408cc4 <ferror@plt+0x6974>  // b.pmore
  408cb4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408cb8:	add	x1, x1, #0x888
  408cbc:	ldr	w0, [x1, w0, uxtw #2]
  408cc0:	ret
  408cc4:	mov	w0, #0x0                   	// #0
  408cc8:	ret
  408ccc:	nop
  408cd0:	stp	x29, x30, [sp, #-80]!
  408cd4:	mov	x29, sp
  408cd8:	stp	x19, x20, [sp, #16]
  408cdc:	mov	w20, w2
  408ce0:	mov	x2, #0x108                 	// #264
  408ce4:	mov	x19, x0
  408ce8:	stp	x21, x22, [sp, #32]
  408cec:	mov	x21, x1
  408cf0:	mov	w1, #0x0                   	// #0
  408cf4:	bl	401f80 <memset@plt>
  408cf8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408cfc:	mov	x0, x21
  408d00:	add	x1, x1, #0x458
  408d04:	bl	4020a0 <strcmp@plt>
  408d08:	cbnz	w0, 408d68 <ferror@plt+0x6a18>
  408d0c:	and	w0, w20, #0xffffffef
  408d10:	cmp	w0, #0xc
  408d14:	b.eq	408dfc <ferror@plt+0x6aac>  // b.none
  408d18:	strh	w20, [x19, #6]
  408d1c:	and	w0, w20, #0xffff
  408d20:	bl	408ca8 <ferror@plt+0x6958>
  408d24:	add	w1, w0, #0x7
  408d28:	cmp	w0, #0x0
  408d2c:	ldrh	w2, [x19]
  408d30:	csel	w0, w1, w0, lt  // lt = tstop
  408d34:	orr	w1, w2, #0x1
  408d38:	mov	w2, #0xfffffffe            	// #-2
  408d3c:	asr	w0, w0, #3
  408d40:	strh	w1, [x19]
  408d44:	strh	w0, [x19, #2]
  408d48:	strh	w2, [x19, #4]
  408d4c:	mov	x0, x19
  408d50:	bl	408208 <ferror@plt+0x5eb8>
  408d54:	mov	w0, #0x0                   	// #0
  408d58:	ldp	x19, x20, [sp, #16]
  408d5c:	ldp	x21, x22, [sp, #32]
  408d60:	ldp	x29, x30, [sp], #80
  408d64:	ret
  408d68:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  408d6c:	mov	x0, x21
  408d70:	add	x1, x1, #0x170
  408d74:	bl	4020a0 <strcmp@plt>
  408d78:	cbnz	w0, 408d98 <ferror@plt+0x6a48>
  408d7c:	and	w0, w20, #0xffffffef
  408d80:	cmp	w0, #0xc
  408d84:	b.eq	408dfc <ferror@plt+0x6aac>  // b.none
  408d88:	mov	w0, #0xfffffffe            	// #-2
  408d8c:	strh	w0, [x19, #4]
  408d90:	strh	w20, [x19, #6]
  408d94:	b	408d4c <ferror@plt+0x69fc>
  408d98:	adrp	x1, 411000 <ferror@plt+0xecb0>
  408d9c:	mov	x0, x21
  408da0:	add	x1, x1, #0x460
  408da4:	bl	4020a0 <strcmp@plt>
  408da8:	cbz	w0, 408d7c <ferror@plt+0x6a2c>
  408dac:	cmp	w20, #0x11
  408db0:	b.eq	408e84 <ferror@plt+0x6b34>  // b.none
  408db4:	mov	x0, x21
  408db8:	mov	w1, #0x3a                  	// #58
  408dbc:	bl	402160 <strchr@plt>
  408dc0:	cbz	x0, 408e04 <ferror@plt+0x6ab4>
  408dc4:	mov	w0, #0xa                   	// #10
  408dc8:	strh	w0, [x19, #6]
  408dcc:	cmp	w20, #0x0
  408dd0:	ccmp	w20, #0xa, #0x4, ne  // ne = any
  408dd4:	b.ne	408dfc <ferror@plt+0x6aac>  // b.any
  408dd8:	mov	x1, x21
  408ddc:	add	x2, x19, #0x8
  408de0:	mov	w0, #0xa                   	// #10
  408de4:	bl	402120 <inet_pton@plt>
  408de8:	cmp	w0, #0x0
  408dec:	b.le	408dfc <ferror@plt+0x6aac>
  408df0:	mov	w0, #0xffff0010            	// #-65520
  408df4:	stur	w0, [x19, #2]
  408df8:	b	408d4c <ferror@plt+0x69fc>
  408dfc:	mov	w0, #0xffffffff            	// #-1
  408e00:	b	408d58 <ferror@plt+0x6a08>
  408e04:	cmp	w20, #0x1c
  408e08:	b.eq	408ec0 <ferror@plt+0x6b70>  // b.none
  408e0c:	mov	w0, #0x2                   	// #2
  408e10:	strh	w0, [x19, #6]
  408e14:	tst	w20, #0xfffffffd
  408e18:	b.ne	408dfc <ferror@plt+0x6aac>  // b.any
  408e1c:	add	x22, x19, #0x8
  408e20:	str	x23, [sp, #48]
  408e24:	add	x23, sp, #0x48
  408e28:	mov	x20, #0x0                   	// #0
  408e2c:	mov	x1, x23
  408e30:	mov	x0, x21
  408e34:	mov	w2, #0x0                   	// #0
  408e38:	bl	401da0 <strtoul@plt>
  408e3c:	cmp	x0, #0xff
  408e40:	b.hi	408e78 <ferror@plt+0x6b28>  // b.pmore
  408e44:	ldr	x2, [sp, #72]
  408e48:	cmp	x2, x21
  408e4c:	b.eq	408e78 <ferror@plt+0x6b28>  // b.none
  408e50:	strb	w0, [x22, x20]
  408e54:	add	x21, x2, #0x1
  408e58:	ldrb	w2, [x2]
  408e5c:	cmp	w2, #0x2e
  408e60:	cset	w0, ne  // ne = any
  408e64:	cmp	w20, #0x3
  408e68:	cbz	w2, 408eb0 <ferror@plt+0x6b60>
  408e6c:	csinc	w0, w0, wzr, ne  // ne = any
  408e70:	add	x20, x20, #0x1
  408e74:	cbz	w0, 408e2c <ferror@plt+0x6adc>
  408e78:	mov	w0, #0xffffffff            	// #-1
  408e7c:	ldr	x23, [sp, #48]
  408e80:	b	408d58 <ferror@plt+0x6a08>
  408e84:	mov	x2, x21
  408e88:	add	x0, x19, #0x8
  408e8c:	mov	w1, #0x100                 	// #256
  408e90:	bl	40b8e8 <ferror@plt+0x9598>
  408e94:	tbnz	w0, #31, 408dfc <ferror@plt+0x6aac>
  408e98:	and	w0, w0, #0xffff
  408e9c:	strh	w0, [x19, #2]
  408ea0:	strh	w20, [x19, #6]
  408ea4:	ubfiz	w0, w0, #3, #13
  408ea8:	strh	w0, [x19, #4]
  408eac:	b	408d4c <ferror@plt+0x69fc>
  408eb0:	mov	w0, #0xffff0004            	// #-65532
  408eb4:	stur	w0, [x19, #2]
  408eb8:	ldr	x23, [sp, #48]
  408ebc:	b	408d4c <ferror@plt+0x69fc>
  408ec0:	strh	w20, [x19, #6]
  408ec4:	mov	x1, x21
  408ec8:	mov	w0, w20
  408ecc:	add	x2, x19, #0x8
  408ed0:	mov	x3, #0x100                 	// #256
  408ed4:	bl	40ccd0 <ferror@plt+0xa980>
  408ed8:	cmp	w0, #0x0
  408edc:	b.le	408dfc <ferror@plt+0x6aac>
  408ee0:	mov	w1, #0x4                   	// #4
  408ee4:	add	x2, x19, #0x4
  408ee8:	movk	w1, #0x14, lsl #16
  408eec:	mov	x0, #0x1                   	// #1
  408ef0:	stur	w1, [x19, #2]
  408ef4:	b	408f04 <ferror@plt+0x6bb4>
  408ef8:	add	x0, x0, #0x1
  408efc:	cmp	x0, #0x41
  408f00:	b.eq	408d4c <ferror@plt+0x69fc>  // b.none
  408f04:	ldr	w1, [x2, x0, lsl #2]
  408f08:	rev	w1, w1
  408f0c:	tbz	w1, #8, 408ef8 <ferror@plt+0x6ba8>
  408f10:	ubfiz	w0, w0, #2, #14
  408f14:	strh	w0, [x19, #2]
  408f18:	b	408d4c <ferror@plt+0x69fc>
  408f1c:	nop
  408f20:	stp	x29, x30, [sp, #-320]!
  408f24:	mov	w2, #0x0                   	// #0
  408f28:	mov	x29, sp
  408f2c:	stp	x19, x20, [sp, #16]
  408f30:	mov	x20, x1
  408f34:	str	x21, [sp, #32]
  408f38:	mov	x21, x0
  408f3c:	bl	408608 <ferror@plt+0x62b8>
  408f40:	mov	w19, w0
  408f44:	cbnz	w0, 408f5c <ferror@plt+0x6c0c>
  408f48:	mov	w0, w19
  408f4c:	ldp	x19, x20, [sp, #16]
  408f50:	ldr	x21, [sp, #32]
  408f54:	ldp	x29, x30, [sp], #320
  408f58:	ret
  408f5c:	mov	x1, x20
  408f60:	add	x0, sp, #0x38
  408f64:	mov	w2, #0x2                   	// #2
  408f68:	bl	408cd0 <ferror@plt+0x6980>
  408f6c:	mov	w19, w0
  408f70:	cbnz	w0, 408fa4 <ferror@plt+0x6c54>
  408f74:	ldrh	w0, [sp, #62]
  408f78:	cmp	w0, #0x2
  408f7c:	b.ne	408fa4 <ferror@plt+0x6c54>  // b.any
  408f80:	ldr	w0, [sp, #64]
  408f84:	bl	4085d0 <ferror@plt+0x6280>
  408f88:	tbnz	w0, #31, 408fa4 <ferror@plt+0x6c54>
  408f8c:	str	w0, [x21]
  408f90:	mov	w0, w19
  408f94:	ldp	x19, x20, [sp, #16]
  408f98:	ldr	x21, [sp, #32]
  408f9c:	ldp	x29, x30, [sp], #320
  408fa0:	ret
  408fa4:	mov	w19, #0xffffffff            	// #-1
  408fa8:	b	408f48 <ferror@plt+0x6bf8>
  408fac:	nop
  408fb0:	stp	x29, x30, [sp, #-64]!
  408fb4:	mov	x29, sp
  408fb8:	stp	x19, x20, [sp, #16]
  408fbc:	mov	x19, x0
  408fc0:	mov	x0, x1
  408fc4:	stp	x21, x22, [sp, #32]
  408fc8:	mov	x21, x1
  408fcc:	mov	w22, w2
  408fd0:	mov	w1, #0x2f                  	// #47
  408fd4:	bl	402160 <strchr@plt>
  408fd8:	cbz	x0, 409070 <ferror@plt+0x6d20>
  408fdc:	mov	x20, x0
  408fe0:	strb	wzr, [x0]
  408fe4:	mov	x1, x21
  408fe8:	mov	w2, w22
  408fec:	mov	x0, x19
  408ff0:	bl	408cd0 <ferror@plt+0x6980>
  408ff4:	mov	w1, #0x2f                  	// #47
  408ff8:	strb	w1, [x20]
  408ffc:	cbz	w0, 409010 <ferror@plt+0x6cc0>
  409000:	ldp	x19, x20, [sp, #16]
  409004:	ldp	x21, x22, [sp, #32]
  409008:	ldp	x29, x30, [sp], #64
  40900c:	ret
  409010:	ldrh	w0, [x19, #6]
  409014:	bl	408ca8 <ferror@plt+0x6958>
  409018:	mov	w21, w0
  40901c:	ldrsh	w1, [x19, #4]
  409020:	cmn	w1, #0x2
  409024:	b.eq	4090b0 <ferror@plt+0x6d60>  // b.none
  409028:	add	x1, x20, #0x1
  40902c:	add	x0, sp, #0x3c
  409030:	bl	408f20 <ferror@plt+0x6bd0>
  409034:	cbnz	w0, 4090b0 <ferror@plt+0x6d60>
  409038:	ldr	w1, [sp, #60]
  40903c:	cmp	w1, w21
  409040:	b.hi	4090b0 <ferror@plt+0x6d60>  // b.pmore
  409044:	sxth	w1, w1
  409048:	mov	w2, #0x1                   	// #1
  40904c:	ldrh	w3, [x19]
  409050:	mov	w0, #0x0                   	// #0
  409054:	strh	w1, [x19, #4]
  409058:	orr	w1, w2, w3
  40905c:	strh	w1, [x19]
  409060:	ldp	x19, x20, [sp, #16]
  409064:	ldp	x21, x22, [sp, #32]
  409068:	ldp	x29, x30, [sp], #64
  40906c:	ret
  409070:	mov	w2, w22
  409074:	mov	x1, x21
  409078:	mov	x0, x19
  40907c:	bl	408cd0 <ferror@plt+0x6980>
  409080:	cbnz	w0, 409000 <ferror@plt+0x6cb0>
  409084:	ldrh	w0, [x19, #6]
  409088:	bl	408ca8 <ferror@plt+0x6958>
  40908c:	ldrsh	w1, [x19, #4]
  409090:	cmn	w1, #0x2
  409094:	b.eq	4090a4 <ferror@plt+0x6d54>  // b.none
  409098:	sxth	w1, w0
  40909c:	mov	w2, #0x0                   	// #0
  4090a0:	b	40904c <ferror@plt+0x6cfc>
  4090a4:	mov	w1, #0x0                   	// #0
  4090a8:	mov	w2, #0x0                   	// #0
  4090ac:	b	40904c <ferror@plt+0x6cfc>
  4090b0:	mov	w0, #0xffffffff            	// #-1
  4090b4:	b	409000 <ferror@plt+0x6cb0>
  4090b8:	ldrh	w3, [x1]
  4090bc:	sub	w3, w3, #0x4
  4090c0:	cmp	w3, #0xa
  4090c4:	b.eq	409168 <ferror@plt+0x6e18>  // b.none
  4090c8:	b.hi	409124 <ferror@plt+0x6dd4>  // b.pmore
  4090cc:	cmp	w3, #0x2
  4090d0:	b.eq	409150 <ferror@plt+0x6e00>  // b.none
  4090d4:	cmp	w3, #0x4
  4090d8:	b.ne	409148 <ferror@plt+0x6df8>  // b.any
  4090dc:	mov	w4, #0x2                   	// #2
  4090e0:	strh	w3, [x0, #2]
  4090e4:	strh	w4, [x0, #6]
  4090e8:	ldr	w1, [x1, #4]
  4090ec:	str	w1, [x0, #8]
  4090f0:	cbz	w2, 409100 <ferror@plt+0x6db0>
  4090f4:	ldrh	w1, [x0, #6]
  4090f8:	cmp	w1, w2
  4090fc:	b.ne	409188 <ferror@plt+0x6e38>  // b.any
  409100:	stp	x29, x30, [sp, #-16]!
  409104:	mov	w1, #0xffffffff            	// #-1
  409108:	mov	x29, sp
  40910c:	strh	wzr, [x0]
  409110:	strh	w1, [x0, #4]
  409114:	bl	408208 <ferror@plt+0x5eb8>
  409118:	mov	w0, #0x0                   	// #0
  40911c:	ldp	x29, x30, [sp], #16
  409120:	ret
  409124:	cmp	w3, #0x10
  409128:	b.ne	409148 <ferror@plt+0x6df8>  // b.any
  40912c:	add	x1, x1, #0x4
  409130:	mov	w4, #0xa                   	// #10
  409134:	strh	w3, [x0, #2]
  409138:	strh	w4, [x0, #6]
  40913c:	ldp	x4, x5, [x1]
  409140:	stp	x4, x5, [x0, #8]
  409144:	b	4090f0 <ferror@plt+0x6da0>
  409148:	mov	w0, #0xffffffff            	// #-1
  40914c:	ret
  409150:	mov	w4, #0xc                   	// #12
  409154:	strh	w3, [x0, #2]
  409158:	strh	w4, [x0, #6]
  40915c:	ldrh	w1, [x1, #4]
  409160:	strh	w1, [x0, #8]
  409164:	b	4090f0 <ferror@plt+0x6da0>
  409168:	mov	w4, #0x4                   	// #4
  40916c:	strh	w3, [x0, #2]
  409170:	strh	w4, [x0, #6]
  409174:	ldur	x3, [x1, #4]
  409178:	str	x3, [x0, #8]
  40917c:	ldrh	w1, [x1, #12]
  409180:	strh	w1, [x0, #16]
  409184:	b	4090f0 <ferror@plt+0x6da0>
  409188:	mov	w0, #0xfffffffe            	// #-2
  40918c:	ret
  409190:	stp	x29, x30, [sp, #-304]!
  409194:	mov	w2, #0x2                   	// #2
  409198:	mov	x29, sp
  40919c:	str	x19, [sp, #16]
  4091a0:	mov	x19, x0
  4091a4:	mov	x1, x19
  4091a8:	add	x0, sp, #0x28
  4091ac:	bl	408cd0 <ferror@plt+0x6980>
  4091b0:	cbnz	w0, 4091c4 <ferror@plt+0x6e74>
  4091b4:	ldr	w0, [sp, #48]
  4091b8:	ldr	x19, [sp, #16]
  4091bc:	ldp	x29, x30, [sp], #304
  4091c0:	ret
  4091c4:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4091c8:	mov	x2, x19
  4091cc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4091d0:	add	x1, x1, #0x468
  4091d4:	ldr	x0, [x0, #3992]
  4091d8:	ldr	x0, [x0]
  4091dc:	bl	402320 <fprintf@plt>
  4091e0:	mov	w0, #0x1                   	// #1
  4091e4:	bl	401dc0 <exit@plt>
  4091e8:	stp	x29, x30, [sp, #-16]!
  4091ec:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  4091f0:	mov	x2, #0x30                  	// #48
  4091f4:	mov	x29, sp
  4091f8:	ldr	x3, [x3, #3992]
  4091fc:	mov	x1, #0x1                   	// #1
  409200:	adrp	x0, 411000 <ferror@plt+0xecb0>
  409204:	add	x0, x0, #0x4a0
  409208:	ldr	x3, [x3]
  40920c:	bl	402180 <fwrite@plt>
  409210:	mov	w0, #0xffffffff            	// #-1
  409214:	bl	401dc0 <exit@plt>
  409218:	stp	x29, x30, [sp, #-16]!
  40921c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  409220:	mov	x2, x0
  409224:	mov	x29, sp
  409228:	ldr	x3, [x3, #3992]
  40922c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409230:	add	x1, x1, #0x4d8
  409234:	ldr	x0, [x3]
  409238:	bl	402320 <fprintf@plt>
  40923c:	mov	w0, #0xffffffff            	// #-1
  409240:	bl	401dc0 <exit@plt>
  409244:	nop
  409248:	stp	x29, x30, [sp, #-16]!
  40924c:	adrp	x4, 426000 <ferror@plt+0x23cb0>
  409250:	mov	x3, x0
  409254:	mov	x29, sp
  409258:	ldr	x4, [x4, #3992]
  40925c:	mov	x2, x1
  409260:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409264:	add	x1, x1, #0x500
  409268:	ldr	x0, [x4]
  40926c:	bl	402320 <fprintf@plt>
  409270:	mov	w0, #0xffffffff            	// #-1
  409274:	bl	401dc0 <exit@plt>
  409278:	stp	x29, x30, [sp, #-16]!
  40927c:	adrp	x4, 426000 <ferror@plt+0x23cb0>
  409280:	mov	x2, x0
  409284:	mov	x29, sp
  409288:	ldr	x4, [x4, #3992]
  40928c:	mov	x3, x1
  409290:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409294:	add	x1, x1, #0x528
  409298:	ldr	x0, [x4]
  40929c:	bl	402320 <fprintf@plt>
  4092a0:	mov	w0, #0xffffffff            	// #-1
  4092a4:	bl	401dc0 <exit@plt>
  4092a8:	stp	x29, x30, [sp, #-16]!
  4092ac:	adrp	x4, 426000 <ferror@plt+0x23cb0>
  4092b0:	mov	x2, x0
  4092b4:	mov	x29, sp
  4092b8:	ldr	x4, [x4, #3992]
  4092bc:	mov	x3, x1
  4092c0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4092c4:	add	x1, x1, #0x560
  4092c8:	ldr	x0, [x4]
  4092cc:	bl	402320 <fprintf@plt>
  4092d0:	mov	w0, #0xffffffff            	// #-1
  4092d4:	bl	401dc0 <exit@plt>
  4092d8:	stp	x29, x30, [sp, #-16]!
  4092dc:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  4092e0:	mov	x2, x0
  4092e4:	mov	x29, sp
  4092e8:	ldr	x3, [x3, #3992]
  4092ec:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  4092f0:	add	x1, x1, #0x380
  4092f4:	ldr	x0, [x3]
  4092f8:	bl	402320 <fprintf@plt>
  4092fc:	mov	w0, #0xffffffff            	// #-1
  409300:	ldp	x29, x30, [sp], #16
  409304:	ret
  409308:	stp	x29, x30, [sp, #-32]!
  40930c:	mov	x29, sp
  409310:	str	x19, [sp, #16]
  409314:	mov	x19, x0
  409318:	bl	401db0 <strlen@plt>
  40931c:	cmp	x0, #0xf
  409320:	b.hi	40933c <ferror@plt+0x6fec>  // b.pmore
  409324:	ldrb	w0, [x19]
  409328:	cbz	w0, 40933c <ferror@plt+0x6fec>
  40932c:	mov	x0, x19
  409330:	ldr	x19, [sp, #16]
  409334:	ldp	x29, x30, [sp], #32
  409338:	b	408298 <ferror@plt+0x5f48>
  40933c:	mov	w0, #0xffffffff            	// #-1
  409340:	ldr	x19, [sp, #16]
  409344:	ldp	x29, x30, [sp], #32
  409348:	ret
  40934c:	nop
  409350:	ldrb	w1, [x0]
  409354:	cbz	w1, 40935c <ferror@plt+0x700c>
  409358:	b	408298 <ferror@plt+0x5f48>
  40935c:	mov	w0, #0xffffffff            	// #-1
  409360:	ret
  409364:	nop
  409368:	stp	x29, x30, [sp, #-48]!
  40936c:	mov	x29, sp
  409370:	stp	x19, x20, [sp, #16]
  409374:	mov	x20, x1
  409378:	str	x21, [sp, #32]
  40937c:	mov	x21, x0
  409380:	mov	x0, x1
  409384:	bl	409308 <ferror@plt+0x6fb8>
  409388:	mov	w19, w0
  40938c:	cbz	w0, 4093a4 <ferror@plt+0x7054>
  409390:	mov	w0, w19
  409394:	ldp	x19, x20, [sp, #16]
  409398:	ldr	x21, [sp, #32]
  40939c:	ldp	x29, x30, [sp], #48
  4093a0:	ret
  4093a4:	mov	x1, x20
  4093a8:	mov	x0, x21
  4093ac:	mov	x2, #0x10                  	// #16
  4093b0:	bl	402270 <strncpy@plt>
  4093b4:	mov	w0, w19
  4093b8:	ldp	x19, x20, [sp, #16]
  4093bc:	ldr	x21, [sp, #32]
  4093c0:	ldp	x29, x30, [sp], #48
  4093c4:	ret
  4093c8:	stp	x29, x30, [sp, #-32]!
  4093cc:	mov	x29, sp
  4093d0:	str	x19, [sp, #16]
  4093d4:	cbz	x1, 4093f8 <ferror@plt+0x70a8>
  4093d8:	add	x19, x1, #0x4
  4093dc:	mov	x0, x19
  4093e0:	bl	409308 <ferror@plt+0x6fb8>
  4093e4:	cmp	w0, #0x0
  4093e8:	csel	x0, x19, xzr, eq  // eq = none
  4093ec:	ldr	x19, [sp, #16]
  4093f0:	ldp	x29, x30, [sp], #32
  4093f4:	ret
  4093f8:	mov	w19, w0
  4093fc:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  409400:	mov	w2, w19
  409404:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409408:	ldr	x0, [x0, #3992]
  40940c:	add	x1, x1, #0x598
  409410:	ldr	x0, [x0]
  409414:	bl	402320 <fprintf@plt>
  409418:	mov	w0, w19
  40941c:	bl	40b448 <ferror@plt+0x90f8>
  409420:	mov	x19, x0
  409424:	mov	x0, x19
  409428:	bl	409308 <ferror@plt+0x6fb8>
  40942c:	cmp	w0, #0x0
  409430:	csel	x0, x19, xzr, eq  // eq = none
  409434:	ldr	x19, [sp, #16]
  409438:	ldp	x29, x30, [sp], #32
  40943c:	ret
  409440:	ldrb	w3, [x0]
  409444:	cbz	w3, 409480 <ferror@plt+0x7130>
  409448:	ldrb	w2, [x1]
  40944c:	sub	x4, x0, #0x1
  409450:	mov	x0, #0x1                   	// #1
  409454:	cbnz	w2, 40946c <ferror@plt+0x711c>
  409458:	b	409474 <ferror@plt+0x7124>
  40945c:	ldrb	w2, [x1, x0]
  409460:	add	x0, x0, #0x1
  409464:	ldrb	w3, [x4, x0]
  409468:	cbz	w2, 409474 <ferror@plt+0x7124>
  40946c:	cmp	w3, w2
  409470:	b.eq	40945c <ferror@plt+0x710c>  // b.none
  409474:	cmp	w3, #0x0
  409478:	cset	w0, ne  // ne = any
  40947c:	ret
  409480:	mov	w0, #0x1                   	// #1
  409484:	ret
  409488:	stp	x29, x30, [sp, #-48]!
  40948c:	cmp	wzr, w2, asr #5
  409490:	mov	x29, sp
  409494:	stp	x19, x20, [sp, #16]
  409498:	add	x20, x1, #0x8
  40949c:	and	w19, w2, #0x1f
  4094a0:	stp	x21, x22, [sp, #32]
  4094a4:	add	x21, x0, #0x8
  4094a8:	asr	w22, w2, #5
  4094ac:	b.eq	4094c8 <ferror@plt+0x7178>  // b.none
  4094b0:	lsl	w2, w22, #2
  4094b4:	mov	x1, x20
  4094b8:	mov	x0, x21
  4094bc:	sxtw	x2, w2
  4094c0:	bl	402090 <memcmp@plt>
  4094c4:	cbnz	w0, 409508 <ferror@plt+0x71b8>
  4094c8:	cbz	w19, 4094f4 <ferror@plt+0x71a4>
  4094cc:	sxtw	x22, w22
  4094d0:	neg	w2, w19
  4094d4:	mov	w19, #0xffffffff            	// #-1
  4094d8:	lsl	w2, w19, w2
  4094dc:	rev	w2, w2
  4094e0:	ldr	w0, [x21, x22, lsl #2]
  4094e4:	ldr	w1, [x20, x22, lsl #2]
  4094e8:	eor	w0, w0, w1
  4094ec:	tst	w0, w2
  4094f0:	cset	w19, ne  // ne = any
  4094f4:	mov	w0, w19
  4094f8:	ldp	x19, x20, [sp, #16]
  4094fc:	ldp	x21, x22, [sp, #32]
  409500:	ldp	x29, x30, [sp], #48
  409504:	ret
  409508:	mov	w19, #0xffffffff            	// #-1
  40950c:	mov	w0, w19
  409510:	ldp	x19, x20, [sp, #16]
  409514:	ldp	x21, x22, [sp, #32]
  409518:	ldp	x29, x30, [sp], #48
  40951c:	ret
  409520:	cbz	x1, 409578 <ferror@plt+0x7228>
  409524:	stp	x29, x30, [sp, #-304]!
  409528:	mov	x29, sp
  40952c:	ldrh	w2, [x0, #6]
  409530:	stp	x19, x20, [sp, #16]
  409534:	mov	x19, x0
  409538:	mov	w0, #0x0                   	// #0
  40953c:	cbz	w2, 40956c <ferror@plt+0x721c>
  409540:	ldrsh	w3, [x19, #4]
  409544:	cmp	w3, #0x0
  409548:	b.le	40956c <ferror@plt+0x721c>
  40954c:	add	x20, sp, #0x28
  409550:	mov	x0, x20
  409554:	bl	4090b8 <ferror@plt+0x6d68>
  409558:	cbnz	w0, 409580 <ferror@plt+0x7230>
  40955c:	ldrsh	w2, [x19, #4]
  409560:	mov	x0, x20
  409564:	mov	x1, x19
  409568:	bl	409488 <ferror@plt+0x7138>
  40956c:	ldp	x19, x20, [sp, #16]
  409570:	ldp	x29, x30, [sp], #304
  409574:	ret
  409578:	mov	w0, #0x0                   	// #0
  40957c:	ret
  409580:	mov	w0, #0xffffffff            	// #-1
  409584:	b	40956c <ferror@plt+0x721c>
  409588:	sub	sp, sp, #0x430
  40958c:	stp	x29, x30, [sp]
  409590:	mov	x29, sp
  409594:	stp	x19, x20, [sp, #16]
  409598:	adrp	x19, 411000 <ferror@plt+0xecb0>
  40959c:	add	x19, x19, #0x5c8
  4095a0:	mov	x0, x19
  4095a4:	bl	4022d0 <getenv@plt>
  4095a8:	cbz	x0, 409618 <ferror@plt+0x72c8>
  4095ac:	mov	x0, x19
  4095b0:	bl	4022d0 <getenv@plt>
  4095b4:	mov	w2, #0xa                   	// #10
  4095b8:	mov	x1, #0x0                   	// #0
  4095bc:	bl	4020c0 <strtol@plt>
  4095c0:	mov	w19, w0
  4095c4:	cbz	w0, 409600 <ferror@plt+0x72b0>
  4095c8:	mov	w0, w19
  4095cc:	ldp	x29, x30, [sp]
  4095d0:	ldp	x19, x20, [sp, #16]
  4095d4:	add	sp, sp, #0x430
  4095d8:	ret
  4095dc:	ldr	w1, [sp, #40]
  4095e0:	mov	w0, #0x4240                	// #16960
  4095e4:	movk	w0, #0xf, lsl #16
  4095e8:	cmp	w1, w0
  4095ec:	b.ne	409684 <ferror@plt+0x7334>  // b.any
  4095f0:	ldr	w19, [sp, #44]
  4095f4:	mov	x0, x20
  4095f8:	bl	401f00 <fclose@plt>
  4095fc:	cbnz	w19, 4095c8 <ferror@plt+0x7278>
  409600:	mov	w19, #0x64                  	// #100
  409604:	mov	w0, w19
  409608:	ldp	x29, x30, [sp]
  40960c:	ldp	x19, x20, [sp, #16]
  409610:	add	sp, sp, #0x430
  409614:	ret
  409618:	adrp	x19, 411000 <ferror@plt+0xecb0>
  40961c:	add	x19, x19, #0x5d0
  409620:	mov	x0, x19
  409624:	bl	4022d0 <getenv@plt>
  409628:	cbz	x0, 4096a4 <ferror@plt+0x7354>
  40962c:	mov	x0, x19
  409630:	add	x19, sp, #0x30
  409634:	bl	4022d0 <getenv@plt>
  409638:	mov	x3, x0
  40963c:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  409640:	mov	x0, x19
  409644:	add	x2, x2, #0x900
  409648:	mov	x1, #0x3ff                 	// #1023
  40964c:	bl	401ec0 <snprintf@plt>
  409650:	mov	x0, x19
  409654:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  409658:	add	x1, x1, #0xc00
  40965c:	bl	4021b0 <fopen64@plt>
  409660:	mov	x20, x0
  409664:	cbz	x0, 409600 <ferror@plt+0x72b0>
  409668:	add	x3, sp, #0x2c
  40966c:	add	x2, sp, #0x28
  409670:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409674:	add	x1, x1, #0x618
  409678:	bl	401f40 <__isoc99_fscanf@plt>
  40967c:	cmp	w0, #0x2
  409680:	b.eq	4095dc <ferror@plt+0x728c>  // b.none
  409684:	mov	x0, x20
  409688:	mov	w19, #0x64                  	// #100
  40968c:	bl	401f00 <fclose@plt>
  409690:	mov	w0, w19
  409694:	ldp	x29, x30, [sp]
  409698:	ldp	x19, x20, [sp, #16]
  40969c:	add	sp, sp, #0x430
  4096a0:	ret
  4096a4:	adrp	x19, 411000 <ferror@plt+0xecb0>
  4096a8:	add	x19, x19, #0x5e0
  4096ac:	mov	x0, x19
  4096b0:	bl	4022d0 <getenv@plt>
  4096b4:	cbz	x0, 4096e0 <ferror@plt+0x7390>
  4096b8:	mov	x0, x19
  4096bc:	add	x19, sp, #0x30
  4096c0:	bl	4022d0 <getenv@plt>
  4096c4:	mov	x3, x0
  4096c8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4096cc:	mov	x0, x19
  4096d0:	add	x2, x2, #0x5f0
  4096d4:	mov	x1, #0x3ff                 	// #1023
  4096d8:	bl	401ec0 <snprintf@plt>
  4096dc:	b	409650 <ferror@plt+0x7300>
  4096e0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4096e4:	add	x0, x0, #0x600
  4096e8:	add	x19, sp, #0x30
  4096ec:	ldp	x2, x3, [x0]
  4096f0:	stp	x2, x3, [sp, #48]
  4096f4:	ldrb	w0, [x0, #16]
  4096f8:	strb	w0, [sp, #64]
  4096fc:	b	409650 <ferror@plt+0x7300>
  409700:	stp	x29, x30, [sp, #-16]!
  409704:	mov	w0, #0x2                   	// #2
  409708:	mov	x29, sp
  40970c:	bl	4021f0 <sysconf@plt>
  409710:	ldp	x29, x30, [sp], #16
  409714:	ret
  409718:	mov	x6, x2
  40971c:	cmp	w0, #0x11
  409720:	mov	x2, x3
  409724:	b.eq	409780 <ferror@plt+0x7430>  // b.none
  409728:	b.gt	40974c <ferror@plt+0x73fc>
  40972c:	cmp	w0, #0x7
  409730:	b.eq	409760 <ferror@plt+0x7410>  // b.none
  409734:	and	w5, w0, #0xfffffff7
  409738:	cmp	w5, #0x2
  40973c:	b.ne	409774 <ferror@plt+0x7424>  // b.any
  409740:	mov	w3, w4
  409744:	mov	x1, x6
  409748:	b	402340 <inet_ntop@plt>
  40974c:	cmp	w0, #0x1c
  409750:	b.ne	409774 <ferror@plt+0x7424>  // b.any
  409754:	sxtw	x3, w4
  409758:	mov	x1, x6
  40975c:	b	40cbd8 <ferror@plt+0xa888>
  409760:	ldrh	w0, [x6]
  409764:	cmp	w0, #0x2
  409768:	b.eq	409798 <ferror@plt+0x7448>  // b.none
  40976c:	cmp	w0, #0xa
  409770:	b.eq	40978c <ferror@plt+0x743c>  // b.none
  409774:	adrp	x0, 411000 <ferror@plt+0xecb0>
  409778:	add	x0, x0, #0x630
  40977c:	ret
  409780:	mov	x0, x6
  409784:	mov	w2, #0xffff                	// #65535
  409788:	b	40b7b8 <ferror@plt+0x9468>
  40978c:	mov	w3, w4
  409790:	add	x1, x6, #0x8
  409794:	b	402340 <inet_ntop@plt>
  409798:	mov	w3, w4
  40979c:	add	x1, x6, #0x4
  4097a0:	b	402340 <inet_ntop@plt>
  4097a4:	nop
  4097a8:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  4097ac:	mov	w4, #0x100                 	// #256
  4097b0:	add	x3, x3, #0x3f8
  4097b4:	b	409718 <ferror@plt+0x73c8>
  4097b8:	stp	x29, x30, [sp, #-32]!
  4097bc:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4097c0:	add	x1, x1, #0xce8
  4097c4:	mov	x29, sp
  4097c8:	str	x19, [sp, #16]
  4097cc:	mov	x19, x0
  4097d0:	bl	4020a0 <strcmp@plt>
  4097d4:	mov	w1, #0x2                   	// #2
  4097d8:	cbz	w0, 409858 <ferror@plt+0x7508>
  4097dc:	mov	x0, x19
  4097e0:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4097e4:	add	x1, x1, #0xcf0
  4097e8:	bl	4020a0 <strcmp@plt>
  4097ec:	mov	w1, #0xa                   	// #10
  4097f0:	cbz	w0, 409858 <ferror@plt+0x7508>
  4097f4:	mov	x0, x19
  4097f8:	adrp	x1, 40f000 <ferror@plt+0xccb0>
  4097fc:	add	x1, x1, #0xbc8
  409800:	bl	4020a0 <strcmp@plt>
  409804:	mov	w1, #0x11                  	// #17
  409808:	cbz	w0, 409858 <ferror@plt+0x7508>
  40980c:	mov	x0, x19
  409810:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409814:	add	x1, x1, #0x638
  409818:	bl	4020a0 <strcmp@plt>
  40981c:	mov	w1, #0x4                   	// #4
  409820:	cbz	w0, 409858 <ferror@plt+0x7508>
  409824:	mov	x0, x19
  409828:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40982c:	add	x1, x1, #0x640
  409830:	bl	4020a0 <strcmp@plt>
  409834:	mov	w1, #0x1c                  	// #28
  409838:	cbz	w0, 409858 <ferror@plt+0x7508>
  40983c:	mov	x0, x19
  409840:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409844:	add	x1, x1, #0x648
  409848:	bl	4020a0 <strcmp@plt>
  40984c:	cmp	w0, #0x0
  409850:	mov	w1, #0x7                   	// #7
  409854:	csel	w1, wzr, w1, ne  // ne = any
  409858:	mov	w0, w1
  40985c:	ldr	x19, [sp, #16]
  409860:	ldp	x29, x30, [sp], #32
  409864:	ret
  409868:	cmp	w0, #0x2
  40986c:	b.eq	4098ac <ferror@plt+0x755c>  // b.none
  409870:	cmp	w0, #0xa
  409874:	b.eq	4098c4 <ferror@plt+0x7574>  // b.none
  409878:	cmp	w0, #0x11
  40987c:	b.eq	4098b8 <ferror@plt+0x7568>  // b.none
  409880:	cmp	w0, #0x4
  409884:	b.eq	4098d0 <ferror@plt+0x7580>  // b.none
  409888:	cmp	w0, #0x1c
  40988c:	b.eq	4098dc <ferror@plt+0x758c>  // b.none
  409890:	cmp	w0, #0x7
  409894:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409898:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40989c:	add	x1, x1, #0x648
  4098a0:	add	x0, x0, #0x630
  4098a4:	csel	x0, x0, x1, ne  // ne = any
  4098a8:	ret
  4098ac:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  4098b0:	add	x0, x0, #0xce8
  4098b4:	ret
  4098b8:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  4098bc:	add	x0, x0, #0xbc8
  4098c0:	ret
  4098c4:	adrp	x0, 40f000 <ferror@plt+0xccb0>
  4098c8:	add	x0, x0, #0xcf0
  4098cc:	ret
  4098d0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4098d4:	add	x0, x0, #0x638
  4098d8:	ret
  4098dc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  4098e0:	add	x0, x0, #0x640
  4098e4:	ret
  4098e8:	stp	x29, x30, [sp, #-48]!
  4098ec:	mov	x29, sp
  4098f0:	stp	x19, x20, [sp, #16]
  4098f4:	mov	x20, x1
  4098f8:	mov	w19, w2
  4098fc:	bl	408cd0 <ferror@plt+0x6980>
  409900:	cbnz	w0, 409910 <ferror@plt+0x75c0>
  409904:	ldp	x19, x20, [sp, #16]
  409908:	ldp	x29, x30, [sp], #48
  40990c:	ret
  409910:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  409914:	str	x21, [sp, #32]
  409918:	ldr	x0, [x0, #3992]
  40991c:	ldr	x21, [x0]
  409920:	cbz	w19, 40994c <ferror@plt+0x75fc>
  409924:	mov	w0, w19
  409928:	bl	409868 <ferror@plt+0x7518>
  40992c:	mov	x2, x0
  409930:	mov	x3, x20
  409934:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409938:	add	x1, x1, #0x660
  40993c:	mov	x0, x21
  409940:	bl	402320 <fprintf@plt>
  409944:	mov	w0, #0x1                   	// #1
  409948:	bl	401dc0 <exit@plt>
  40994c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  409950:	add	x2, x2, #0x650
  409954:	b	409930 <ferror@plt+0x75e0>
  409958:	stp	x29, x30, [sp, #-48]!
  40995c:	cmp	w2, #0x11
  409960:	mov	x29, sp
  409964:	stp	x19, x20, [sp, #16]
  409968:	mov	x20, x1
  40996c:	b.eq	409988 <ferror@plt+0x7638>  // b.none
  409970:	mov	w19, w2
  409974:	bl	408fb0 <ferror@plt+0x6c60>
  409978:	cbnz	w0, 4099b0 <ferror@plt+0x7660>
  40997c:	ldp	x19, x20, [sp, #16]
  409980:	ldp	x29, x30, [sp], #48
  409984:	ret
  409988:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40998c:	mov	x2, x1
  409990:	adrp	x1, 411000 <ferror@plt+0xecb0>
  409994:	add	x1, x1, #0x698
  409998:	ldr	x0, [x0, #3992]
  40999c:	ldr	x0, [x0]
  4099a0:	str	x21, [sp, #32]
  4099a4:	bl	402320 <fprintf@plt>
  4099a8:	mov	w0, #0x1                   	// #1
  4099ac:	bl	401dc0 <exit@plt>
  4099b0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  4099b4:	str	x21, [sp, #32]
  4099b8:	ldr	x0, [x0, #3992]
  4099bc:	ldr	x21, [x0]
  4099c0:	cbz	w19, 4099ec <ferror@plt+0x769c>
  4099c4:	mov	w0, w19
  4099c8:	bl	409868 <ferror@plt+0x7518>
  4099cc:	mov	x2, x0
  4099d0:	mov	x3, x20
  4099d4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  4099d8:	add	x1, x1, #0x6e0
  4099dc:	mov	x0, x21
  4099e0:	bl	402320 <fprintf@plt>
  4099e4:	mov	w0, #0x1                   	// #1
  4099e8:	bl	401dc0 <exit@plt>
  4099ec:	adrp	x2, 411000 <ferror@plt+0xecb0>
  4099f0:	add	x2, x2, #0x650
  4099f4:	b	4099d0 <ferror@plt+0x7680>
  4099f8:	stp	x29, x30, [sp, #-112]!
  4099fc:	adrp	x6, 426000 <ferror@plt+0x23cb0>
  409a00:	mov	x29, sp
  409a04:	ldr	x6, [x6, #4064]
  409a08:	stp	x27, x28, [sp, #80]
  409a0c:	mov	w28, w1
  409a10:	stp	x19, x20, [sp, #16]
  409a14:	mov	x19, x2
  409a18:	ldr	w1, [x6]
  409a1c:	stp	x21, x22, [sp, #32]
  409a20:	mov	w20, w0
  409a24:	mov	x21, x3
  409a28:	mov	w22, w4
  409a2c:	cbz	w1, 409b04 <ferror@plt+0x77b4>
  409a30:	cmp	w28, #0x0
  409a34:	b.le	409b2c <ferror@plt+0x77dc>
  409a38:	stp	x23, x24, [sp, #48]
  409a3c:	cmp	w20, #0xa
  409a40:	stp	x25, x26, [sp, #64]
  409a44:	b.eq	409bd8 <ferror@plt+0x7888>  // b.none
  409a48:	sxtw	x23, w28
  409a4c:	mov	w25, w20
  409a50:	sub	x0, x23, #0x4
  409a54:	mov	w24, w28
  409a58:	add	x0, x19, x0
  409a5c:	mov	x27, x19
  409a60:	ldr	w26, [x0]
  409a64:	mov	w0, #0xff01                	// #65281
  409a68:	movk	w0, #0xff00, lsl #16
  409a6c:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  409a70:	add	x1, x1, #0x3f8
  409a74:	add	x1, x1, #0x100
  409a78:	umull	x0, w26, w0
  409a7c:	lsr	x0, x0, #40
  409a80:	add	w0, w0, w0, lsl #8
  409a84:	sub	w0, w26, w0
  409a88:	str	x0, [sp, #104]
  409a8c:	ldr	x0, [x1, x0, lsl #3]
  409a90:	str	x0, [sp, #96]
  409a94:	cbz	x0, 409b4c <ferror@plt+0x77fc>
  409a98:	mov	x26, x0
  409a9c:	b	409aa8 <ferror@plt+0x7758>
  409aa0:	ldr	x26, [x26]
  409aa4:	cbz	x26, 409b4c <ferror@plt+0x77fc>
  409aa8:	ldrh	w0, [x26, #22]
  409aac:	cmp	w0, w25
  409ab0:	b.ne	409aa0 <ferror@plt+0x7750>  // b.any
  409ab4:	ldrh	w0, [x26, #18]
  409ab8:	cmp	w24, w0
  409abc:	b.ne	409aa0 <ferror@plt+0x7750>  // b.any
  409ac0:	mov	x2, x23
  409ac4:	mov	x1, x27
  409ac8:	add	x0, x26, #0x18
  409acc:	bl	402090 <memcmp@plt>
  409ad0:	cbnz	w0, 409aa0 <ferror@plt+0x7750>
  409ad4:	nop
  409ad8:	ldr	x0, [x26, #8]
  409adc:	cbz	x0, 409afc <ferror@plt+0x77ac>
  409ae0:	ldp	x19, x20, [sp, #16]
  409ae4:	ldp	x21, x22, [sp, #32]
  409ae8:	ldp	x23, x24, [sp, #48]
  409aec:	ldp	x25, x26, [sp, #64]
  409af0:	ldp	x27, x28, [sp, #80]
  409af4:	ldp	x29, x30, [sp], #112
  409af8:	ret
  409afc:	ldp	x23, x24, [sp, #48]
  409b00:	ldp	x25, x26, [sp, #64]
  409b04:	mov	w4, w22
  409b08:	mov	x3, x21
  409b0c:	mov	x2, x19
  409b10:	mov	w1, w28
  409b14:	mov	w0, w20
  409b18:	ldp	x19, x20, [sp, #16]
  409b1c:	ldp	x21, x22, [sp, #32]
  409b20:	ldp	x27, x28, [sp, #80]
  409b24:	ldp	x29, x30, [sp], #112
  409b28:	b	409718 <ferror@plt+0x73c8>
  409b2c:	bl	408ca8 <ferror@plt+0x6958>
  409b30:	cmp	w0, #0x0
  409b34:	add	w5, w0, #0x7
  409b38:	csel	w5, w5, w0, lt  // lt = tstop
  409b3c:	cmp	w0, #0x7
  409b40:	asr	w28, w5, #3
  409b44:	b.le	409b04 <ferror@plt+0x77b4>
  409b48:	b	409a38 <ferror@plt+0x76e8>
  409b4c:	mov	x0, #0x118                 	// #280
  409b50:	bl	401f20 <malloc@plt>
  409b54:	mov	x26, x0
  409b58:	cbz	x0, 409afc <ferror@plt+0x77ac>
  409b5c:	str	xzr, [x26, #8]
  409b60:	mov	x2, x23
  409b64:	strh	w24, [x26, #18]
  409b68:	mov	x1, x27
  409b6c:	strh	w25, [x26, #22]
  409b70:	add	x0, x0, #0x18
  409b74:	bl	401d70 <memcpy@plt>
  409b78:	adrp	x0, 427000 <ferror@plt+0x24cb0>
  409b7c:	add	x23, x0, #0x3f8
  409b80:	ldp	x0, x2, [sp, #96]
  409b84:	add	x1, x23, #0x100
  409b88:	str	x0, [x26]
  409b8c:	ldr	w0, [x23, #2312]
  409b90:	add	w0, w0, #0x1
  409b94:	str	w0, [x23, #2312]
  409b98:	str	x26, [x1, x2, lsl #3]
  409b9c:	cmp	w0, #0x1
  409ba0:	b.eq	409c0c <ferror@plt+0x78bc>  // b.none
  409ba4:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  409ba8:	ldr	x0, [x0, #4016]
  409bac:	ldr	x0, [x0]
  409bb0:	bl	4021a0 <fflush@plt>
  409bb4:	mov	w2, w25
  409bb8:	mov	w1, w24
  409bbc:	mov	x0, x27
  409bc0:	bl	4020f0 <gethostbyaddr@plt>
  409bc4:	cbz	x0, 409ad8 <ferror@plt+0x7788>
  409bc8:	ldr	x0, [x0]
  409bcc:	bl	401ff0 <strdup@plt>
  409bd0:	str	x0, [x26, #8]
  409bd4:	b	409adc <ferror@plt+0x778c>
  409bd8:	ldr	w0, [x19]
  409bdc:	cbnz	w0, 409a48 <ferror@plt+0x76f8>
  409be0:	ldr	w0, [x19, #4]
  409be4:	cbnz	w0, 409a48 <ferror@plt+0x76f8>
  409be8:	ldr	w0, [x19, #8]
  409bec:	cmn	w0, #0x10, lsl #12
  409bf0:	b.ne	409a48 <ferror@plt+0x76f8>  // b.any
  409bf4:	add	x27, x19, #0xc
  409bf8:	mov	x23, #0x4                   	// #4
  409bfc:	mov	x0, x27
  409c00:	mov	w24, w23
  409c04:	mov	w25, #0x2                   	// #2
  409c08:	b	409a60 <ferror@plt+0x7710>
  409c0c:	bl	401e20 <sethostent@plt>
  409c10:	b	409ba4 <ferror@plt+0x7854>
  409c14:	nop
  409c18:	adrp	x3, 427000 <ferror@plt+0x24cb0>
  409c1c:	add	x3, x3, #0x3f8
  409c20:	add	x3, x3, #0x910
  409c24:	mov	w4, #0x100                 	// #256
  409c28:	b	4099f8 <ferror@plt+0x76a8>
  409c2c:	nop
  409c30:	stp	x29, x30, [sp, #-80]!
  409c34:	cmp	w1, #0x0
  409c38:	ccmp	w3, #0x2, #0x4, gt
  409c3c:	mov	x29, sp
  409c40:	stp	x23, x24, [sp, #48]
  409c44:	mov	x24, x2
  409c48:	b.le	409cb8 <ferror@plt+0x7968>
  409c4c:	mov	w23, w1
  409c50:	stp	x19, x20, [sp, #16]
  409c54:	mov	x20, x2
  409c58:	stp	x21, x22, [sp, #32]
  409c5c:	sub	x22, x0, #0x1
  409c60:	add	w21, w3, w2
  409c64:	str	x25, [sp, #64]
  409c68:	adrp	x25, 411000 <ferror@plt+0xecb0>
  409c6c:	add	x25, x25, #0x710
  409c70:	mov	x19, #0x1                   	// #1
  409c74:	nop
  409c78:	ldrb	w2, [x22, x19]
  409c7c:	mov	x0, x20
  409c80:	mov	x1, x25
  409c84:	add	x20, x20, #0x2
  409c88:	bl	401e50 <sprintf@plt>
  409c8c:	cmp	w23, w19
  409c90:	sub	w3, w21, w20
  409c94:	cset	w0, le
  409c98:	cmp	w3, #0x2
  409c9c:	cset	w3, le
  409ca0:	add	x19, x19, #0x1
  409ca4:	orr	w0, w0, w3
  409ca8:	cbz	w0, 409c78 <ferror@plt+0x7928>
  409cac:	ldp	x19, x20, [sp, #16]
  409cb0:	ldp	x21, x22, [sp, #32]
  409cb4:	ldr	x25, [sp, #64]
  409cb8:	mov	x0, x24
  409cbc:	ldp	x23, x24, [sp, #48]
  409cc0:	ldp	x29, x30, [sp], #80
  409cc4:	ret
  409cc8:	stp	x29, x30, [sp, #-112]!
  409ccc:	mov	x29, sp
  409cd0:	stp	x21, x22, [sp, #32]
  409cd4:	mov	x22, x1
  409cd8:	stp	x23, x24, [sp, #48]
  409cdc:	mov	w23, w2
  409ce0:	stp	x25, x26, [sp, #64]
  409ce4:	mov	x25, x3
  409ce8:	mov	x26, x0
  409cec:	bl	401db0 <strlen@plt>
  409cf0:	tbnz	w0, #0, 409ddc <ferror@plt+0x7a8c>
  409cf4:	str	x27, [sp, #80]
  409cf8:	cbz	w23, 409e0c <ferror@plt+0x7abc>
  409cfc:	mov	x3, x0
  409d00:	add	x21, sp, #0x60
  409d04:	add	x24, sp, #0x68
  409d08:	stp	x19, x20, [sp, #16]
  409d0c:	and	x20, x0, #0x1
  409d10:	b	409d38 <ferror@plt+0x79e8>
  409d14:	ldr	x1, [sp, #104]
  409d18:	ldrb	w1, [x1]
  409d1c:	cbnz	w1, 409d94 <ferror@plt+0x7a44>
  409d20:	strb	w4, [x22, x20]
  409d24:	add	x20, x20, #0x1
  409d28:	cmp	w23, w20
  409d2c:	b.ls	409db4 <ferror@plt+0x7a64>  // b.plast
  409d30:	bl	401db0 <strlen@plt>
  409d34:	mov	x3, x0
  409d38:	mov	x1, x26
  409d3c:	mov	x0, x21
  409d40:	cmp	x3, #0x1
  409d44:	mov	w27, w20
  409d48:	mov	x2, #0x2                   	// #2
  409d4c:	b.ls	409db4 <ferror@plt+0x7a64>  // b.plast
  409d50:	bl	402270 <strncpy@plt>
  409d54:	strb	wzr, [sp, #98]
  409d58:	bl	4022c0 <__errno_location@plt>
  409d5c:	mov	x19, x0
  409d60:	mov	x1, x24
  409d64:	mov	x0, x21
  409d68:	mov	w2, #0x10                  	// #16
  409d6c:	add	x26, x26, #0x2
  409d70:	str	wzr, [x19]
  409d74:	add	w27, w27, #0x1
  409d78:	bl	401da0 <strtoul@plt>
  409d7c:	mov	x4, x0
  409d80:	ldr	w1, [x19]
  409d84:	cmp	w4, #0xff
  409d88:	mov	x0, x26
  409d8c:	ccmp	w1, #0x0, #0x0, ls  // ls = plast
  409d90:	b.eq	409d14 <ferror@plt+0x79c4>  // b.none
  409d94:	mov	x0, #0x0                   	// #0
  409d98:	ldp	x19, x20, [sp, #16]
  409d9c:	ldp	x21, x22, [sp, #32]
  409da0:	ldp	x23, x24, [sp, #48]
  409da4:	ldp	x25, x26, [sp, #64]
  409da8:	ldr	x27, [sp, #80]
  409dac:	ldp	x29, x30, [sp], #112
  409db0:	ret
  409db4:	ldp	x19, x20, [sp, #16]
  409db8:	mov	x0, x22
  409dbc:	cbz	x25, 409df4 <ferror@plt+0x7aa4>
  409dc0:	str	w27, [x25]
  409dc4:	ldp	x21, x22, [sp, #32]
  409dc8:	ldp	x23, x24, [sp, #48]
  409dcc:	ldp	x25, x26, [sp, #64]
  409dd0:	ldr	x27, [sp, #80]
  409dd4:	ldp	x29, x30, [sp], #112
  409dd8:	ret
  409ddc:	mov	x0, #0x0                   	// #0
  409de0:	ldp	x21, x22, [sp, #32]
  409de4:	ldp	x23, x24, [sp, #48]
  409de8:	ldp	x25, x26, [sp, #64]
  409dec:	ldp	x29, x30, [sp], #112
  409df0:	ret
  409df4:	ldp	x21, x22, [sp, #32]
  409df8:	ldp	x23, x24, [sp, #48]
  409dfc:	ldp	x25, x26, [sp, #64]
  409e00:	ldr	x27, [sp, #80]
  409e04:	ldp	x29, x30, [sp], #112
  409e08:	ret
  409e0c:	mov	w27, #0x0                   	// #0
  409e10:	b	409db8 <ferror@plt+0x7a68>
  409e14:	nop
  409e18:	cmp	w2, #0x0
  409e1c:	b.le	409ea8 <ferror@plt+0x7b58>
  409e20:	stp	x29, x30, [sp, #-48]!
  409e24:	sub	w2, w2, #0x1
  409e28:	mov	x29, sp
  409e2c:	str	x21, [sp, #32]
  409e30:	add	x21, x1, #0x1
  409e34:	add	x21, x21, x2
  409e38:	stp	x19, x20, [sp, #16]
  409e3c:	mov	x19, x1
  409e40:	add	x20, x0, #0x1
  409e44:	b	409e74 <ferror@plt+0x7b24>
  409e48:	ubfiz	w0, w0, #4, #4
  409e4c:	strb	w0, [x19]
  409e50:	add	x20, x20, #0x2
  409e54:	ldurb	w0, [x20, #-2]
  409e58:	bl	4084f0 <ferror@plt+0x61a0>
  409e5c:	tbnz	w0, #31, 409e80 <ferror@plt+0x7b30>
  409e60:	ldrb	w1, [x19]
  409e64:	orr	w0, w0, w1
  409e68:	strb	w0, [x19], #1
  409e6c:	cmp	x19, x21
  409e70:	b.eq	409e94 <ferror@plt+0x7b44>  // b.none
  409e74:	ldurb	w0, [x20, #-1]
  409e78:	bl	4084f0 <ferror@plt+0x61a0>
  409e7c:	tbz	w0, #31, 409e48 <ferror@plt+0x7af8>
  409e80:	mov	w0, #0xffffffff            	// #-1
  409e84:	ldp	x19, x20, [sp, #16]
  409e88:	ldr	x21, [sp, #32]
  409e8c:	ldp	x29, x30, [sp], #48
  409e90:	ret
  409e94:	mov	w0, #0x0                   	// #0
  409e98:	ldp	x19, x20, [sp, #16]
  409e9c:	ldr	x21, [sp, #32]
  409ea0:	ldp	x29, x30, [sp], #48
  409ea4:	ret
  409ea8:	mov	w0, #0x0                   	// #0
  409eac:	ret
  409eb0:	stp	x29, x30, [sp, #-96]!
  409eb4:	rev16	w3, w0
  409eb8:	and	w3, w3, #0xffff
  409ebc:	mov	x29, sp
  409ec0:	stp	x19, x20, [sp, #16]
  409ec4:	add	x20, sp, #0x58
  409ec8:	mov	x19, #0x0                   	// #0
  409ecc:	stp	x21, x22, [sp, #32]
  409ed0:	mov	x21, x1
  409ed4:	mov	x22, x2
  409ed8:	stp	x23, x24, [sp, #48]
  409edc:	adrp	x24, 411000 <ferror@plt+0xecb0>
  409ee0:	add	x23, x20, #0x6
  409ee4:	add	x24, x24, #0x720
  409ee8:	str	x25, [sp, #64]
  409eec:	adrp	x25, 411000 <ferror@plt+0xecb0>
  409ef0:	add	x25, x25, #0x718
  409ef4:	str	x0, [sp, #88]
  409ef8:	mov	x4, x25
  409efc:	mov	x2, x24
  409f00:	sub	x1, x22, x19
  409f04:	add	x0, x21, x19
  409f08:	bl	401ec0 <snprintf@plt>
  409f0c:	tbnz	w0, #31, 409f4c <ferror@plt+0x7bfc>
  409f10:	ldrh	w3, [x20, #2]!
  409f14:	add	x19, x19, w0, sxtw
  409f18:	rev16	w3, w3
  409f1c:	cmp	x23, x20
  409f20:	and	w3, w3, #0xffff
  409f24:	b.ne	409ef8 <ferror@plt+0x7ba8>  // b.any
  409f28:	sub	x1, x22, x19
  409f2c:	add	x0, x21, x19
  409f30:	mov	x2, x24
  409f34:	adrp	x4, 411000 <ferror@plt+0xecb0>
  409f38:	add	x4, x4, #0x4d0
  409f3c:	bl	401ec0 <snprintf@plt>
  409f40:	cmp	w0, #0x0
  409f44:	add	x19, x19, w0, sxtw
  409f48:	csel	w0, w0, w19, lt  // lt = tstop
  409f4c:	ldp	x19, x20, [sp, #16]
  409f50:	ldp	x21, x22, [sp, #32]
  409f54:	ldp	x23, x24, [sp, #48]
  409f58:	ldr	x25, [sp, #64]
  409f5c:	ldp	x29, x30, [sp], #96
  409f60:	ret
  409f64:	nop
  409f68:	cbz	x1, 40a014 <ferror@plt+0x7cc4>
  409f6c:	stp	x29, x30, [sp, #-64]!
  409f70:	mov	x29, sp
  409f74:	stp	x19, x20, [sp, #16]
  409f78:	mov	x20, x0
  409f7c:	stp	x21, x22, [sp, #32]
  409f80:	mov	x21, x1
  409f84:	mov	x22, x2
  409f88:	add	x21, x20, x21
  409f8c:	stp	x23, x24, [sp, #48]
  409f90:	adrp	x24, 411000 <ferror@plt+0xecb0>
  409f94:	bl	4020b0 <__ctype_b_loc@plt>
  409f98:	add	x24, x24, #0x728
  409f9c:	mov	x23, x0
  409fa0:	b	409fbc <ferror@plt+0x7c6c>
  409fa4:	mov	w1, w19
  409fa8:	mov	x0, x24
  409fac:	add	x20, x20, #0x1
  409fb0:	bl	4022a0 <printf@plt>
  409fb4:	cmp	x21, x20
  409fb8:	b.eq	40a000 <ferror@plt+0x7cb0>  // b.none
  409fbc:	ldrb	w19, [x20]
  409fc0:	mov	x0, x22
  409fc4:	ldr	x4, [x23]
  409fc8:	cmp	w19, #0x5c
  409fcc:	ubfiz	x3, x19, #1, #8
  409fd0:	mov	w1, w19
  409fd4:	ldrh	w3, [x4, x3]
  409fd8:	and	w3, w3, #0x4000
  409fdc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  409fe0:	b.eq	409fa4 <ferror@plt+0x7c54>  // b.none
  409fe4:	bl	402160 <strchr@plt>
  409fe8:	cbnz	x0, 409fa4 <ferror@plt+0x7c54>
  409fec:	mov	w0, w19
  409ff0:	add	x20, x20, #0x1
  409ff4:	bl	4022e0 <putchar@plt>
  409ff8:	cmp	x21, x20
  409ffc:	b.ne	409fbc <ferror@plt+0x7c6c>  // b.any
  40a000:	ldp	x19, x20, [sp, #16]
  40a004:	ldp	x21, x22, [sp, #32]
  40a008:	ldp	x23, x24, [sp, #48]
  40a00c:	ldp	x29, x30, [sp], #64
  40a010:	ret
  40a014:	ret
  40a018:	stp	x29, x30, [sp, #-96]!
  40a01c:	mov	x1, #0x0                   	// #0
  40a020:	mov	x29, sp
  40a024:	stp	x19, x20, [sp, #16]
  40a028:	add	x19, sp, #0x28
  40a02c:	mov	x20, x0
  40a030:	mov	x0, x19
  40a034:	bl	401f90 <gettimeofday@plt>
  40a038:	mov	x0, x19
  40a03c:	bl	401ef0 <localtime@plt>
  40a040:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40a044:	ldr	x1, [x1, #4032]
  40a048:	ldr	w1, [x1]
  40a04c:	cbz	w1, 40a094 <ferror@plt+0x7d44>
  40a050:	add	x19, sp, #0x38
  40a054:	mov	x3, x0
  40a058:	mov	x1, #0x28                  	// #40
  40a05c:	mov	x0, x19
  40a060:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40a064:	add	x2, x2, #0x730
  40a068:	bl	401e90 <strftime@plt>
  40a06c:	ldr	x3, [sp, #48]
  40a070:	mov	x2, x19
  40a074:	mov	x0, x20
  40a078:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40a07c:	add	x1, x1, #0x748
  40a080:	bl	402320 <fprintf@plt>
  40a084:	mov	w0, #0x0                   	// #0
  40a088:	ldp	x19, x20, [sp, #16]
  40a08c:	ldp	x29, x30, [sp], #96
  40a090:	ret
  40a094:	bl	402210 <asctime@plt>
  40a098:	mov	x19, x0
  40a09c:	bl	401db0 <strlen@plt>
  40a0a0:	mov	x2, x19
  40a0a4:	add	x19, x19, x0
  40a0a8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40a0ac:	mov	x0, x20
  40a0b0:	add	x1, x1, #0x758
  40a0b4:	sturb	wzr, [x19, #-1]
  40a0b8:	ldr	x3, [sp, #48]
  40a0bc:	bl	402320 <fprintf@plt>
  40a0c0:	mov	w0, #0x0                   	// #0
  40a0c4:	ldp	x19, x20, [sp, #16]
  40a0c8:	ldp	x29, x30, [sp], #96
  40a0cc:	ret
  40a0d0:	stp	x29, x30, [sp, #-112]!
  40a0d4:	mov	x29, sp
  40a0d8:	stp	x19, x20, [sp, #16]
  40a0dc:	mov	x20, x0
  40a0e0:	mov	x19, x1
  40a0e4:	ldr	x0, [x2, #40]
  40a0e8:	stp	x21, x22, [sp, #32]
  40a0ec:	mov	w21, #0x0                   	// #0
  40a0f0:	cbz	x0, 40a130 <ferror@plt+0x7de0>
  40a0f4:	ldr	w21, [x0, #4]
  40a0f8:	cbz	w21, 40a160 <ferror@plt+0x7e10>
  40a0fc:	ldr	x0, [x2, #296]
  40a100:	cbz	x0, 40a1d8 <ferror@plt+0x7e88>
  40a104:	bl	40c030 <ferror@plt+0x9ce0>
  40a108:	tst	w0, #0xff
  40a10c:	b.eq	40a17c <ferror@plt+0x7e2c>  // b.none
  40a110:	mov	w4, w21
  40a114:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40a118:	mov	x3, #0x0                   	// #0
  40a11c:	add	x2, x2, #0x778
  40a120:	mov	w1, #0x6                   	// #6
  40a124:	mov	w0, #0x2                   	// #2
  40a128:	mov	w21, #0x0                   	// #0
  40a12c:	bl	40c168 <ferror@plt+0x9e18>
  40a130:	mov	x4, x19
  40a134:	mov	x3, x20
  40a138:	mov	w1, #0x0                   	// #0
  40a13c:	mov	w0, #0x4                   	// #4
  40a140:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40a144:	add	x2, x2, #0x260
  40a148:	bl	40c530 <ferror@plt+0xa1e0>
  40a14c:	mov	w0, w21
  40a150:	ldp	x19, x20, [sp, #16]
  40a154:	ldp	x21, x22, [sp, #32]
  40a158:	ldp	x29, x30, [sp], #112
  40a15c:	ret
  40a160:	bl	40c030 <ferror@plt+0x9ce0>
  40a164:	tst	w0, #0xff
  40a168:	b.ne	40a1b4 <ferror@plt+0x7e64>  // b.any
  40a16c:	adrp	x22, 411000 <ferror@plt+0xecb0>
  40a170:	mov	w21, #0x0                   	// #0
  40a174:	add	x22, x22, #0x770
  40a178:	b	40a190 <ferror@plt+0x7e40>
  40a17c:	mov	w0, w21
  40a180:	bl	40b448 <ferror@plt+0x90f8>
  40a184:	mov	x22, x0
  40a188:	mov	w21, #0x0                   	// #0
  40a18c:	cbz	x22, 40a130 <ferror@plt+0x7de0>
  40a190:	add	x0, sp, #0x30
  40a194:	mov	x3, x19
  40a198:	mov	x4, x22
  40a19c:	mov	x19, x0
  40a1a0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40a1a4:	mov	x1, #0x40                  	// #64
  40a1a8:	add	x2, x2, #0x788
  40a1ac:	bl	401ec0 <snprintf@plt>
  40a1b0:	b	40a130 <ferror@plt+0x7de0>
  40a1b4:	adrp	x2, 40f000 <ferror@plt+0xccb0>
  40a1b8:	mov	x4, #0x0                   	// #0
  40a1bc:	add	x2, x2, #0xbc8
  40a1c0:	mov	x3, #0x0                   	// #0
  40a1c4:	mov	w1, #0x6                   	// #6
  40a1c8:	mov	w0, #0x2                   	// #2
  40a1cc:	mov	w21, #0x0                   	// #0
  40a1d0:	bl	40c7f0 <ferror@plt+0xa4a0>
  40a1d4:	b	40a130 <ferror@plt+0x7de0>
  40a1d8:	mov	w0, w21
  40a1dc:	bl	40b488 <ferror@plt+0x9138>
  40a1e0:	mov	x22, x0
  40a1e4:	bl	40c030 <ferror@plt+0x9ce0>
  40a1e8:	tst	w0, #0xff
  40a1ec:	b.ne	40a204 <ferror@plt+0x7eb4>  // b.any
  40a1f0:	mov	w0, w21
  40a1f4:	bl	40b5c8 <ferror@plt+0x9278>
  40a1f8:	mvn	w21, w0
  40a1fc:	and	w21, w21, #0x1
  40a200:	b	40a18c <ferror@plt+0x7e3c>
  40a204:	mov	x4, x22
  40a208:	adrp	x2, 40f000 <ferror@plt+0xccb0>
  40a20c:	add	x2, x2, #0xbc8
  40a210:	mov	x3, #0x0                   	// #0
  40a214:	mov	w1, #0x6                   	// #6
  40a218:	mov	w0, #0x2                   	// #2
  40a21c:	bl	40c530 <ferror@plt+0xa1e0>
  40a220:	mov	w0, w21
  40a224:	bl	40b5c8 <ferror@plt+0x9278>
  40a228:	mvn	w21, w0
  40a22c:	and	w21, w21, #0x1
  40a230:	b	40a130 <ferror@plt+0x7de0>
  40a234:	nop
  40a238:	stp	x29, x30, [sp, #-128]!
  40a23c:	mov	x3, x2
  40a240:	mov	x29, sp
  40a244:	stp	x19, x20, [sp, #16]
  40a248:	mov	x20, x0
  40a24c:	stp	x21, x22, [sp, #32]
  40a250:	stp	x23, x24, [sp, #48]
  40a254:	mov	x23, x2
  40a258:	mov	w2, #0xa                   	// #10
  40a25c:	str	x1, [sp, #104]
  40a260:	bl	4022f0 <__getdelim@plt>
  40a264:	mov	x21, x0
  40a268:	tbnz	x0, #63, 40a380 <ferror@plt+0x8030>
  40a26c:	adrp	x22, 426000 <ferror@plt+0x23cb0>
  40a270:	stp	x25, x26, [sp, #64]
  40a274:	mov	w1, #0x23                  	// #35
  40a278:	ldr	x3, [x22, #4000]
  40a27c:	stp	x27, x28, [sp, #80]
  40a280:	ldr	x19, [x20]
  40a284:	ldr	w2, [x3]
  40a288:	mov	x0, x19
  40a28c:	add	w2, w2, #0x1
  40a290:	str	w2, [x3]
  40a294:	bl	402160 <strchr@plt>
  40a298:	cbz	x0, 40a2a4 <ferror@plt+0x7f54>
  40a29c:	strb	wzr, [x0]
  40a2a0:	ldr	x19, [x20]
  40a2a4:	add	x0, sp, #0x70
  40a2a8:	adrp	x25, 411000 <ferror@plt+0xecb0>
  40a2ac:	add	x27, sp, #0x78
  40a2b0:	ldr	x22, [x22, #4000]
  40a2b4:	add	x25, x25, #0x7c0
  40a2b8:	str	x0, [sp, #96]
  40a2bc:	b	40a354 <ferror@plt+0x8004>
  40a2c0:	stp	xzr, xzr, [sp, #112]
  40a2c4:	bl	4022f0 <__getdelim@plt>
  40a2c8:	mov	w1, #0x23                  	// #35
  40a2cc:	mov	x19, x0
  40a2d0:	tbnz	x0, #63, 40a398 <ferror@plt+0x8048>
  40a2d4:	ldr	w0, [x22]
  40a2d8:	add	w0, w0, #0x1
  40a2dc:	str	w0, [x22]
  40a2e0:	strb	wzr, [x28]
  40a2e4:	ldr	x26, [sp, #112]
  40a2e8:	mov	x0, x26
  40a2ec:	bl	402160 <strchr@plt>
  40a2f0:	cbz	x0, 40a2fc <ferror@plt+0x7fac>
  40a2f4:	strb	wzr, [x0]
  40a2f8:	ldr	x26, [sp, #112]
  40a2fc:	sub	x19, x19, #0x2
  40a300:	ldr	x24, [x20]
  40a304:	add	x21, x21, x19
  40a308:	mov	x0, x24
  40a30c:	bl	401db0 <strlen@plt>
  40a310:	mov	x28, x0
  40a314:	mov	x0, x26
  40a318:	bl	401db0 <strlen@plt>
  40a31c:	mov	x1, x0
  40a320:	ldr	x2, [sp, #104]
  40a324:	add	x1, x28, x1
  40a328:	add	x1, x1, #0x1
  40a32c:	mov	x0, x24
  40a330:	str	x1, [x2]
  40a334:	bl	401fd0 <realloc@plt>
  40a338:	str	x0, [x20]
  40a33c:	cbz	x0, 40a3dc <ferror@plt+0x808c>
  40a340:	ldr	x1, [sp, #112]
  40a344:	bl	401f60 <strcat@plt>
  40a348:	ldr	x0, [sp, #112]
  40a34c:	bl	402110 <free@plt>
  40a350:	ldr	x19, [x20]
  40a354:	mov	x1, x25
  40a358:	mov	x0, x19
  40a35c:	bl	402250 <strstr@plt>
  40a360:	mov	x3, x23
  40a364:	mov	x28, x0
  40a368:	mov	x1, x27
  40a36c:	mov	w2, #0xa                   	// #10
  40a370:	ldr	x0, [sp, #96]
  40a374:	cbnz	x28, 40a2c0 <ferror@plt+0x7f70>
  40a378:	ldp	x25, x26, [sp, #64]
  40a37c:	ldp	x27, x28, [sp, #80]
  40a380:	mov	x0, x21
  40a384:	ldp	x19, x20, [sp, #16]
  40a388:	ldp	x21, x22, [sp, #32]
  40a38c:	ldp	x23, x24, [sp, #48]
  40a390:	ldp	x29, x30, [sp], #128
  40a394:	ret
  40a398:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40a39c:	mov	x21, x0
  40a3a0:	mov	x2, #0x1a                  	// #26
  40a3a4:	mov	x1, #0x1                   	// #1
  40a3a8:	ldr	x3, [x3, #3992]
  40a3ac:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40a3b0:	add	x0, x0, #0x790
  40a3b4:	ldr	x3, [x3]
  40a3b8:	bl	402180 <fwrite@plt>
  40a3bc:	mov	x0, x21
  40a3c0:	ldp	x19, x20, [sp, #16]
  40a3c4:	ldp	x21, x22, [sp, #32]
  40a3c8:	ldp	x23, x24, [sp, #48]
  40a3cc:	ldp	x25, x26, [sp, #64]
  40a3d0:	ldp	x27, x28, [sp, #80]
  40a3d4:	ldp	x29, x30, [sp], #128
  40a3d8:	ret
  40a3dc:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40a3e0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40a3e4:	mov	x2, #0xe                   	// #14
  40a3e8:	add	x0, x0, #0x7b0
  40a3ec:	ldr	x3, [x3, #3992]
  40a3f0:	mov	x1, #0x1                   	// #1
  40a3f4:	mov	x21, #0xffffffffffffffff    	// #-1
  40a3f8:	ldr	x3, [x3]
  40a3fc:	bl	402180 <fwrite@plt>
  40a400:	ldr	x0, [sp, #104]
  40a404:	ldp	x25, x26, [sp, #64]
  40a408:	ldp	x27, x28, [sp, #80]
  40a40c:	str	xzr, [x0]
  40a410:	b	40a380 <ferror@plt+0x8030>
  40a414:	nop
  40a418:	stp	x29, x30, [sp, #-80]!
  40a41c:	mov	x29, sp
  40a420:	stp	x19, x20, [sp, #16]
  40a424:	mov	x19, x0
  40a428:	stp	x23, x24, [sp, #48]
  40a42c:	mov	x23, x1
  40a430:	stp	x25, x26, [sp, #64]
  40a434:	ldrb	w0, [x0]
  40a438:	cbz	w0, 40a4fc <ferror@plt+0x81ac>
  40a43c:	stp	x21, x22, [sp, #32]
  40a440:	adrp	x22, 411000 <ferror@plt+0xecb0>
  40a444:	add	x22, x22, #0x888
  40a448:	sub	w24, w2, #0x1
  40a44c:	add	x22, x22, #0x70
  40a450:	mov	x20, #0x0                   	// #0
  40a454:	mov	w25, #0x22                  	// #34
  40a458:	b	40a480 <ferror@plt+0x8130>
  40a45c:	add	x0, x21, #0x1
  40a460:	str	x0, [x23, x20, lsl #3]
  40a464:	bl	402160 <strchr@plt>
  40a468:	cbz	x0, 40a52c <ferror@plt+0x81dc>
  40a46c:	mov	x19, x0
  40a470:	add	x20, x20, #0x1
  40a474:	strb	wzr, [x19], #1
  40a478:	ldrb	w0, [x0, #1]
  40a47c:	cbz	w0, 40a4d8 <ferror@plt+0x8188>
  40a480:	mov	x1, x22
  40a484:	mov	x0, x19
  40a488:	bl	402150 <strspn@plt>
  40a48c:	ldrb	w1, [x19, x0]
  40a490:	add	x21, x19, x0
  40a494:	mov	w26, w20
  40a498:	cbz	w1, 40a4d8 <ferror@plt+0x8188>
  40a49c:	cmp	w24, w20
  40a4a0:	b.le	40a504 <ferror@plt+0x81b4>
  40a4a4:	cmp	w1, #0x27
  40a4a8:	add	w26, w20, #0x1
  40a4ac:	ccmp	w1, w25, #0x4, ne  // ne = any
  40a4b0:	b.eq	40a45c <ferror@plt+0x810c>  // b.none
  40a4b4:	str	x21, [x23, x20, lsl #3]
  40a4b8:	mov	x1, x22
  40a4bc:	mov	x0, x21
  40a4c0:	bl	402280 <strcspn@plt>
  40a4c4:	mov	x1, x0
  40a4c8:	add	x0, x21, x0
  40a4cc:	ldrb	w1, [x21, x1]
  40a4d0:	cbnz	w1, 40a46c <ferror@plt+0x811c>
  40a4d4:	nop
  40a4d8:	ldp	x21, x22, [sp, #32]
  40a4dc:	add	x23, x23, w26, sxtw #3
  40a4e0:	mov	w0, w26
  40a4e4:	ldp	x19, x20, [sp, #16]
  40a4e8:	ldp	x25, x26, [sp, #64]
  40a4ec:	str	xzr, [x23]
  40a4f0:	ldp	x23, x24, [sp, #48]
  40a4f4:	ldp	x29, x30, [sp], #80
  40a4f8:	ret
  40a4fc:	mov	w26, #0x0                   	// #0
  40a500:	b	40a4e0 <ferror@plt+0x8190>
  40a504:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40a508:	mov	x2, #0x1e                  	// #30
  40a50c:	mov	x1, #0x1                   	// #1
  40a510:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40a514:	ldr	x3, [x3, #3992]
  40a518:	add	x0, x0, #0x7c8
  40a51c:	ldr	x3, [x3]
  40a520:	bl	402180 <fwrite@plt>
  40a524:	mov	w0, #0x1                   	// #1
  40a528:	bl	401dc0 <exit@plt>
  40a52c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40a530:	mov	x2, #0x1b                  	// #27
  40a534:	mov	x1, #0x1                   	// #1
  40a538:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40a53c:	ldr	x3, [x3, #3992]
  40a540:	add	x0, x0, #0x7e8
  40a544:	ldr	x3, [x3]
  40a548:	bl	402180 <fwrite@plt>
  40a54c:	mov	w0, #0x1                   	// #1
  40a550:	bl	401dc0 <exit@plt>
  40a554:	nop
  40a558:	stp	x29, x30, [sp, #-64]!
  40a55c:	mov	x29, sp
  40a560:	ldr	w2, [x1, #16]
  40a564:	stp	x19, x20, [sp, #16]
  40a568:	mov	x20, x0
  40a56c:	add	x0, sp, #0x38
  40a570:	str	x21, [sp, #32]
  40a574:	ldr	w21, [x1, #20]
  40a578:	str	x2, [sp, #56]
  40a57c:	bl	401ef0 <localtime@plt>
  40a580:	bl	402210 <asctime@plt>
  40a584:	mov	x19, x0
  40a588:	bl	401db0 <strlen@plt>
  40a58c:	add	x4, x19, x0
  40a590:	mov	x3, x21
  40a594:	mov	x2, x19
  40a598:	mov	x0, x20
  40a59c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40a5a0:	sturb	wzr, [x4, #-1]
  40a5a4:	add	x1, x1, #0x808
  40a5a8:	bl	402320 <fprintf@plt>
  40a5ac:	ldp	x19, x20, [sp, #16]
  40a5b0:	ldr	x21, [sp, #32]
  40a5b4:	ldp	x29, x30, [sp], #64
  40a5b8:	ret
  40a5bc:	nop
  40a5c0:	stp	x29, x30, [sp, #-32]!
  40a5c4:	mov	w2, w0
  40a5c8:	mov	x0, x1
  40a5cc:	mov	x29, sp
  40a5d0:	str	x19, [sp, #16]
  40a5d4:	mov	x19, x1
  40a5d8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40a5dc:	add	x1, x1, #0x820
  40a5e0:	bl	401e50 <sprintf@plt>
  40a5e4:	mov	x0, x19
  40a5e8:	ldr	x19, [sp, #16]
  40a5ec:	ldp	x29, x30, [sp], #32
  40a5f0:	ret
  40a5f4:	nop
  40a5f8:	stp	x29, x30, [sp, #-64]!
  40a5fc:	mov	x29, sp
  40a600:	stp	x19, x20, [sp, #16]
  40a604:	mov	x20, x1
  40a608:	stp	x21, x22, [sp, #32]
  40a60c:	mov	x21, x0
  40a610:	mov	x0, x1
  40a614:	bl	401db0 <strlen@plt>
  40a618:	cmp	x0, #0x17
  40a61c:	b.ne	40a6ac <ferror@plt+0x835c>  // b.any
  40a620:	add	x19, x20, #0x2
  40a624:	add	x1, x20, #0x17
  40a628:	mov	x2, x19
  40a62c:	nop
  40a630:	ldrb	w0, [x2]
  40a634:	add	x2, x2, #0x3
  40a638:	cmp	w0, #0x3a
  40a63c:	b.ne	40a6ac <ferror@plt+0x835c>  // b.any
  40a640:	cmp	x2, x1
  40a644:	b.ne	40a630 <ferror@plt+0x82e0>  // b.any
  40a648:	add	x22, sp, #0x38
  40a64c:	mov	w20, #0x38                  	// #56
  40a650:	str	xzr, [x21]
  40a654:	nop
  40a658:	mov	w2, #0x10                  	// #16
  40a65c:	mov	x1, x22
  40a660:	sub	x0, x19, #0x2
  40a664:	bl	401da0 <strtoul@plt>
  40a668:	ldr	x2, [sp, #56]
  40a66c:	cmp	x0, #0xff
  40a670:	lsl	x0, x0, x20
  40a674:	sub	w20, w20, #0x8
  40a678:	ccmp	x2, x19, #0x0, ls  // ls = plast
  40a67c:	b.ne	40a6ac <ferror@plt+0x835c>  // b.any
  40a680:	ldr	x2, [x21]
  40a684:	add	x19, x19, #0x3
  40a688:	cmn	w20, #0x8
  40a68c:	orr	x0, x2, x0
  40a690:	str	x0, [x21]
  40a694:	b.ne	40a658 <ferror@plt+0x8308>  // b.any
  40a698:	mov	w0, #0x0                   	// #0
  40a69c:	ldp	x19, x20, [sp, #16]
  40a6a0:	ldp	x21, x22, [sp, #32]
  40a6a4:	ldp	x29, x30, [sp], #64
  40a6a8:	ret
  40a6ac:	mov	w0, #0xffffffff            	// #-1
  40a6b0:	ldp	x19, x20, [sp, #16]
  40a6b4:	ldp	x21, x22, [sp, #32]
  40a6b8:	ldp	x29, x30, [sp], #64
  40a6bc:	ret
  40a6c0:	cmp	w0, #0x5
  40a6c4:	mov	w0, w1
  40a6c8:	b.ne	40a6e0 <ferror@plt+0x8390>  // b.any
  40a6cc:	cmp	w1, #0x80
  40a6d0:	b.eq	40a6e4 <ferror@plt+0x8394>  // b.none
  40a6d4:	cmp	w1, #0x81
  40a6d8:	mov	w1, #0xa                   	// #10
  40a6dc:	csel	w0, w0, w1, ne  // ne = any
  40a6e0:	ret
  40a6e4:	mov	w0, #0x2                   	// #2
  40a6e8:	ret
  40a6ec:	nop
  40a6f0:	sub	sp, sp, #0x990
  40a6f4:	stp	x29, x30, [sp]
  40a6f8:	mov	x29, sp
  40a6fc:	stp	x21, x22, [sp, #32]
  40a700:	ldr	x22, [x1, #184]
  40a704:	stp	x19, x20, [sp, #16]
  40a708:	mov	x19, x0
  40a70c:	str	x23, [sp, #48]
  40a710:	mov	x20, x0
  40a714:	mov	w23, #0xc0                  	// #192
  40a718:	cbz	x22, 40a79c <ferror@plt+0x844c>
  40a71c:	ldrh	w0, [x22]
  40a720:	sxtw	x21, w23
  40a724:	sub	w0, w0, #0x4
  40a728:	cmp	w23, w0
  40a72c:	b.gt	40a780 <ferror@plt+0x8430>
  40a730:	mov	x2, x21
  40a734:	add	x1, x22, #0x4
  40a738:	mov	x0, x20
  40a73c:	bl	401d70 <memcpy@plt>
  40a740:	cmp	x20, x19
  40a744:	b.eq	40a764 <ferror@plt+0x8414>  // b.none
  40a748:	mov	x1, #0x0                   	// #0
  40a74c:	nop
  40a750:	ldr	w2, [x20, x1, lsl #2]
  40a754:	str	x2, [x19, x1, lsl #3]
  40a758:	add	x1, x1, #0x1
  40a75c:	cmp	x1, #0x18
  40a760:	b.ne	40a750 <ferror@plt+0x8400>  // b.any
  40a764:	mov	w0, w23
  40a768:	ldp	x29, x30, [sp]
  40a76c:	ldp	x19, x20, [sp, #16]
  40a770:	ldp	x21, x22, [sp, #32]
  40a774:	ldr	x23, [sp, #48]
  40a778:	add	sp, sp, #0x990
  40a77c:	ret
  40a780:	sub	w2, w23, w0
  40a784:	sxtw	x21, w0
  40a788:	add	x0, x20, x21
  40a78c:	mov	w1, #0x0                   	// #0
  40a790:	sxtw	x2, w2
  40a794:	bl	401f80 <memset@plt>
  40a798:	b	40a730 <ferror@plt+0x83e0>
  40a79c:	ldr	x22, [x1, #56]
  40a7a0:	add	x20, sp, #0x48
  40a7a4:	mov	w23, #0x60                  	// #96
  40a7a8:	cbnz	x22, 40a71c <ferror@plt+0x83cc>
  40a7ac:	ldr	x2, [x1, #96]
  40a7b0:	cbz	x2, 40a848 <ferror@plt+0x84f8>
  40a7b4:	ldrh	w3, [x2], #4
  40a7b8:	add	x0, sp, #0x48
  40a7bc:	mov	w1, #0x128                 	// #296
  40a7c0:	sub	w3, w3, #0x4
  40a7c4:	bl	40f8e8 <ferror@plt+0xd598>
  40a7c8:	ldr	x0, [sp, #96]
  40a7cc:	cbz	x0, 40a840 <ferror@plt+0x84f0>
  40a7d0:	stp	xzr, xzr, [x19]
  40a7d4:	stp	xzr, xzr, [x19, #16]
  40a7d8:	stp	xzr, xzr, [x19, #32]
  40a7dc:	stp	xzr, xzr, [x19, #48]
  40a7e0:	stp	xzr, xzr, [x19, #64]
  40a7e4:	stp	xzr, xzr, [x19, #80]
  40a7e8:	stp	xzr, xzr, [x19, #96]
  40a7ec:	stp	xzr, xzr, [x19, #112]
  40a7f0:	stp	xzr, xzr, [x19, #128]
  40a7f4:	stp	xzr, xzr, [x19, #144]
  40a7f8:	stp	xzr, xzr, [x19, #160]
  40a7fc:	stp	xzr, xzr, [x19, #176]
  40a800:	ldur	x1, [x0, #12]
  40a804:	str	x1, [x19]
  40a808:	ldur	x1, [x0, #20]
  40a80c:	str	x1, [x19, #16]
  40a810:	ldur	x1, [x0, #44]
  40a814:	str	x1, [x19, #8]
  40a818:	ldur	x1, [x0, #52]
  40a81c:	str	x1, [x19, #24]
  40a820:	ldur	x1, [x0, #108]
  40a824:	str	x1, [x19, #32]
  40a828:	ldur	x1, [x0, #116]
  40a82c:	str	x1, [x19, #40]
  40a830:	ldur	x1, [x0, #188]
  40a834:	str	x1, [x19, #64]
  40a838:	ldur	x0, [x0, #252]
  40a83c:	str	x0, [x19, #104]
  40a840:	mov	w23, #0xc0                  	// #192
  40a844:	b	40a764 <ferror@plt+0x8414>
  40a848:	mov	w23, #0xffffffff            	// #-1
  40a84c:	b	40a764 <ferror@plt+0x8414>
  40a850:	stp	x29, x30, [sp, #-48]!
  40a854:	mov	x29, sp
  40a858:	stp	x19, x20, [sp, #16]
  40a85c:	mov	x19, x2
  40a860:	stp	x21, x22, [sp, #32]
  40a864:	mov	x21, x1
  40a868:	mov	x22, x0
  40a86c:	mov	x0, x1
  40a870:	bl	401db0 <strlen@plt>
  40a874:	mov	x20, x0
  40a878:	cbnz	x19, 40a890 <ferror@plt+0x8540>
  40a87c:	mov	x0, x20
  40a880:	ldp	x19, x20, [sp, #16]
  40a884:	ldp	x21, x22, [sp, #32]
  40a888:	ldp	x29, x30, [sp], #48
  40a88c:	ret
  40a890:	sub	x19, x19, #0x1
  40a894:	mov	x1, x21
  40a898:	cmp	x19, x0
  40a89c:	mov	x0, x22
  40a8a0:	csel	x19, x19, x20, ls  // ls = plast
  40a8a4:	mov	x2, x19
  40a8a8:	bl	401d70 <memcpy@plt>
  40a8ac:	strb	wzr, [x22, x19]
  40a8b0:	mov	x0, x20
  40a8b4:	ldp	x19, x20, [sp, #16]
  40a8b8:	ldp	x21, x22, [sp, #32]
  40a8bc:	ldp	x29, x30, [sp], #48
  40a8c0:	ret
  40a8c4:	nop
  40a8c8:	stp	x29, x30, [sp, #-48]!
  40a8cc:	mov	x29, sp
  40a8d0:	stp	x19, x20, [sp, #16]
  40a8d4:	mov	x20, x2
  40a8d8:	stp	x21, x22, [sp, #32]
  40a8dc:	mov	x21, x1
  40a8e0:	mov	x22, x0
  40a8e4:	bl	401db0 <strlen@plt>
  40a8e8:	mov	x19, x0
  40a8ec:	cmp	x0, x20
  40a8f0:	b.cc	40a910 <ferror@plt+0x85c0>  // b.lo, b.ul, b.last
  40a8f4:	mov	x0, x21
  40a8f8:	bl	401db0 <strlen@plt>
  40a8fc:	add	x0, x0, x19
  40a900:	ldp	x19, x20, [sp, #16]
  40a904:	ldp	x21, x22, [sp, #32]
  40a908:	ldp	x29, x30, [sp], #48
  40a90c:	ret
  40a910:	sub	x2, x20, x0
  40a914:	mov	x1, x21
  40a918:	add	x0, x22, x0
  40a91c:	bl	40a850 <ferror@plt+0x8500>
  40a920:	add	x0, x0, x19
  40a924:	ldp	x19, x20, [sp, #16]
  40a928:	ldp	x21, x22, [sp, #32]
  40a92c:	ldp	x29, x30, [sp], #48
  40a930:	ret
  40a934:	nop
  40a938:	stp	x29, x30, [sp, #-48]!
  40a93c:	mov	x29, sp
  40a940:	bl	401e60 <getuid@plt>
  40a944:	cbnz	w0, 40a950 <ferror@plt+0x8600>
  40a948:	ldp	x29, x30, [sp], #48
  40a94c:	ret
  40a950:	bl	401e10 <geteuid@plt>
  40a954:	cbz	w0, 40a948 <ferror@plt+0x85f8>
  40a958:	str	x19, [sp, #16]
  40a95c:	bl	4020d0 <cap_get_proc@plt>
  40a960:	mov	x19, x0
  40a964:	cbz	x0, 40a9b0 <ferror@plt+0x8660>
  40a968:	add	x3, sp, #0x2c
  40a96c:	mov	w2, #0x2                   	// #2
  40a970:	mov	w1, #0xc                   	// #12
  40a974:	bl	401fb0 <cap_get_flag@plt>
  40a978:	cbnz	w0, 40a9b0 <ferror@plt+0x8660>
  40a97c:	ldr	w0, [sp, #44]
  40a980:	cbnz	w0, 40a99c <ferror@plt+0x864c>
  40a984:	mov	x0, x19
  40a988:	bl	4021d0 <cap_clear@plt>
  40a98c:	cbnz	w0, 40a9b0 <ferror@plt+0x8660>
  40a990:	mov	x0, x19
  40a994:	bl	401fe0 <cap_set_proc@plt>
  40a998:	cbnz	w0, 40a9b0 <ferror@plt+0x8660>
  40a99c:	mov	x0, x19
  40a9a0:	bl	402220 <cap_free@plt>
  40a9a4:	ldr	x19, [sp, #16]
  40a9a8:	ldp	x29, x30, [sp], #48
  40a9ac:	ret
  40a9b0:	mov	w0, #0x1                   	// #1
  40a9b4:	bl	401dc0 <exit@plt>
  40a9b8:	stp	x29, x30, [sp, #-64]!
  40a9bc:	mov	x29, sp
  40a9c0:	stp	x19, x20, [sp, #16]
  40a9c4:	mov	x19, x1
  40a9c8:	str	x21, [sp, #32]
  40a9cc:	mov	x21, x0
  40a9d0:	mov	x0, x1
  40a9d4:	add	x1, sp, #0x38
  40a9d8:	bl	401e00 <strtod@plt>
  40a9dc:	ldr	x20, [sp, #56]
  40a9e0:	cmp	x20, x19
  40a9e4:	b.eq	40aafc <ferror@plt+0x87ac>  // b.none
  40a9e8:	str	d8, [sp, #40]
  40a9ec:	fmov	d8, d0
  40a9f0:	ldrb	w0, [x20]
  40a9f4:	cbz	w0, 40aac8 <ferror@plt+0x8778>
  40a9f8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40a9fc:	mov	x0, x20
  40aa00:	add	x1, x1, #0x70
  40aa04:	bl	401fc0 <strcasecmp@plt>
  40aa08:	cbz	w0, 40aab8 <ferror@plt+0x8768>
  40aa0c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa10:	mov	x0, x20
  40aa14:	add	x1, x1, #0x430
  40aa18:	bl	401fc0 <strcasecmp@plt>
  40aa1c:	cbz	w0, 40aab8 <ferror@plt+0x8768>
  40aa20:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa24:	mov	x0, x20
  40aa28:	add	x1, x1, #0x438
  40aa2c:	bl	401fc0 <strcasecmp@plt>
  40aa30:	cbz	w0, 40aab8 <ferror@plt+0x8768>
  40aa34:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa38:	mov	x0, x20
  40aa3c:	add	x1, x1, #0x440
  40aa40:	bl	401fc0 <strcasecmp@plt>
  40aa44:	cbz	w0, 40aae8 <ferror@plt+0x8798>
  40aa48:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa4c:	mov	x0, x20
  40aa50:	add	x1, x1, #0x448
  40aa54:	bl	401fc0 <strcasecmp@plt>
  40aa58:	cbz	w0, 40aae8 <ferror@plt+0x8798>
  40aa5c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa60:	mov	x0, x20
  40aa64:	add	x1, x1, #0x450
  40aa68:	bl	401fc0 <strcasecmp@plt>
  40aa6c:	cbz	w0, 40aae8 <ferror@plt+0x8798>
  40aa70:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa74:	mov	x0, x20
  40aa78:	add	x1, x1, #0x828
  40aa7c:	bl	401fc0 <strcasecmp@plt>
  40aa80:	cbz	w0, 40aac8 <ferror@plt+0x8778>
  40aa84:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa88:	mov	x0, x20
  40aa8c:	add	x1, x1, #0x830
  40aa90:	bl	401fc0 <strcasecmp@plt>
  40aa94:	cbz	w0, 40aac8 <ferror@plt+0x8778>
  40aa98:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40aa9c:	mov	x0, x20
  40aaa0:	add	x1, x1, #0x838
  40aaa4:	bl	401fc0 <strcasecmp@plt>
  40aaa8:	cbz	w0, 40aac8 <ferror@plt+0x8778>
  40aaac:	mov	w0, #0xffffffff            	// #-1
  40aab0:	ldr	d8, [sp, #40]
  40aab4:	b	40aad8 <ferror@plt+0x8788>
  40aab8:	mov	x0, #0x848000000000        	// #145685290680320
  40aabc:	movk	x0, #0x412e, lsl #48
  40aac0:	fmov	d0, x0
  40aac4:	fmul	d8, d8, d0
  40aac8:	fcvtzu	w1, d8
  40aacc:	mov	w0, #0x0                   	// #0
  40aad0:	ldr	d8, [sp, #40]
  40aad4:	str	w1, [x21]
  40aad8:	ldp	x19, x20, [sp, #16]
  40aadc:	ldr	x21, [sp, #32]
  40aae0:	ldp	x29, x30, [sp], #64
  40aae4:	ret
  40aae8:	mov	x0, #0x400000000000        	// #70368744177664
  40aaec:	movk	x0, #0x408f, lsl #48
  40aaf0:	fmov	d0, x0
  40aaf4:	fmul	d8, d8, d0
  40aaf8:	b	40aac8 <ferror@plt+0x8778>
  40aafc:	mov	w0, #0xffffffff            	// #-1
  40ab00:	b	40aad8 <ferror@plt+0x8788>
  40ab04:	nop
  40ab08:	stp	x29, x30, [sp, #-32]!
  40ab0c:	mov	w3, w0
  40ab10:	mov	w0, #0x423f                	// #16959
  40ab14:	mov	x29, sp
  40ab18:	str	x19, [sp, #16]
  40ab1c:	movk	w0, #0xf, lsl #16
  40ab20:	ucvtf	d0, w3
  40ab24:	cmp	w3, w0
  40ab28:	mov	x19, x1
  40ab2c:	b.hi	40ab90 <ferror@plt+0x8840>  // b.pmore
  40ab30:	cmp	w3, #0x3e7
  40ab34:	b.hi	40ab5c <ferror@plt+0x880c>  // b.pmore
  40ab38:	mov	x0, x19
  40ab3c:	mov	x1, #0x3f                  	// #63
  40ab40:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40ab44:	add	x2, x2, #0x850
  40ab48:	bl	401ec0 <snprintf@plt>
  40ab4c:	mov	x0, x19
  40ab50:	ldr	x19, [sp, #16]
  40ab54:	ldp	x29, x30, [sp], #32
  40ab58:	ret
  40ab5c:	mov	x0, #0x400000000000        	// #70368744177664
  40ab60:	mov	x1, #0x3f                  	// #63
  40ab64:	movk	x0, #0x408f, lsl #48
  40ab68:	fmov	d1, x0
  40ab6c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40ab70:	mov	x0, x19
  40ab74:	fdiv	d0, d0, d1
  40ab78:	add	x2, x2, #0x848
  40ab7c:	bl	401ec0 <snprintf@plt>
  40ab80:	mov	x0, x19
  40ab84:	ldr	x19, [sp, #16]
  40ab88:	ldp	x29, x30, [sp], #32
  40ab8c:	ret
  40ab90:	mov	x0, #0x848000000000        	// #145685290680320
  40ab94:	mov	x1, #0x3f                  	// #63
  40ab98:	movk	x0, #0x412e, lsl #48
  40ab9c:	fmov	d1, x0
  40aba0:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40aba4:	mov	x0, x19
  40aba8:	fdiv	d0, d0, d1
  40abac:	add	x2, x2, #0x840
  40abb0:	bl	401ec0 <snprintf@plt>
  40abb4:	mov	x0, x19
  40abb8:	ldr	x19, [sp, #16]
  40abbc:	ldp	x29, x30, [sp], #32
  40abc0:	ret
  40abc4:	nop
  40abc8:	stp	x29, x30, [sp, #-64]!
  40abcc:	mov	x29, sp
  40abd0:	stp	x19, x20, [sp, #16]
  40abd4:	mov	x19, x1
  40abd8:	str	x21, [sp, #32]
  40abdc:	mov	x21, x0
  40abe0:	mov	x0, x1
  40abe4:	add	x1, sp, #0x38
  40abe8:	bl	401e00 <strtod@plt>
  40abec:	ldr	x20, [sp, #56]
  40abf0:	cmp	x20, x19
  40abf4:	b.eq	40ad5c <ferror@plt+0x8a0c>  // b.none
  40abf8:	str	d8, [sp, #40]
  40abfc:	fmov	d8, d0
  40ac00:	ldrb	w0, [x20]
  40ac04:	cbz	w0, 40ad14 <ferror@plt+0x89c4>
  40ac08:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac0c:	mov	x0, x20
  40ac10:	add	x1, x1, #0x70
  40ac14:	bl	401fc0 <strcasecmp@plt>
  40ac18:	cbz	w0, 40ad04 <ferror@plt+0x89b4>
  40ac1c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac20:	mov	x0, x20
  40ac24:	add	x1, x1, #0x430
  40ac28:	bl	401fc0 <strcasecmp@plt>
  40ac2c:	cbz	w0, 40ad04 <ferror@plt+0x89b4>
  40ac30:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac34:	mov	x0, x20
  40ac38:	add	x1, x1, #0x438
  40ac3c:	bl	401fc0 <strcasecmp@plt>
  40ac40:	cbz	w0, 40ad04 <ferror@plt+0x89b4>
  40ac44:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac48:	mov	x0, x20
  40ac4c:	add	x1, x1, #0x440
  40ac50:	bl	401fc0 <strcasecmp@plt>
  40ac54:	cbz	w0, 40ad34 <ferror@plt+0x89e4>
  40ac58:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac5c:	mov	x0, x20
  40ac60:	add	x1, x1, #0x448
  40ac64:	bl	401fc0 <strcasecmp@plt>
  40ac68:	cbz	w0, 40ad34 <ferror@plt+0x89e4>
  40ac6c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac70:	mov	x0, x20
  40ac74:	add	x1, x1, #0x450
  40ac78:	bl	401fc0 <strcasecmp@plt>
  40ac7c:	cbz	w0, 40ad34 <ferror@plt+0x89e4>
  40ac80:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac84:	mov	x0, x20
  40ac88:	add	x1, x1, #0x828
  40ac8c:	bl	401fc0 <strcasecmp@plt>
  40ac90:	cbz	w0, 40ad48 <ferror@plt+0x89f8>
  40ac94:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ac98:	mov	x0, x20
  40ac9c:	add	x1, x1, #0x830
  40aca0:	bl	401fc0 <strcasecmp@plt>
  40aca4:	cbz	w0, 40ad48 <ferror@plt+0x89f8>
  40aca8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40acac:	mov	x0, x20
  40acb0:	add	x1, x1, #0x838
  40acb4:	bl	401fc0 <strcasecmp@plt>
  40acb8:	cbz	w0, 40ad48 <ferror@plt+0x89f8>
  40acbc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40acc0:	mov	x0, x20
  40acc4:	add	x1, x1, #0xa30
  40acc8:	bl	401fc0 <strcasecmp@plt>
  40accc:	cbz	w0, 40ad14 <ferror@plt+0x89c4>
  40acd0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40acd4:	mov	x0, x20
  40acd8:	add	x1, x1, #0x858
  40acdc:	bl	401fc0 <strcasecmp@plt>
  40ace0:	cbz	w0, 40ad14 <ferror@plt+0x89c4>
  40ace4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ace8:	mov	x0, x20
  40acec:	add	x1, x1, #0x860
  40acf0:	bl	401fc0 <strcasecmp@plt>
  40acf4:	cbz	w0, 40ad14 <ferror@plt+0x89c4>
  40acf8:	mov	w0, #0xffffffff            	// #-1
  40acfc:	ldr	d8, [sp, #40]
  40ad00:	b	40ad24 <ferror@plt+0x89d4>
  40ad04:	mov	x0, #0xcd6500000000        	// #225833675390976
  40ad08:	movk	x0, #0x41cd, lsl #48
  40ad0c:	fmov	d0, x0
  40ad10:	fmul	d8, d8, d0
  40ad14:	fcvtzs	d8, d8
  40ad18:	mov	w0, #0x0                   	// #0
  40ad1c:	str	d8, [x21]
  40ad20:	ldr	d8, [sp, #40]
  40ad24:	ldp	x19, x20, [sp, #16]
  40ad28:	ldr	x21, [sp, #32]
  40ad2c:	ldp	x29, x30, [sp], #64
  40ad30:	ret
  40ad34:	mov	x0, #0x848000000000        	// #145685290680320
  40ad38:	movk	x0, #0x412e, lsl #48
  40ad3c:	fmov	d0, x0
  40ad40:	fmul	d8, d8, d0
  40ad44:	b	40ad14 <ferror@plt+0x89c4>
  40ad48:	mov	x0, #0x400000000000        	// #70368744177664
  40ad4c:	movk	x0, #0x408f, lsl #48
  40ad50:	fmov	d0, x0
  40ad54:	fmul	d8, d8, d0
  40ad58:	b	40ad14 <ferror@plt+0x89c4>
  40ad5c:	mov	w0, #0xffffffff            	// #-1
  40ad60:	b	40ad24 <ferror@plt+0x89d4>
  40ad64:	nop
  40ad68:	stp	x29, x30, [sp, #-32]!
  40ad6c:	mov	x3, x0
  40ad70:	mov	x0, #0xc9ff                	// #51711
  40ad74:	mov	x29, sp
  40ad78:	str	x19, [sp, #16]
  40ad7c:	movk	x0, #0x3b9a, lsl #16
  40ad80:	scvtf	d0, x3
  40ad84:	cmp	x3, x0
  40ad88:	mov	x19, x1
  40ad8c:	b.gt	40ae10 <ferror@plt+0x8ac0>
  40ad90:	mov	x0, #0x423f                	// #16959
  40ad94:	movk	x0, #0xf, lsl #16
  40ad98:	cmp	x3, x0
  40ad9c:	b.gt	40addc <ferror@plt+0x8a8c>
  40ada0:	cmp	x3, #0x3e7
  40ada4:	b.le	40ae44 <ferror@plt+0x8af4>
  40ada8:	mov	x0, #0x400000000000        	// #70368744177664
  40adac:	mov	x1, #0x3f                  	// #63
  40adb0:	movk	x0, #0x408f, lsl #48
  40adb4:	fmov	d1, x0
  40adb8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40adbc:	mov	x0, x19
  40adc0:	fdiv	d0, d0, d1
  40adc4:	add	x2, x2, #0x878
  40adc8:	bl	401ec0 <snprintf@plt>
  40adcc:	mov	x0, x19
  40add0:	ldr	x19, [sp, #16]
  40add4:	ldp	x29, x30, [sp], #32
  40add8:	ret
  40addc:	mov	x0, #0x848000000000        	// #145685290680320
  40ade0:	mov	x1, #0x3f                  	// #63
  40ade4:	movk	x0, #0x412e, lsl #48
  40ade8:	fmov	d1, x0
  40adec:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40adf0:	mov	x0, x19
  40adf4:	fdiv	d0, d0, d1
  40adf8:	add	x2, x2, #0x870
  40adfc:	bl	401ec0 <snprintf@plt>
  40ae00:	mov	x0, x19
  40ae04:	ldr	x19, [sp, #16]
  40ae08:	ldp	x29, x30, [sp], #32
  40ae0c:	ret
  40ae10:	mov	x0, #0xcd6500000000        	// #225833675390976
  40ae14:	mov	x1, #0x3f                  	// #63
  40ae18:	movk	x0, #0x41cd, lsl #48
  40ae1c:	fmov	d1, x0
  40ae20:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40ae24:	mov	x0, x19
  40ae28:	fdiv	d0, d0, d1
  40ae2c:	add	x2, x2, #0x868
  40ae30:	bl	401ec0 <snprintf@plt>
  40ae34:	mov	x0, x19
  40ae38:	ldr	x19, [sp, #16]
  40ae3c:	ldp	x29, x30, [sp], #32
  40ae40:	ret
  40ae44:	mov	x0, x19
  40ae48:	mov	x1, #0x3f                  	// #63
  40ae4c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40ae50:	add	x2, x2, #0x880
  40ae54:	bl	401ec0 <snprintf@plt>
  40ae58:	mov	x0, x19
  40ae5c:	ldr	x19, [sp, #16]
  40ae60:	ldp	x29, x30, [sp], #32
  40ae64:	ret
  40ae68:	ldr	x1, [x0, #48]
  40ae6c:	ldr	x2, [x1], #-48
  40ae70:	cmp	x0, x1
  40ae74:	b.eq	40aed4 <ferror@plt+0x8b84>  // b.none
  40ae78:	stp	x29, x30, [sp, #-32]!
  40ae7c:	mov	x29, sp
  40ae80:	stp	x19, x20, [sp, #16]
  40ae84:	mov	x20, x0
  40ae88:	sub	x19, x2, #0x30
  40ae8c:	nop
  40ae90:	ldp	x3, x4, [x1, #16]
  40ae94:	mov	x0, x1
  40ae98:	str	x3, [x4]
  40ae9c:	cbz	x3, 40aea4 <ferror@plt+0x8b54>
  40aea0:	str	x4, [x3, #8]
  40aea4:	ldr	x1, [x1, #56]
  40aea8:	str	x1, [x2, #8]
  40aeac:	str	x2, [x1]
  40aeb0:	bl	402110 <free@plt>
  40aeb4:	ldr	x2, [x19, #48]
  40aeb8:	mov	x1, x19
  40aebc:	cmp	x20, x19
  40aec0:	sub	x19, x2, #0x30
  40aec4:	b.ne	40ae90 <ferror@plt+0x8b40>  // b.any
  40aec8:	ldp	x19, x20, [sp, #16]
  40aecc:	ldp	x29, x30, [sp], #32
  40aed0:	ret
  40aed4:	ret
  40aed8:	ldrb	w1, [x0]
  40aedc:	mov	x2, x0
  40aee0:	mov	w0, #0x1505                	// #5381
  40aee4:	cbz	w1, 40aef8 <ferror@plt+0x8ba8>
  40aee8:	add	w3, w1, w0, lsl #5
  40aeec:	ldrb	w1, [x2, #1]!
  40aef0:	add	w0, w0, w3
  40aef4:	cbnz	w1, 40aee8 <ferror@plt+0x8b98>
  40aef8:	ret
  40aefc:	nop
  40af00:	stp	x29, x30, [sp, #-64]!
  40af04:	mov	x29, sp
  40af08:	stp	x19, x20, [sp, #16]
  40af0c:	mov	x20, x2
  40af10:	stp	x21, x22, [sp, #32]
  40af14:	mov	x21, x1
  40af18:	mov	x22, x0
  40af1c:	mov	x0, x1
  40af20:	stp	x23, x24, [sp, #48]
  40af24:	bl	401db0 <strlen@plt>
  40af28:	mov	x23, x0
  40af2c:	add	x0, x0, #0x41
  40af30:	bl	401f20 <malloc@plt>
  40af34:	mov	x19, x0
  40af38:	cbz	x0, 40afb8 <ferror@plt+0x8c68>
  40af3c:	ldr	w24, [x22, #4]
  40af40:	add	x2, x23, #0x1
  40af44:	mov	x1, x21
  40af48:	add	x0, x0, #0x40
  40af4c:	str	w24, [x19, #36]
  40af50:	bl	401d70 <memcpy@plt>
  40af54:	ldrh	w1, [x22, #2]
  40af58:	add	x0, x19, #0x30
  40af5c:	ldr	w2, [x22, #8]
  40af60:	str	w2, [x19, #32]
  40af64:	strh	w1, [x19, #40]
  40af68:	cbz	x20, 40afd0 <ferror@plt+0x8c80>
  40af6c:	ldr	x1, [x20, #56]
  40af70:	add	x2, x20, #0x30
  40af74:	stp	x2, x1, [x19, #48]
  40af78:	str	x0, [x20, #56]
  40af7c:	str	x0, [x1]
  40af80:	mov	x0, x21
  40af84:	bl	40aed8 <ferror@plt+0x8b88>
  40af88:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40af8c:	and	x0, x0, #0x3ff
  40af90:	add	x2, x1, #0xe30
  40af94:	add	x3, x19, #0x10
  40af98:	ldr	x2, [x2, x0, lsl #3]
  40af9c:	str	x2, [x19, #16]
  40afa0:	cbz	x2, 40afa8 <ferror@plt+0x8c58>
  40afa4:	str	x3, [x2, #8]
  40afa8:	add	x1, x1, #0xe30
  40afac:	add	x2, x1, x0, lsl #3
  40afb0:	str	x2, [x19, #24]
  40afb4:	str	x3, [x1, x0, lsl #3]
  40afb8:	mov	x0, x19
  40afbc:	ldp	x19, x20, [sp, #16]
  40afc0:	ldp	x21, x22, [sp, #32]
  40afc4:	ldp	x23, x24, [sp, #48]
  40afc8:	ldp	x29, x30, [sp], #64
  40afcc:	ret
  40afd0:	and	x24, x24, #0x3ff
  40afd4:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40afd8:	add	x2, x1, #0xe30
  40afdc:	ldr	x2, [x2, x24, lsl #3]
  40afe0:	str	x2, [x19]
  40afe4:	cbz	x2, 40afec <ferror@plt+0x8c9c>
  40afe8:	str	x19, [x2, #8]
  40afec:	add	x1, x1, #0xe30
  40aff0:	stp	x0, x0, [x19, #48]
  40aff4:	add	x2, x1, x24, lsl #3
  40aff8:	str	x2, [x19, #8]
  40affc:	str	x19, [x1, x24, lsl #3]
  40b000:	b	40af80 <ferror@plt+0x8c30>
  40b004:	nop
  40b008:	stp	x29, x30, [sp, #-48]!
  40b00c:	mov	x29, sp
  40b010:	stp	x19, x20, [sp, #16]
  40b014:	ldr	x19, [x2, #416]
  40b018:	cbz	x19, 40b08c <ferror@plt+0x8d3c>
  40b01c:	ldrh	w20, [x19], #4
  40b020:	stp	x21, x22, [sp, #32]
  40b024:	mov	x21, x0
  40b028:	sub	w20, w20, #0x4
  40b02c:	mov	x22, x1
  40b030:	cmp	w20, #0x3
  40b034:	b.gt	40b07c <ferror@plt+0x8d2c>
  40b038:	b	40b088 <ferror@plt+0x8d38>
  40b03c:	cmp	w3, w20
  40b040:	b.gt	40b088 <ferror@plt+0x8d38>
  40b044:	ldrh	w4, [x19, #2]
  40b048:	cmp	w4, #0x35
  40b04c:	b.ne	40b064 <ferror@plt+0x8d14>  // b.any
  40b050:	mov	x2, x21
  40b054:	add	x1, x19, #0x4
  40b058:	mov	x0, x22
  40b05c:	bl	40af00 <ferror@plt+0x8bb0>
  40b060:	ldrh	w3, [x19]
  40b064:	add	w3, w3, #0x3
  40b068:	and	w3, w3, #0xfffffffc
  40b06c:	sub	w20, w20, w3
  40b070:	cmp	w20, #0x3
  40b074:	add	x19, x19, w3, uxtw
  40b078:	b.le	40b088 <ferror@plt+0x8d38>
  40b07c:	ldrh	w3, [x19]
  40b080:	cmp	w3, #0x3
  40b084:	b.hi	40b03c <ferror@plt+0x8cec>  // b.pmore
  40b088:	ldp	x21, x22, [sp, #32]
  40b08c:	ldp	x19, x20, [sp, #16]
  40b090:	ldp	x29, x30, [sp], #48
  40b094:	ret
  40b098:	sub	sp, sp, #0x200
  40b09c:	stp	x29, x30, [sp]
  40b0a0:	mov	x29, sp
  40b0a4:	ldrh	w2, [x0, #4]
  40b0a8:	stp	x19, x20, [sp, #16]
  40b0ac:	mov	x19, x0
  40b0b0:	sub	w0, w2, #0x10
  40b0b4:	and	w0, w0, #0xffff
  40b0b8:	cmp	w0, #0x1
  40b0bc:	b.hi	40b254 <ferror@plt+0x8f04>  // b.pmore
  40b0c0:	ldr	w3, [x19]
  40b0c4:	cmp	w3, #0x1f
  40b0c8:	b.ls	40b318 <ferror@plt+0x8fc8>  // b.plast
  40b0cc:	ldr	w0, [x19, #20]
  40b0d0:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40b0d4:	add	x1, x1, #0xe30
  40b0d8:	stp	x23, x24, [sp, #48]
  40b0dc:	and	x4, x0, #0x3ff
  40b0e0:	add	x23, x19, #0x10
  40b0e4:	ldr	x20, [x1, x4, lsl #3]
  40b0e8:	cbnz	x20, 40b0f8 <ferror@plt+0x8da8>
  40b0ec:	b	40b248 <ferror@plt+0x8ef8>
  40b0f0:	ldr	x20, [x20]
  40b0f4:	cbz	x20, 40b248 <ferror@plt+0x8ef8>
  40b0f8:	ldr	w1, [x20, #36]
  40b0fc:	cmp	w0, w1
  40b100:	b.ne	40b0f0 <ferror@plt+0x8da0>  // b.any
  40b104:	cmp	w2, #0x11
  40b108:	b.eq	40b2b8 <ferror@plt+0x8f68>  // b.none
  40b10c:	add	x24, sp, #0x50
  40b110:	sub	w3, w3, #0x20
  40b114:	mov	x0, x24
  40b118:	add	x2, x19, #0x20
  40b11c:	mov	w4, #0xffff8000            	// #-32768
  40b120:	mov	w1, #0x35                  	// #53
  40b124:	stp	x21, x22, [sp, #32]
  40b128:	bl	40f7e8 <ferror@plt+0xd498>
  40b12c:	ldr	x0, [sp, #104]
  40b130:	cbz	x0, 40b198 <ferror@plt+0x8e48>
  40b134:	ldr	w1, [x19, #24]
  40b138:	add	x19, x0, #0x4
  40b13c:	str	w1, [x20, #32]
  40b140:	add	x0, x20, #0x40
  40b144:	mov	x1, x19
  40b148:	bl	4020a0 <strcmp@plt>
  40b14c:	cbz	w0, 40b198 <ferror@plt+0x8e48>
  40b150:	ldp	x0, x1, [x20, #16]
  40b154:	str	x0, [x1]
  40b158:	cbz	x0, 40b160 <ferror@plt+0x8e10>
  40b15c:	str	x1, [x0, #8]
  40b160:	mov	x0, x19
  40b164:	bl	40aed8 <ferror@plt+0x8b88>
  40b168:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40b16c:	and	x0, x0, #0x3ff
  40b170:	add	x2, x1, #0xe30
  40b174:	add	x3, x20, #0x10
  40b178:	ldr	x2, [x2, x0, lsl #3]
  40b17c:	str	x2, [x20, #16]
  40b180:	cbz	x2, 40b188 <ferror@plt+0x8e38>
  40b184:	str	x3, [x2, #8]
  40b188:	add	x1, x1, #0xe30
  40b18c:	add	x2, x1, x0, lsl #3
  40b190:	str	x3, [x1, x0, lsl #3]
  40b194:	str	x2, [x20, #24]
  40b198:	ldr	x21, [sp, #496]
  40b19c:	cbz	x21, 40b300 <ferror@plt+0x8fb0>
  40b1a0:	ldrh	w22, [x21], #4
  40b1a4:	str	x25, [sp, #64]
  40b1a8:	ldr	x25, [x20, #48]
  40b1ac:	sub	w22, w22, #0x4
  40b1b0:	cmp	w22, #0x3
  40b1b4:	sub	x25, x25, #0x30
  40b1b8:	b.gt	40b1fc <ferror@plt+0x8eac>
  40b1bc:	b	40b210 <ferror@plt+0x8ec0>
  40b1c0:	cmp	w19, w22
  40b1c4:	b.gt	40b210 <ferror@plt+0x8ec0>
  40b1c8:	ldrh	w2, [x21, #2]
  40b1cc:	cmp	w2, #0x35
  40b1d0:	b.ne	40b1e4 <ferror@plt+0x8e94>  // b.any
  40b1d4:	bl	4020a0 <strcmp@plt>
  40b1d8:	cbnz	w0, 40b210 <ferror@plt+0x8ec0>
  40b1dc:	ldr	x25, [x25, #48]
  40b1e0:	sub	x25, x25, #0x30
  40b1e4:	add	w19, w19, #0x3
  40b1e8:	and	w19, w19, #0xfffffffc
  40b1ec:	sub	w22, w22, w19
  40b1f0:	cmp	w22, #0x3
  40b1f4:	add	x21, x21, w19, uxtw
  40b1f8:	b.le	40b210 <ferror@plt+0x8ec0>
  40b1fc:	ldrh	w19, [x21]
  40b200:	add	x1, x25, #0x40
  40b204:	add	x0, x21, #0x4
  40b208:	cmp	w19, #0x3
  40b20c:	b.hi	40b1c0 <ferror@plt+0x8e70>  // b.pmore
  40b210:	mov	x0, x20
  40b214:	bl	40ae68 <ferror@plt+0x8b18>
  40b218:	mov	x2, x24
  40b21c:	mov	x1, x23
  40b220:	mov	x0, x20
  40b224:	bl	40b008 <ferror@plt+0x8cb8>
  40b228:	mov	w0, #0x0                   	// #0
  40b22c:	ldp	x29, x30, [sp]
  40b230:	ldp	x19, x20, [sp, #16]
  40b234:	ldp	x21, x22, [sp, #32]
  40b238:	ldp	x23, x24, [sp, #48]
  40b23c:	ldr	x25, [sp, #64]
  40b240:	add	sp, sp, #0x200
  40b244:	ret
  40b248:	cmp	w2, #0x11
  40b24c:	b.ne	40b268 <ferror@plt+0x8f18>  // b.any
  40b250:	ldp	x23, x24, [sp, #48]
  40b254:	mov	w0, #0x0                   	// #0
  40b258:	ldp	x29, x30, [sp]
  40b25c:	ldp	x19, x20, [sp, #16]
  40b260:	add	sp, sp, #0x200
  40b264:	ret
  40b268:	add	x20, sp, #0x50
  40b26c:	mov	w1, #0x35                  	// #53
  40b270:	sub	w3, w3, #0x20
  40b274:	add	x2, x19, #0x20
  40b278:	mov	x0, x20
  40b27c:	mov	w4, #0xffff8000            	// #-32768
  40b280:	bl	40f7e8 <ferror@plt+0xd498>
  40b284:	ldr	x1, [sp, #104]
  40b288:	cbz	x1, 40b250 <ferror@plt+0x8f00>
  40b28c:	add	x1, x1, #0x4
  40b290:	mov	x0, x23
  40b294:	mov	x2, #0x0                   	// #0
  40b298:	bl	40af00 <ferror@plt+0x8bb0>
  40b29c:	cbz	x0, 40b250 <ferror@plt+0x8f00>
  40b2a0:	mov	x1, x23
  40b2a4:	mov	x2, x20
  40b2a8:	bl	40b008 <ferror@plt+0x8cb8>
  40b2ac:	mov	w0, #0x0                   	// #0
  40b2b0:	ldp	x23, x24, [sp, #48]
  40b2b4:	b	40b258 <ferror@plt+0x8f08>
  40b2b8:	mov	x0, x20
  40b2bc:	bl	40ae68 <ferror@plt+0x8b18>
  40b2c0:	ldp	x0, x1, [x20, #16]
  40b2c4:	str	x0, [x1]
  40b2c8:	cbz	x0, 40b2d0 <ferror@plt+0x8f80>
  40b2cc:	str	x1, [x0, #8]
  40b2d0:	ldp	x0, x1, [x20]
  40b2d4:	str	x0, [x1]
  40b2d8:	cbz	x0, 40b2e0 <ferror@plt+0x8f90>
  40b2dc:	str	x1, [x0, #8]
  40b2e0:	mov	x0, x20
  40b2e4:	bl	402110 <free@plt>
  40b2e8:	mov	w0, #0x0                   	// #0
  40b2ec:	ldp	x29, x30, [sp]
  40b2f0:	ldp	x19, x20, [sp, #16]
  40b2f4:	ldp	x23, x24, [sp, #48]
  40b2f8:	add	sp, sp, #0x200
  40b2fc:	ret
  40b300:	mov	x0, x20
  40b304:	bl	40ae68 <ferror@plt+0x8b18>
  40b308:	mov	w0, #0x0                   	// #0
  40b30c:	ldp	x21, x22, [sp, #32]
  40b310:	ldp	x23, x24, [sp, #48]
  40b314:	b	40b258 <ferror@plt+0x8f08>
  40b318:	mov	w0, #0xffffffff            	// #-1
  40b31c:	b	40b258 <ferror@plt+0x8f08>
  40b320:	sub	sp, sp, #0x490
  40b324:	mov	x2, #0x420                 	// #1056
  40b328:	stp	x29, x30, [sp]
  40b32c:	mov	x29, sp
  40b330:	stp	x21, x22, [sp, #32]
  40b334:	add	x21, sp, #0x70
  40b338:	add	x22, sp, #0x38
  40b33c:	stp	x19, x20, [sp, #16]
  40b340:	mov	w20, w1
  40b344:	mov	x19, x0
  40b348:	mov	w1, #0x0                   	// #0
  40b34c:	mov	x0, x21
  40b350:	bl	401f80 <memset@plt>
  40b354:	stp	xzr, xzr, [sp, #56]
  40b358:	mov	x2, #0x20                  	// #32
  40b35c:	movk	x2, #0x12, lsl #32
  40b360:	mov	x0, x22
  40b364:	movk	x2, #0x1, lsl #48
  40b368:	mov	w1, #0x0                   	// #0
  40b36c:	stp	xzr, xzr, [sp, #72]
  40b370:	stp	xzr, xzr, [sp, #88]
  40b374:	stp	xzr, x2, [sp, #104]
  40b378:	str	w20, [sp, #132]
  40b37c:	bl	40dfd8 <ferror@plt+0xbc88>
  40b380:	tbnz	w0, #31, 40b42c <ferror@plt+0x90dc>
  40b384:	mov	x0, x21
  40b388:	mov	w3, #0x9                   	// #9
  40b38c:	mov	w2, #0x1d                  	// #29
  40b390:	mov	w1, #0x420                 	// #1056
  40b394:	bl	40f3a0 <ferror@plt+0xd050>
  40b398:	cbz	x19, 40b3d4 <ferror@plt+0x9084>
  40b39c:	mov	x0, x19
  40b3a0:	bl	409308 <ferror@plt+0x6fb8>
  40b3a4:	cmp	w0, #0x0
  40b3a8:	mov	w2, #0x35                  	// #53
  40b3ac:	mov	x0, x19
  40b3b0:	mov	w20, #0x3                   	// #3
  40b3b4:	csel	w20, w20, w2, eq  // eq = none
  40b3b8:	bl	401db0 <strlen@plt>
  40b3bc:	add	w4, w0, #0x1
  40b3c0:	mov	w2, w20
  40b3c4:	mov	x3, x19
  40b3c8:	mov	x0, x21
  40b3cc:	mov	w1, #0x420                 	// #1056
  40b3d0:	bl	40f2b0 <ferror@plt+0xcf60>
  40b3d4:	mov	x1, x21
  40b3d8:	add	x2, sp, #0x30
  40b3dc:	mov	x0, x22
  40b3e0:	mov	w19, #0x0                   	// #0
  40b3e4:	bl	40ed68 <ferror@plt+0xca18>
  40b3e8:	tbnz	w0, #31, 40b40c <ferror@plt+0x90bc>
  40b3ec:	ldr	x0, [sp, #48]
  40b3f0:	mov	x1, #0x0                   	// #0
  40b3f4:	bl	40b098 <ferror@plt+0x8d48>
  40b3f8:	mov	w19, w0
  40b3fc:	ldr	x0, [sp, #48]
  40b400:	cbnz	w19, 40b408 <ferror@plt+0x90b8>
  40b404:	ldr	w19, [x0, #20]
  40b408:	bl	402110 <free@plt>
  40b40c:	mov	x0, x22
  40b410:	bl	40dde0 <ferror@plt+0xba90>
  40b414:	mov	w0, w19
  40b418:	ldp	x29, x30, [sp]
  40b41c:	ldp	x19, x20, [sp, #16]
  40b420:	ldp	x21, x22, [sp, #32]
  40b424:	add	sp, sp, #0x490
  40b428:	ret
  40b42c:	mov	w19, #0x0                   	// #0
  40b430:	mov	w0, w19
  40b434:	ldp	x29, x30, [sp]
  40b438:	ldp	x19, x20, [sp, #16]
  40b43c:	ldp	x21, x22, [sp, #32]
  40b440:	add	sp, sp, #0x490
  40b444:	ret
  40b448:	stp	x29, x30, [sp, #-32]!
  40b44c:	mov	w3, w0
  40b450:	mov	x1, #0x10                  	// #16
  40b454:	mov	x29, sp
  40b458:	str	x19, [sp, #16]
  40b45c:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  40b460:	add	x19, x19, #0xe08
  40b464:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40b468:	mov	x0, x19
  40b46c:	add	x2, x2, #0x900
  40b470:	bl	401ec0 <snprintf@plt>
  40b474:	mov	x0, x19
  40b478:	ldr	x19, [sp, #16]
  40b47c:	ldp	x29, x30, [sp], #32
  40b480:	ret
  40b484:	nop
  40b488:	stp	x29, x30, [sp, #-48]!
  40b48c:	mov	x29, sp
  40b490:	stp	x19, x20, [sp, #16]
  40b494:	cbz	w0, 40b4e4 <ferror@plt+0x9194>
  40b498:	mov	w20, w0
  40b49c:	adrp	x19, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40b4a0:	add	x0, x19, #0xe30
  40b4a4:	str	x21, [sp, #32]
  40b4a8:	and	x21, x20, #0x3ff
  40b4ac:	ldr	x1, [x0, x21, lsl #3]
  40b4b0:	cbnz	x1, 40b4c0 <ferror@plt+0x9170>
  40b4b4:	b	40b4fc <ferror@plt+0x91ac>
  40b4b8:	ldr	x1, [x1]
  40b4bc:	cbz	x1, 40b4fc <ferror@plt+0x91ac>
  40b4c0:	ldr	w0, [x1, #36]
  40b4c4:	cmp	w20, w0
  40b4c8:	b.ne	40b4b8 <ferror@plt+0x9168>  // b.any
  40b4cc:	ldr	x21, [sp, #32]
  40b4d0:	add	x19, x1, #0x40
  40b4d4:	mov	x0, x19
  40b4d8:	ldp	x19, x20, [sp, #16]
  40b4dc:	ldp	x29, x30, [sp], #48
  40b4e0:	ret
  40b4e4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40b4e8:	add	x19, x1, #0x908
  40b4ec:	mov	x0, x19
  40b4f0:	ldp	x19, x20, [sp, #16]
  40b4f4:	ldp	x29, x30, [sp], #48
  40b4f8:	ret
  40b4fc:	mov	w1, w20
  40b500:	mov	x0, #0x0                   	// #0
  40b504:	bl	40b320 <ferror@plt+0x8fd0>
  40b508:	cmp	w0, w20
  40b50c:	b.ne	40b538 <ferror@plt+0x91e8>  // b.any
  40b510:	add	x19, x19, #0xe30
  40b514:	ldr	x1, [x19, x21, lsl #3]
  40b518:	cbnz	x1, 40b528 <ferror@plt+0x91d8>
  40b51c:	b	40b538 <ferror@plt+0x91e8>
  40b520:	ldr	x1, [x1]
  40b524:	cbz	x1, 40b538 <ferror@plt+0x91e8>
  40b528:	ldr	w0, [x1, #36]
  40b52c:	cmp	w20, w0
  40b530:	b.ne	40b520 <ferror@plt+0x91d0>  // b.any
  40b534:	b	40b4cc <ferror@plt+0x917c>
  40b538:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40b53c:	add	x1, x1, #0xe08
  40b540:	add	x1, x1, #0x10
  40b544:	mov	w0, w20
  40b548:	mov	x19, x1
  40b54c:	bl	401f70 <if_indextoname@plt>
  40b550:	cbz	x0, 40b568 <ferror@plt+0x9218>
  40b554:	mov	x0, x19
  40b558:	ldp	x19, x20, [sp, #16]
  40b55c:	ldr	x21, [sp, #32]
  40b560:	ldp	x29, x30, [sp], #48
  40b564:	ret
  40b568:	mov	w3, w20
  40b56c:	mov	x0, x19
  40b570:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40b574:	mov	x1, #0x10                  	// #16
  40b578:	add	x2, x2, #0x900
  40b57c:	bl	401ec0 <snprintf@plt>
  40b580:	ldr	x21, [sp, #32]
  40b584:	b	40b4d4 <ferror@plt+0x9184>
  40b588:	cbz	w0, 40b5c0 <ferror@plt+0x9270>
  40b58c:	and	x2, x0, #0x3ff
  40b590:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40b594:	add	x1, x1, #0xe30
  40b598:	ldr	x1, [x1, x2, lsl #3]
  40b59c:	cbnz	x1, 40b5ac <ferror@plt+0x925c>
  40b5a0:	b	40b5c0 <ferror@plt+0x9270>
  40b5a4:	ldr	x1, [x1]
  40b5a8:	cbz	x1, 40b5c0 <ferror@plt+0x9270>
  40b5ac:	ldr	w2, [x1, #36]
  40b5b0:	cmp	w0, w2
  40b5b4:	b.ne	40b5a4 <ferror@plt+0x9254>  // b.any
  40b5b8:	ldrh	w0, [x1, #40]
  40b5bc:	ret
  40b5c0:	mov	w0, #0xffffffff            	// #-1
  40b5c4:	ret
  40b5c8:	cbz	w0, 40b600 <ferror@plt+0x92b0>
  40b5cc:	and	x2, x0, #0x3ff
  40b5d0:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40b5d4:	add	x1, x1, #0xe30
  40b5d8:	ldr	x1, [x1, x2, lsl #3]
  40b5dc:	cbnz	x1, 40b5ec <ferror@plt+0x929c>
  40b5e0:	b	40b608 <ferror@plt+0x92b8>
  40b5e4:	ldr	x1, [x1]
  40b5e8:	cbz	x1, 40b608 <ferror@plt+0x92b8>
  40b5ec:	ldr	w2, [x1, #36]
  40b5f0:	cmp	w0, w2
  40b5f4:	b.ne	40b5e4 <ferror@plt+0x9294>  // b.any
  40b5f8:	ldr	w0, [x1, #32]
  40b5fc:	ret
  40b600:	mov	w0, #0x0                   	// #0
  40b604:	ret
  40b608:	mov	w0, #0xffffffff            	// #-1
  40b60c:	ret
  40b610:	cbz	x0, 40b6b8 <ferror@plt+0x9368>
  40b614:	stp	x29, x30, [sp, #-64]!
  40b618:	mov	x29, sp
  40b61c:	stp	x19, x20, [sp, #16]
  40b620:	mov	x20, x0
  40b624:	bl	40aed8 <ferror@plt+0x8b88>
  40b628:	adrp	x1, 427000 <ferror@plt+0x24cb0>
  40b62c:	and	x0, x0, #0x3ff
  40b630:	add	x1, x1, #0xe30
  40b634:	ldr	x19, [x1, x0, lsl #3]
  40b638:	cbz	x19, 40b678 <ferror@plt+0x9328>
  40b63c:	str	x21, [sp, #32]
  40b640:	b	40b64c <ferror@plt+0x92fc>
  40b644:	ldr	x19, [x19]
  40b648:	cbz	x19, 40b674 <ferror@plt+0x9324>
  40b64c:	mov	x1, x20
  40b650:	add	x0, x19, #0x30
  40b654:	sub	x21, x19, #0x10
  40b658:	bl	4020a0 <strcmp@plt>
  40b65c:	cbnz	w0, 40b644 <ferror@plt+0x92f4>
  40b660:	ldr	w0, [x21, #36]
  40b664:	ldr	x21, [sp, #32]
  40b668:	ldp	x19, x20, [sp, #16]
  40b66c:	ldp	x29, x30, [sp], #64
  40b670:	ret
  40b674:	ldr	x21, [sp, #32]
  40b678:	mov	x0, x20
  40b67c:	mov	w1, #0x0                   	// #0
  40b680:	bl	40b320 <ferror@plt+0x8fd0>
  40b684:	cbnz	w0, 40b668 <ferror@plt+0x9318>
  40b688:	mov	x0, x20
  40b68c:	bl	402230 <if_nametoindex@plt>
  40b690:	cbnz	w0, 40b668 <ferror@plt+0x9318>
  40b694:	mov	x0, x20
  40b698:	add	x2, sp, #0x3c
  40b69c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40b6a0:	add	x1, x1, #0x900
  40b6a4:	bl	402260 <__isoc99_sscanf@plt>
  40b6a8:	cmp	w0, #0x1
  40b6ac:	ldr	w1, [sp, #60]
  40b6b0:	csel	w0, w1, wzr, eq  // eq = none
  40b6b4:	b	40b668 <ferror@plt+0x9318>
  40b6b8:	mov	w0, #0x0                   	// #0
  40b6bc:	ret
  40b6c0:	mov	w3, w0
  40b6c4:	adrp	x1, 429000 <stdin@@GLIBC_2.17+0x1ca0>
  40b6c8:	and	x0, x3, #0x3ff
  40b6cc:	add	x1, x1, #0xe30
  40b6d0:	ldr	x1, [x1, x0, lsl #3]
  40b6d4:	nop
  40b6d8:	cbz	x1, 40b714 <ferror@plt+0x93c4>
  40b6dc:	ldr	w2, [x1, #36]
  40b6e0:	mov	x0, x1
  40b6e4:	ldr	x1, [x1]
  40b6e8:	cmp	w3, w2
  40b6ec:	b.ne	40b6d8 <ferror@plt+0x9388>  // b.any
  40b6f0:	ldr	x2, [x0, #8]
  40b6f4:	str	x1, [x2]
  40b6f8:	cbz	x1, 40b700 <ferror@plt+0x93b0>
  40b6fc:	str	x2, [x1, #8]
  40b700:	ldp	x1, x2, [x0, #16]
  40b704:	str	x1, [x2]
  40b708:	cbz	x1, 40b710 <ferror@plt+0x93c0>
  40b70c:	str	x2, [x1, #8]
  40b710:	b	402110 <free@plt>
  40b714:	ret
  40b718:	stp	x29, x30, [sp, #-32]!
  40b71c:	mov	x29, sp
  40b720:	stp	x19, x20, [sp, #16]
  40b724:	adrp	x19, 427000 <ferror@plt+0x24cb0>
  40b728:	add	x19, x19, #0xe08
  40b72c:	ldr	w1, [x19, #32]
  40b730:	cbz	w1, 40b740 <ferror@plt+0x93f0>
  40b734:	ldp	x19, x20, [sp, #16]
  40b738:	ldp	x29, x30, [sp], #32
  40b73c:	ret
  40b740:	mov	x20, x0
  40b744:	bl	40e500 <ferror@plt+0xc1b0>
  40b748:	tbnz	w0, #31, 40b77c <ferror@plt+0x942c>
  40b74c:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40b750:	mov	x0, x20
  40b754:	mov	w3, #0x0                   	// #0
  40b758:	mov	x2, #0x0                   	// #0
  40b75c:	ldr	x1, [x1, #4008]
  40b760:	bl	40e948 <ferror@plt+0xc5f8>
  40b764:	tbnz	w0, #31, 40b790 <ferror@plt+0x9440>
  40b768:	mov	w0, #0x1                   	// #1
  40b76c:	str	w0, [x19, #32]
  40b770:	ldp	x19, x20, [sp, #16]
  40b774:	ldp	x29, x30, [sp], #32
  40b778:	ret
  40b77c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40b780:	add	x0, x0, #0x1a8
  40b784:	bl	401de0 <perror@plt>
  40b788:	mov	w0, #0x1                   	// #1
  40b78c:	bl	401dc0 <exit@plt>
  40b790:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40b794:	mov	x2, #0x10                  	// #16
  40b798:	mov	x1, #0x1                   	// #1
  40b79c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40b7a0:	ldr	x3, [x3, #3992]
  40b7a4:	add	x0, x0, #0x1c8
  40b7a8:	ldr	x3, [x3]
  40b7ac:	bl	402180 <fwrite@plt>
  40b7b0:	mov	w0, #0x1                   	// #1
  40b7b4:	bl	401dc0 <exit@plt>
  40b7b8:	stp	x29, x30, [sp, #-80]!
  40b7bc:	cmp	w1, #0x4
  40b7c0:	mov	x29, sp
  40b7c4:	stp	x21, x22, [sp, #32]
  40b7c8:	mov	w21, w1
  40b7cc:	mov	x22, x0
  40b7d0:	stp	x23, x24, [sp, #48]
  40b7d4:	mov	w23, w4
  40b7d8:	stp	x25, x26, [sp, #64]
  40b7dc:	mov	x25, x3
  40b7e0:	b.eq	40b898 <ferror@plt+0x9548>  // b.none
  40b7e4:	cmp	w1, #0x10
  40b7e8:	b.ne	40b7fc <ferror@plt+0x94ac>  // b.any
  40b7ec:	cmp	w2, #0x301
  40b7f0:	mov	w0, #0x337                 	// #823
  40b7f4:	ccmp	w2, w0, #0x4, ne  // ne = any
  40b7f8:	b.eq	40b8d0 <ferror@plt+0x9580>  // b.none
  40b7fc:	ldrb	w3, [x22]
  40b800:	sxtw	x24, w23
  40b804:	mov	x1, x24
  40b808:	mov	x0, x25
  40b80c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40b810:	add	x2, x2, #0x710
  40b814:	bl	401ec0 <snprintf@plt>
  40b818:	cmp	w23, #0x2
  40b81c:	ccmp	w21, #0x1, #0x4, gt
  40b820:	b.le	40b880 <ferror@plt+0x9530>
  40b824:	adrp	x26, 411000 <ferror@plt+0xecb0>
  40b828:	sub	x22, x22, #0x1
  40b82c:	add	x24, x25, x24
  40b830:	add	x26, x26, #0x910
  40b834:	stp	x19, x20, [sp, #16]
  40b838:	add	x20, x25, #0x2
  40b83c:	mov	x19, #0x2                   	// #2
  40b840:	ldrb	w3, [x22, x19]
  40b844:	sub	x1, x24, x20
  40b848:	mov	x0, x20
  40b84c:	mov	x2, x26
  40b850:	add	x20, x20, #0x3
  40b854:	bl	401ec0 <snprintf@plt>
  40b858:	add	w0, w19, w19, lsl #1
  40b85c:	sub	w0, w0, #0x1
  40b860:	cmp	w0, w23
  40b864:	cset	w1, lt  // lt = tstop
  40b868:	cmp	w21, w19
  40b86c:	cset	w0, gt
  40b870:	add	x19, x19, #0x1
  40b874:	tst	w1, w0
  40b878:	b.ne	40b840 <ferror@plt+0x94f0>  // b.any
  40b87c:	ldp	x19, x20, [sp, #16]
  40b880:	mov	x0, x25
  40b884:	ldp	x21, x22, [sp, #32]
  40b888:	ldp	x23, x24, [sp, #48]
  40b88c:	ldp	x25, x26, [sp, #64]
  40b890:	ldp	x29, x30, [sp], #80
  40b894:	ret
  40b898:	and	w1, w2, #0xfffffff7
  40b89c:	mov	w0, #0x30a                 	// #778
  40b8a0:	cmp	w1, #0x300
  40b8a4:	ccmp	w2, w0, #0x4, ne  // ne = any
  40b8a8:	b.ne	40b7fc <ferror@plt+0x94ac>  // b.any
  40b8ac:	mov	w3, w4
  40b8b0:	mov	x2, x25
  40b8b4:	mov	x1, x22
  40b8b8:	mov	w0, #0x2                   	// #2
  40b8bc:	ldp	x21, x22, [sp, #32]
  40b8c0:	ldp	x23, x24, [sp, #48]
  40b8c4:	ldp	x25, x26, [sp, #64]
  40b8c8:	ldp	x29, x30, [sp], #80
  40b8cc:	b	402340 <inet_ntop@plt>
  40b8d0:	mov	w3, w4
  40b8d4:	mov	x2, x25
  40b8d8:	mov	x1, x22
  40b8dc:	mov	w0, #0xa                   	// #10
  40b8e0:	b	40b8bc <ferror@plt+0x956c>
  40b8e4:	nop
  40b8e8:	stp	x29, x30, [sp, #-352]!
  40b8ec:	mov	x29, sp
  40b8f0:	stp	x21, x22, [sp, #32]
  40b8f4:	mov	w22, w1
  40b8f8:	mov	x21, x2
  40b8fc:	mov	w1, #0x2e                  	// #46
  40b900:	stp	x23, x24, [sp, #48]
  40b904:	mov	x23, x0
  40b908:	mov	x0, x2
  40b90c:	bl	402160 <strchr@plt>
  40b910:	cbz	x0, 40b950 <ferror@plt+0x9600>
  40b914:	mov	x1, x21
  40b918:	add	x0, sp, #0x58
  40b91c:	mov	w2, #0x2                   	// #2
  40b920:	bl	408cd0 <ferror@plt+0x6980>
  40b924:	cbnz	w0, 40ba14 <ferror@plt+0x96c4>
  40b928:	cmp	w22, #0x3
  40b92c:	mov	w0, #0xffffffff            	// #-1
  40b930:	b.le	40b940 <ferror@plt+0x95f0>
  40b934:	ldr	w1, [sp, #96]
  40b938:	mov	w0, #0x4                   	// #4
  40b93c:	str	w1, [x23]
  40b940:	ldp	x21, x22, [sp, #32]
  40b944:	ldp	x23, x24, [sp, #48]
  40b948:	ldp	x29, x30, [sp], #352
  40b94c:	ret
  40b950:	cmp	w22, #0x0
  40b954:	mov	w0, #0x1                   	// #1
  40b958:	b.le	40b940 <ferror@plt+0x95f0>
  40b95c:	sub	w22, w22, #0x1
  40b960:	adrp	x24, 410000 <ferror@plt+0xdcb0>
  40b964:	sub	x23, x23, #0x1
  40b968:	add	x22, x22, #0x2
  40b96c:	add	x24, x24, #0xa10
  40b970:	stp	x19, x20, [sp, #16]
  40b974:	mov	x20, #0x1                   	// #1
  40b978:	str	x25, [sp, #64]
  40b97c:	add	x25, sp, #0x58
  40b980:	b	40b9ac <ferror@plt+0x965c>
  40b984:	ldr	w1, [sp, #88]
  40b988:	mov	w0, w20
  40b98c:	cmp	w1, #0xff
  40b990:	b.hi	40b9dc <ferror@plt+0x968c>  // b.pmore
  40b994:	strb	w1, [x23, x20]
  40b998:	add	x20, x20, #0x1
  40b99c:	mov	x21, x19
  40b9a0:	cmp	x20, x22
  40b9a4:	cbz	x19, 40ba44 <ferror@plt+0x96f4>
  40b9a8:	b.eq	40ba5c <ferror@plt+0x970c>  // b.none
  40b9ac:	mov	w1, #0x3a                  	// #58
  40b9b0:	mov	x0, x21
  40b9b4:	bl	402160 <strchr@plt>
  40b9b8:	mov	x19, x0
  40b9bc:	mov	x2, x25
  40b9c0:	mov	x0, x21
  40b9c4:	mov	x1, x24
  40b9c8:	cbz	x19, 40b9d0 <ferror@plt+0x9680>
  40b9cc:	strb	wzr, [x19], #1
  40b9d0:	bl	402260 <__isoc99_sscanf@plt>
  40b9d4:	cmp	w0, #0x1
  40b9d8:	b.eq	40b984 <ferror@plt+0x9634>  // b.none
  40b9dc:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40b9e0:	mov	x2, x21
  40b9e4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40b9e8:	add	x1, x1, #0x918
  40b9ec:	ldr	x0, [x0, #3992]
  40b9f0:	ldr	x0, [x0]
  40b9f4:	bl	402320 <fprintf@plt>
  40b9f8:	mov	w0, #0xffffffff            	// #-1
  40b9fc:	ldp	x19, x20, [sp, #16]
  40ba00:	ldp	x21, x22, [sp, #32]
  40ba04:	ldp	x23, x24, [sp, #48]
  40ba08:	ldr	x25, [sp, #64]
  40ba0c:	ldp	x29, x30, [sp], #352
  40ba10:	ret
  40ba14:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40ba18:	mov	x2, x21
  40ba1c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ba20:	add	x1, x1, #0x918
  40ba24:	ldr	x0, [x0, #3992]
  40ba28:	ldr	x0, [x0]
  40ba2c:	bl	402320 <fprintf@plt>
  40ba30:	mov	w0, #0xffffffff            	// #-1
  40ba34:	ldp	x21, x22, [sp, #32]
  40ba38:	ldp	x23, x24, [sp, #48]
  40ba3c:	ldp	x29, x30, [sp], #352
  40ba40:	ret
  40ba44:	ldp	x19, x20, [sp, #16]
  40ba48:	ldp	x21, x22, [sp, #32]
  40ba4c:	ldp	x23, x24, [sp, #48]
  40ba50:	ldr	x25, [sp, #64]
  40ba54:	ldp	x29, x30, [sp], #352
  40ba58:	ret
  40ba5c:	add	w0, w0, #0x1
  40ba60:	ldp	x19, x20, [sp, #16]
  40ba64:	ldp	x21, x22, [sp, #32]
  40ba68:	ldp	x23, x24, [sp, #48]
  40ba6c:	ldr	x25, [sp, #64]
  40ba70:	ldp	x29, x30, [sp], #352
  40ba74:	ret
  40ba78:	mov	x12, #0x31e0                	// #12768
  40ba7c:	sub	sp, sp, x12
  40ba80:	mov	x4, x0
  40ba84:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40ba88:	add	x3, x3, #0x938
  40ba8c:	mov	x1, #0x1000                	// #4096
  40ba90:	stp	x29, x30, [sp]
  40ba94:	mov	x29, sp
  40ba98:	stp	x21, x22, [sp, #32]
  40ba9c:	adrp	x21, 411000 <ferror@plt+0xecb0>
  40baa0:	add	x2, x21, #0x948
  40baa4:	stp	x19, x20, [sp, #16]
  40baa8:	add	x20, sp, #0x1e0
  40baac:	mov	x19, x0
  40bab0:	mov	x0, x20
  40bab4:	bl	401ec0 <snprintf@plt>
  40bab8:	mov	x0, x20
  40babc:	mov	w1, #0x80000               	// #524288
  40bac0:	bl	402200 <open64@plt>
  40bac4:	tbnz	w0, #31, 40bd3c <ferror@plt+0x99ec>
  40bac8:	mov	w22, w0
  40bacc:	mov	w1, #0x40000000            	// #1073741824
  40bad0:	bl	4021c0 <setns@plt>
  40bad4:	tbnz	w0, #31, 40bd74 <ferror@plt+0x9a24>
  40bad8:	mov	w0, w22
  40badc:	bl	402020 <close@plt>
  40bae0:	mov	w0, #0x20000               	// #131072
  40bae4:	bl	401eb0 <unshare@plt>
  40bae8:	tbnz	w0, #31, 40bdb4 <ferror@plt+0x9a64>
  40baec:	mov	x3, #0x4000                	// #16384
  40baf0:	adrp	x22, 411000 <ferror@plt+0xecb0>
  40baf4:	movk	x3, #0x8, lsl #16
  40baf8:	add	x2, x22, #0x9c0
  40bafc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40bb00:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40bb04:	add	x1, x1, #0x9c8
  40bb08:	add	x0, x0, #0x4d0
  40bb0c:	mov	x4, #0x0                   	// #0
  40bb10:	bl	401dd0 <mount@plt>
  40bb14:	mov	w20, w0
  40bb18:	cbnz	w0, 40bd08 <ferror@plt+0x99b8>
  40bb1c:	stp	x23, x24, [sp, #48]
  40bb20:	adrp	x23, 411000 <ferror@plt+0xecb0>
  40bb24:	add	x24, x23, #0x9f8
  40bb28:	mov	x0, x24
  40bb2c:	mov	w1, #0x2                   	// #2
  40bb30:	bl	401ed0 <umount2@plt>
  40bb34:	tbnz	w0, #31, 40bcd4 <ferror@plt+0x9984>
  40bb38:	mov	x3, #0x0                   	// #0
  40bb3c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40bb40:	add	x1, x23, #0x9f8
  40bb44:	add	x2, x2, #0xa00
  40bb48:	mov	x0, x19
  40bb4c:	mov	x4, #0x0                   	// #0
  40bb50:	bl	401dd0 <mount@plt>
  40bb54:	tbnz	w0, #31, 40bde8 <ferror@plt+0x9a98>
  40bb58:	mov	x0, x19
  40bb5c:	bl	401db0 <strlen@plt>
  40bb60:	cmp	x0, #0xfe
  40bb64:	b.ls	40bb88 <ferror@plt+0x9838>  // b.plast
  40bb68:	ldp	x23, x24, [sp, #48]
  40bb6c:	mov	w0, w20
  40bb70:	mov	x12, #0x31e0                	// #12768
  40bb74:	ldp	x29, x30, [sp]
  40bb78:	ldp	x19, x20, [sp, #16]
  40bb7c:	ldp	x21, x22, [sp, #32]
  40bb80:	add	sp, sp, x12
  40bb84:	ret
  40bb88:	mov	x4, x19
  40bb8c:	add	x2, x21, #0x948
  40bb90:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40bb94:	add	x3, x3, #0xa28
  40bb98:	mov	x1, #0x10a                 	// #266
  40bb9c:	stp	x25, x26, [sp, #64]
  40bba0:	add	x25, sp, #0xd0
  40bba4:	mov	x0, x25
  40bba8:	bl	401ec0 <snprintf@plt>
  40bbac:	mov	x0, x25
  40bbb0:	bl	401e80 <opendir@plt>
  40bbb4:	mov	x19, x0
  40bbb8:	cbz	x0, 40bcfc <ferror@plt+0x99ac>
  40bbbc:	adrp	x26, 411000 <ferror@plt+0xecb0>
  40bbc0:	mov	x0, #0x11e0                	// #4576
  40bbc4:	mov	x1, #0x21e0                	// #8672
  40bbc8:	add	x26, x26, #0xa48
  40bbcc:	add	x24, sp, x0
  40bbd0:	add	x23, sp, x1
  40bbd4:	stp	x27, x28, [sp, #80]
  40bbd8:	mov	w27, #0x2e2e                	// #11822
  40bbdc:	nop
  40bbe0:	mov	x0, x19
  40bbe4:	bl	402130 <readdir64@plt>
  40bbe8:	mov	x5, x0
  40bbec:	mov	x3, x25
  40bbf0:	add	x2, x21, #0x948
  40bbf4:	mov	x0, x24
  40bbf8:	mov	x1, #0x1000                	// #4096
  40bbfc:	cbz	x5, 40bca4 <ferror@plt+0x9954>
  40bc00:	add	x28, x5, #0x13
  40bc04:	ldurh	w5, [x5, #19]
  40bc08:	mov	x4, x28
  40bc0c:	cmp	w5, #0x2e
  40bc10:	b.eq	40bbe0 <ferror@plt+0x9890>  // b.none
  40bc14:	cmp	w5, w27
  40bc18:	b.eq	40bcf0 <ferror@plt+0x99a0>  // b.none
  40bc1c:	bl	401ec0 <snprintf@plt>
  40bc20:	mov	x3, x28
  40bc24:	mov	x2, x26
  40bc28:	mov	x1, #0x1000                	// #4096
  40bc2c:	mov	x0, x23
  40bc30:	bl	401ec0 <snprintf@plt>
  40bc34:	add	x2, x22, #0x9c0
  40bc38:	mov	x1, x23
  40bc3c:	mov	x0, x24
  40bc40:	mov	x4, #0x0                   	// #0
  40bc44:	mov	x3, #0x1000                	// #4096
  40bc48:	bl	401dd0 <mount@plt>
  40bc4c:	tbz	w0, #31, 40bbe0 <ferror@plt+0x9890>
  40bc50:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40bc54:	ldr	x0, [x0, #3992]
  40bc58:	ldr	x28, [x0]
  40bc5c:	bl	4022c0 <__errno_location@plt>
  40bc60:	ldr	w0, [x0]
  40bc64:	bl	402010 <strerror@plt>
  40bc68:	mov	x4, x0
  40bc6c:	mov	x3, x23
  40bc70:	mov	x2, x24
  40bc74:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40bc78:	add	x1, x1, #0xa50
  40bc7c:	mov	x0, x28
  40bc80:	bl	402320 <fprintf@plt>
  40bc84:	mov	x0, x19
  40bc88:	bl	402130 <readdir64@plt>
  40bc8c:	mov	x5, x0
  40bc90:	mov	x3, x25
  40bc94:	add	x2, x21, #0x948
  40bc98:	mov	x0, x24
  40bc9c:	mov	x1, #0x1000                	// #4096
  40bca0:	cbnz	x5, 40bc00 <ferror@plt+0x98b0>
  40bca4:	mov	x0, x19
  40bca8:	bl	402000 <closedir@plt>
  40bcac:	mov	w0, w20
  40bcb0:	mov	x12, #0x31e0                	// #12768
  40bcb4:	ldp	x29, x30, [sp]
  40bcb8:	ldp	x19, x20, [sp, #16]
  40bcbc:	ldp	x21, x22, [sp, #32]
  40bcc0:	ldp	x23, x24, [sp, #48]
  40bcc4:	ldp	x25, x26, [sp, #64]
  40bcc8:	ldp	x27, x28, [sp, #80]
  40bccc:	add	sp, sp, x12
  40bcd0:	ret
  40bcd4:	mov	x0, x24
  40bcd8:	add	x1, sp, #0x60
  40bcdc:	bl	402100 <statvfs64@plt>
  40bce0:	cbnz	w0, 40bb38 <ferror@plt+0x97e8>
  40bce4:	ldr	x3, [sp, #168]
  40bce8:	and	x3, x3, #0x1
  40bcec:	b	40bb3c <ferror@plt+0x97ec>
  40bcf0:	ldrb	w5, [x28, #2]
  40bcf4:	cbz	w5, 40bbe0 <ferror@plt+0x9890>
  40bcf8:	b	40bc1c <ferror@plt+0x98cc>
  40bcfc:	ldp	x23, x24, [sp, #48]
  40bd00:	ldp	x25, x26, [sp, #64]
  40bd04:	b	40bb6c <ferror@plt+0x981c>
  40bd08:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40bd0c:	mov	w20, #0xffffffff            	// #-1
  40bd10:	ldr	x0, [x0, #3992]
  40bd14:	ldr	x19, [x0]
  40bd18:	bl	4022c0 <__errno_location@plt>
  40bd1c:	ldr	w0, [x0]
  40bd20:	bl	402010 <strerror@plt>
  40bd24:	mov	x2, x0
  40bd28:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40bd2c:	mov	x0, x19
  40bd30:	add	x1, x1, #0x9d0
  40bd34:	bl	402320 <fprintf@plt>
  40bd38:	b	40bb6c <ferror@plt+0x981c>
  40bd3c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40bd40:	mov	w20, #0xffffffff            	// #-1
  40bd44:	ldr	x0, [x0, #3992]
  40bd48:	ldr	x21, [x0]
  40bd4c:	bl	4022c0 <__errno_location@plt>
  40bd50:	ldr	w0, [x0]
  40bd54:	bl	402010 <strerror@plt>
  40bd58:	mov	x3, x0
  40bd5c:	mov	x2, x19
  40bd60:	mov	x0, x21
  40bd64:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40bd68:	add	x1, x1, #0x950
  40bd6c:	bl	402320 <fprintf@plt>
  40bd70:	b	40bb6c <ferror@plt+0x981c>
  40bd74:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40bd78:	mov	w20, #0xffffffff            	// #-1
  40bd7c:	ldr	x0, [x0, #3992]
  40bd80:	ldr	x21, [x0]
  40bd84:	bl	4022c0 <__errno_location@plt>
  40bd88:	ldr	w0, [x0]
  40bd8c:	bl	402010 <strerror@plt>
  40bd90:	mov	x3, x0
  40bd94:	mov	x2, x19
  40bd98:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40bd9c:	add	x1, x1, #0x978
  40bda0:	mov	x0, x21
  40bda4:	bl	402320 <fprintf@plt>
  40bda8:	mov	w0, w22
  40bdac:	bl	402020 <close@plt>
  40bdb0:	b	40bb6c <ferror@plt+0x981c>
  40bdb4:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40bdb8:	mov	w20, #0xffffffff            	// #-1
  40bdbc:	ldr	x0, [x0, #3992]
  40bdc0:	ldr	x19, [x0]
  40bdc4:	bl	4022c0 <__errno_location@plt>
  40bdc8:	ldr	w0, [x0]
  40bdcc:	bl	402010 <strerror@plt>
  40bdd0:	mov	x2, x0
  40bdd4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40bdd8:	mov	x0, x19
  40bddc:	add	x1, x1, #0x9a8
  40bde0:	bl	402320 <fprintf@plt>
  40bde4:	b	40bb6c <ferror@plt+0x981c>
  40bde8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40bdec:	mov	w20, #0xffffffff            	// #-1
  40bdf0:	ldr	x0, [x0, #3992]
  40bdf4:	ldr	x19, [x0]
  40bdf8:	bl	4022c0 <__errno_location@plt>
  40bdfc:	ldr	w0, [x0]
  40be00:	bl	402010 <strerror@plt>
  40be04:	mov	x2, x0
  40be08:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40be0c:	mov	x0, x19
  40be10:	add	x1, x1, #0xa08
  40be14:	bl	402320 <fprintf@plt>
  40be18:	ldp	x23, x24, [sp, #48]
  40be1c:	b	40bb6c <ferror@plt+0x981c>
  40be20:	mov	x12, #0x1020                	// #4128
  40be24:	sub	sp, sp, x12
  40be28:	mov	w1, #0x2f                  	// #47
  40be2c:	stp	x29, x30, [sp]
  40be30:	mov	x29, sp
  40be34:	str	x19, [sp, #16]
  40be38:	mov	x19, x0
  40be3c:	bl	402160 <strchr@plt>
  40be40:	cbz	x0, 40be64 <ferror@plt+0x9b14>
  40be44:	mov	x0, x19
  40be48:	mov	w1, #0x0                   	// #0
  40be4c:	bl	402200 <open64@plt>
  40be50:	mov	x12, #0x1020                	// #4128
  40be54:	ldp	x29, x30, [sp]
  40be58:	ldr	x19, [sp, #16]
  40be5c:	add	sp, sp, x12
  40be60:	ret
  40be64:	mov	x4, x19
  40be68:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40be6c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40be70:	add	x3, x3, #0x938
  40be74:	add	x2, x2, #0x948
  40be78:	add	x0, sp, #0x20
  40be7c:	mov	x19, x0
  40be80:	mov	x1, #0x1000                	// #4096
  40be84:	bl	401ec0 <snprintf@plt>
  40be88:	mov	x0, x19
  40be8c:	mov	w1, #0x0                   	// #0
  40be90:	bl	402200 <open64@plt>
  40be94:	mov	x12, #0x1020                	// #4128
  40be98:	ldp	x29, x30, [sp]
  40be9c:	ldr	x19, [sp, #16]
  40bea0:	add	sp, sp, x12
  40bea4:	ret
  40bea8:	stp	x29, x30, [sp, #-48]!
  40beac:	mov	x29, sp
  40beb0:	stp	x19, x20, [sp, #16]
  40beb4:	mov	x20, x1
  40beb8:	stp	x21, x22, [sp, #32]
  40bebc:	mov	x21, x0
  40bec0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40bec4:	add	x0, x0, #0x938
  40bec8:	bl	401e80 <opendir@plt>
  40becc:	cbz	x0, 40bf38 <ferror@plt+0x9be8>
  40bed0:	mov	x19, x0
  40bed4:	mov	w22, #0x2e2e                	// #11822
  40bed8:	mov	x0, x19
  40bedc:	bl	402130 <readdir64@plt>
  40bee0:	mov	x1, x20
  40bee4:	mov	x2, x0
  40bee8:	cbz	x0, 40bf10 <ferror@plt+0x9bc0>
  40beec:	add	x3, x2, #0x13
  40bef0:	ldurh	w2, [x2, #19]
  40bef4:	mov	x0, x3
  40bef8:	cmp	w2, #0x2e
  40befc:	b.eq	40bed8 <ferror@plt+0x9b88>  // b.none
  40bf00:	cmp	w2, w22
  40bf04:	b.eq	40bf2c <ferror@plt+0x9bdc>  // b.none
  40bf08:	blr	x21
  40bf0c:	cbz	w0, 40bed8 <ferror@plt+0x9b88>
  40bf10:	mov	x0, x19
  40bf14:	bl	402000 <closedir@plt>
  40bf18:	mov	w0, #0x0                   	// #0
  40bf1c:	ldp	x19, x20, [sp, #16]
  40bf20:	ldp	x21, x22, [sp, #32]
  40bf24:	ldp	x29, x30, [sp], #48
  40bf28:	ret
  40bf2c:	ldrb	w2, [x3, #2]
  40bf30:	cbz	w2, 40bed8 <ferror@plt+0x9b88>
  40bf34:	b	40bf08 <ferror@plt+0x9bb8>
  40bf38:	mov	w0, #0xffffffff            	// #-1
  40bf3c:	b	40bf1c <ferror@plt+0x9bcc>
  40bf40:	cbnz	w0, 40bf48 <ferror@plt+0x9bf8>
  40bf44:	ret
  40bf48:	stp	x29, x30, [sp, #-32]!
  40bf4c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40bf50:	mov	x29, sp
  40bf54:	ldr	x0, [x0, #4016]
  40bf58:	stp	x19, x20, [sp, #16]
  40bf5c:	adrp	x20, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40bf60:	and	w19, w1, #0xff
  40bf64:	ldr	x0, [x0]
  40bf68:	bl	40d060 <ferror@plt+0xad10>
  40bf6c:	str	x0, [x20, #3632]
  40bf70:	cbz	x0, 40bfb0 <ferror@plt+0x9c60>
  40bf74:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40bf78:	ldr	x1, [x1, #4056]
  40bf7c:	ldr	w1, [x1]
  40bf80:	cbnz	w1, 40bf94 <ferror@plt+0x9c44>
  40bf84:	cbnz	w19, 40bfa0 <ferror@plt+0x9c50>
  40bf88:	ldp	x19, x20, [sp, #16]
  40bf8c:	ldp	x29, x30, [sp], #32
  40bf90:	ret
  40bf94:	mov	w1, #0x1                   	// #1
  40bf98:	bl	40d108 <ferror@plt+0xadb8>
  40bf9c:	cbz	w19, 40bf88 <ferror@plt+0x9c38>
  40bfa0:	ldr	x0, [x20, #3632]
  40bfa4:	ldp	x19, x20, [sp, #16]
  40bfa8:	ldp	x29, x30, [sp], #32
  40bfac:	b	40d2a8 <ferror@plt+0xaf58>
  40bfb0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40bfb4:	add	x0, x0, #0xa70
  40bfb8:	bl	401de0 <perror@plt>
  40bfbc:	mov	w0, #0x1                   	// #1
  40bfc0:	bl	401dc0 <exit@plt>
  40bfc4:	nop
  40bfc8:	mov	w1, #0x1                   	// #1
  40bfcc:	b	40bf40 <ferror@plt+0x9bf0>
  40bfd0:	stp	x29, x30, [sp, #-32]!
  40bfd4:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40bfd8:	mov	x29, sp
  40bfdc:	str	x19, [sp, #16]
  40bfe0:	add	x19, x0, #0xe30
  40bfe4:	ldr	x0, [x0, #3632]
  40bfe8:	cbz	x0, 40c000 <ferror@plt+0x9cb0>
  40bfec:	bl	40d2e8 <ferror@plt+0xaf98>
  40bff0:	mov	x0, x19
  40bff4:	ldr	x19, [sp, #16]
  40bff8:	ldp	x29, x30, [sp], #32
  40bffc:	b	40d098 <ferror@plt+0xad48>
  40c000:	ldr	x19, [sp, #16]
  40c004:	ldp	x29, x30, [sp], #32
  40c008:	ret
  40c00c:	nop
  40c010:	mov	w1, #0x0                   	// #0
  40c014:	b	40bf40 <ferror@plt+0x9bf0>
  40c018:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c01c:	add	x0, x1, #0xe30
  40c020:	ldr	x1, [x1, #3632]
  40c024:	cbz	x1, 40c02c <ferror@plt+0x9cdc>
  40c028:	b	40d098 <ferror@plt+0xad48>
  40c02c:	ret
  40c030:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c034:	ldr	x0, [x0, #3632]
  40c038:	cmp	x0, #0x0
  40c03c:	cset	w0, ne  // ne = any
  40c040:	ret
  40c044:	nop
  40c048:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c04c:	ldr	x0, [x0, #3632]
  40c050:	ret
  40c054:	nop
  40c058:	stp	x29, x30, [sp, #-32]!
  40c05c:	mov	x1, x0
  40c060:	mov	x29, sp
  40c064:	str	x19, [sp, #16]
  40c068:	adrp	x19, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c06c:	ldr	x0, [x19, #3632]
  40c070:	cbz	x0, 40c08c <ferror@plt+0x9d3c>
  40c074:	cbz	x1, 40c080 <ferror@plt+0x9d30>
  40c078:	bl	40d110 <ferror@plt+0xadc0>
  40c07c:	ldr	x0, [x19, #3632]
  40c080:	ldr	x19, [sp, #16]
  40c084:	ldp	x29, x30, [sp], #32
  40c088:	b	40d248 <ferror@plt+0xaef8>
  40c08c:	ldr	x19, [sp, #16]
  40c090:	ldp	x29, x30, [sp], #32
  40c094:	ret
  40c098:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c09c:	ldr	x0, [x0, #3632]
  40c0a0:	cbz	x0, 40c0a8 <ferror@plt+0x9d58>
  40c0a4:	b	40d250 <ferror@plt+0xaf00>
  40c0a8:	ret
  40c0ac:	nop
  40c0b0:	stp	x29, x30, [sp, #-32]!
  40c0b4:	mov	w2, w0
  40c0b8:	tst	w0, #0x6
  40c0bc:	mov	x29, sp
  40c0c0:	str	x19, [sp, #16]
  40c0c4:	adrp	x19, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c0c8:	mov	x3, x1
  40c0cc:	ldr	x0, [x19, #3632]
  40c0d0:	b.eq	40c0f0 <ferror@plt+0x9da0>  // b.none
  40c0d4:	cbz	x0, 40c100 <ferror@plt+0x9db0>
  40c0d8:	cbz	x1, 40c0e4 <ferror@plt+0x9d94>
  40c0dc:	bl	40d110 <ferror@plt+0xadc0>
  40c0e0:	ldr	x0, [x19, #3632]
  40c0e4:	ldr	x19, [sp, #16]
  40c0e8:	ldp	x29, x30, [sp], #32
  40c0ec:	b	40d2a8 <ferror@plt+0xaf58>
  40c0f0:	cbz	x0, 40c100 <ferror@plt+0x9db0>
  40c0f4:	ldr	x19, [sp, #16]
  40c0f8:	ldp	x29, x30, [sp], #32
  40c0fc:	ret
  40c100:	mov	w0, #0x5                   	// #5
  40c104:	tst	w2, w0
  40c108:	b.eq	40c0f4 <ferror@plt+0x9da4>  // b.none
  40c10c:	ldr	x19, [sp, #16]
  40c110:	mov	x1, x3
  40c114:	ldp	x29, x30, [sp], #32
  40c118:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40c11c:	add	x0, x0, #0x900
  40c120:	b	4022a0 <printf@plt>
  40c124:	nop
  40c128:	adrp	x3, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c12c:	mov	w2, w0
  40c130:	tst	w0, #0x6
  40c134:	ldr	x0, [x3, #3632]
  40c138:	b.eq	40c144 <ferror@plt+0x9df4>  // b.none
  40c13c:	cbz	x0, 40c14c <ferror@plt+0x9dfc>
  40c140:	b	40d2e8 <ferror@plt+0xaf98>
  40c144:	cbz	x0, 40c14c <ferror@plt+0x9dfc>
  40c148:	ret
  40c14c:	mov	w0, #0x5                   	// #5
  40c150:	tst	w2, w0
  40c154:	b.eq	40c148 <ferror@plt+0x9df8>  // b.none
  40c158:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40c15c:	add	x0, x0, #0x900
  40c160:	b	4022a0 <printf@plt>
  40c164:	nop
  40c168:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c16c:	mov	w5, w0
  40c170:	tst	w0, #0x6
  40c174:	mov	x6, x2
  40c178:	ldr	x0, [x7, #3632]
  40c17c:	mov	x2, x3
  40c180:	b.eq	40c198 <ferror@plt+0x9e48>  // b.none
  40c184:	cbz	x0, 40c1a0 <ferror@plt+0x9e50>
  40c188:	cbz	x6, 40c1c0 <ferror@plt+0x9e70>
  40c18c:	mov	w2, w4
  40c190:	mov	x1, x6
  40c194:	b	40d668 <ferror@plt+0xb318>
  40c198:	cbz	x0, 40c1a0 <ferror@plt+0x9e50>
  40c19c:	ret
  40c1a0:	mov	w0, #0x5                   	// #5
  40c1a4:	tst	w5, w0
  40c1a8:	b.eq	40c19c <ferror@plt+0x9e4c>  // b.none
  40c1ac:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c1b0:	mov	w3, w4
  40c1b4:	ldr	x0, [x0, #4016]
  40c1b8:	ldr	x0, [x0]
  40c1bc:	b	40ca58 <ferror@plt+0xa708>
  40c1c0:	mov	w1, w4
  40c1c4:	b	40d460 <ferror@plt+0xb110>
  40c1c8:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c1cc:	mov	w5, w0
  40c1d0:	tst	w0, #0x6
  40c1d4:	mov	x6, x2
  40c1d8:	ldr	x0, [x7, #3632]
  40c1dc:	mov	x2, x3
  40c1e0:	b.eq	40c1f8 <ferror@plt+0x9ea8>  // b.none
  40c1e4:	cbz	x0, 40c200 <ferror@plt+0x9eb0>
  40c1e8:	cbz	x6, 40c220 <ferror@plt+0x9ed0>
  40c1ec:	mov	x2, x4
  40c1f0:	mov	x1, x6
  40c1f4:	b	40d698 <ferror@plt+0xb348>
  40c1f8:	cbz	x0, 40c200 <ferror@plt+0x9eb0>
  40c1fc:	ret
  40c200:	mov	w0, #0x5                   	// #5
  40c204:	tst	w5, w0
  40c208:	b.eq	40c1fc <ferror@plt+0x9eac>  // b.none
  40c20c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c210:	mov	x3, x4
  40c214:	ldr	x0, [x0, #4016]
  40c218:	ldr	x0, [x0]
  40c21c:	b	40ca58 <ferror@plt+0xa708>
  40c220:	mov	x1, x4
  40c224:	b	40d470 <ferror@plt+0xb120>
  40c228:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c22c:	mov	w5, w0
  40c230:	tst	w0, #0x6
  40c234:	mov	w6, w1
  40c238:	ldr	x0, [x7, #3632]
  40c23c:	mov	x1, x2
  40c240:	mov	x2, x3
  40c244:	and	w3, w4, #0xff
  40c248:	b.eq	40c25c <ferror@plt+0x9f0c>  // b.none
  40c24c:	cbz	x0, 40c264 <ferror@plt+0x9f14>
  40c250:	cbz	x1, 40c284 <ferror@plt+0x9f34>
  40c254:	mov	w2, w3
  40c258:	b	40d5a8 <ferror@plt+0xb258>
  40c25c:	cbz	x0, 40c264 <ferror@plt+0x9f14>
  40c260:	ret
  40c264:	mov	w0, #0x5                   	// #5
  40c268:	tst	w5, w0
  40c26c:	b.eq	40c260 <ferror@plt+0x9f10>  // b.none
  40c270:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c274:	mov	w1, w6
  40c278:	ldr	x0, [x0, #4016]
  40c27c:	ldr	x0, [x0]
  40c280:	b	40ca58 <ferror@plt+0xa708>
  40c284:	mov	w1, w3
  40c288:	b	40d3f8 <ferror@plt+0xb0a8>
  40c28c:	nop
  40c290:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c294:	mov	w5, w0
  40c298:	tst	w0, #0x6
  40c29c:	mov	w6, w1
  40c2a0:	ldr	x0, [x7, #3632]
  40c2a4:	mov	x1, x2
  40c2a8:	mov	x2, x3
  40c2ac:	and	w3, w4, #0xffff
  40c2b0:	b.eq	40c2c4 <ferror@plt+0x9f74>  // b.none
  40c2b4:	cbz	x0, 40c2cc <ferror@plt+0x9f7c>
  40c2b8:	cbz	x1, 40c2ec <ferror@plt+0x9f9c>
  40c2bc:	mov	w2, w3
  40c2c0:	b	40d5d8 <ferror@plt+0xb288>
  40c2c4:	cbz	x0, 40c2cc <ferror@plt+0x9f7c>
  40c2c8:	ret
  40c2cc:	mov	w0, #0x5                   	// #5
  40c2d0:	tst	w5, w0
  40c2d4:	b.eq	40c2c8 <ferror@plt+0x9f78>  // b.none
  40c2d8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c2dc:	mov	w1, w6
  40c2e0:	ldr	x0, [x0, #4016]
  40c2e4:	ldr	x0, [x0]
  40c2e8:	b	40ca58 <ferror@plt+0xa708>
  40c2ec:	mov	w1, w3
  40c2f0:	b	40d408 <ferror@plt+0xb0b8>
  40c2f4:	nop
  40c2f8:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c2fc:	mov	w5, w0
  40c300:	tst	w0, #0x6
  40c304:	mov	x6, x2
  40c308:	ldr	x0, [x7, #3632]
  40c30c:	mov	x2, x3
  40c310:	b.eq	40c328 <ferror@plt+0x9fd8>  // b.none
  40c314:	cbz	x0, 40c330 <ferror@plt+0x9fe0>
  40c318:	cbz	x6, 40c350 <ferror@plt+0xa000>
  40c31c:	mov	w2, w4
  40c320:	mov	x1, x6
  40c324:	b	40d518 <ferror@plt+0xb1c8>
  40c328:	cbz	x0, 40c330 <ferror@plt+0x9fe0>
  40c32c:	ret
  40c330:	mov	w0, #0x5                   	// #5
  40c334:	tst	w5, w0
  40c338:	b.eq	40c32c <ferror@plt+0x9fdc>  // b.none
  40c33c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c340:	mov	w3, w4
  40c344:	ldr	x0, [x0, #4016]
  40c348:	ldr	x0, [x0]
  40c34c:	b	40ca58 <ferror@plt+0xa708>
  40c350:	mov	w1, w4
  40c354:	b	40d418 <ferror@plt+0xb0c8>
  40c358:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c35c:	mov	w5, w0
  40c360:	tst	w0, #0x6
  40c364:	mov	x6, x2
  40c368:	ldr	x0, [x7, #3632]
  40c36c:	mov	x2, x3
  40c370:	b.eq	40c388 <ferror@plt+0xa038>  // b.none
  40c374:	cbz	x0, 40c390 <ferror@plt+0xa040>
  40c378:	cbz	x6, 40c3b0 <ferror@plt+0xa060>
  40c37c:	mov	x2, x4
  40c380:	mov	x1, x6
  40c384:	b	40d548 <ferror@plt+0xb1f8>
  40c388:	cbz	x0, 40c390 <ferror@plt+0xa040>
  40c38c:	ret
  40c390:	mov	w0, #0x5                   	// #5
  40c394:	tst	w5, w0
  40c398:	b.eq	40c38c <ferror@plt+0xa03c>  // b.none
  40c39c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c3a0:	mov	x3, x4
  40c3a4:	ldr	x0, [x0, #4016]
  40c3a8:	ldr	x0, [x0]
  40c3ac:	b	40ca58 <ferror@plt+0xa708>
  40c3b0:	mov	x1, x4
  40c3b4:	b	40d428 <ferror@plt+0xb0d8>
  40c3b8:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c3bc:	mov	w5, w0
  40c3c0:	tst	w0, #0x6
  40c3c4:	mov	x6, x2
  40c3c8:	ldr	x0, [x7, #3632]
  40c3cc:	mov	x2, x3
  40c3d0:	b.eq	40c3e8 <ferror@plt+0xa098>  // b.none
  40c3d4:	cbz	x0, 40c3f0 <ferror@plt+0xa0a0>
  40c3d8:	cbz	x6, 40c410 <ferror@plt+0xa0c0>
  40c3dc:	mov	x2, x4
  40c3e0:	mov	x1, x6
  40c3e4:	b	40d608 <ferror@plt+0xb2b8>
  40c3e8:	cbz	x0, 40c3f0 <ferror@plt+0xa0a0>
  40c3ec:	ret
  40c3f0:	mov	w0, #0x5                   	// #5
  40c3f4:	tst	w5, w0
  40c3f8:	b.eq	40c3ec <ferror@plt+0xa09c>  // b.none
  40c3fc:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c400:	mov	x3, x4
  40c404:	ldr	x0, [x0, #4016]
  40c408:	ldr	x0, [x0]
  40c40c:	b	40ca58 <ferror@plt+0xa708>
  40c410:	mov	x1, x4
  40c414:	b	40d448 <ferror@plt+0xb0f8>
  40c418:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c41c:	mov	w5, w0
  40c420:	tst	w0, #0x6
  40c424:	mov	x6, x2
  40c428:	ldr	x0, [x7, #3632]
  40c42c:	mov	x2, x3
  40c430:	b.eq	40c448 <ferror@plt+0xa0f8>  // b.none
  40c434:	cbz	x0, 40c450 <ferror@plt+0xa100>
  40c438:	cbz	x6, 40c470 <ferror@plt+0xa120>
  40c43c:	mov	x2, x4
  40c440:	mov	x1, x6
  40c444:	b	40d638 <ferror@plt+0xb2e8>
  40c448:	cbz	x0, 40c450 <ferror@plt+0xa100>
  40c44c:	ret
  40c450:	mov	w0, #0x5                   	// #5
  40c454:	tst	w5, w0
  40c458:	b.eq	40c44c <ferror@plt+0xa0fc>  // b.none
  40c45c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c460:	mov	x3, x4
  40c464:	ldr	x0, [x0, #4016]
  40c468:	ldr	x0, [x0]
  40c46c:	b	40ca58 <ferror@plt+0xa708>
  40c470:	mov	x1, x4
  40c474:	b	40d450 <ferror@plt+0xb100>
  40c478:	adrp	x5, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c47c:	mov	w4, w0
  40c480:	tst	w0, #0x6
  40c484:	fmov	d1, d0
  40c488:	ldr	x0, [x5, #3632]
  40c48c:	b.eq	40c4a0 <ferror@plt+0xa150>  // b.none
  40c490:	cbz	x0, 40c4a8 <ferror@plt+0xa158>
  40c494:	cbz	x2, 40c4cc <ferror@plt+0xa17c>
  40c498:	mov	x1, x2
  40c49c:	b	40d4e0 <ferror@plt+0xb190>
  40c4a0:	cbz	x0, 40c4a8 <ferror@plt+0xa158>
  40c4a4:	ret
  40c4a8:	mov	w0, #0x5                   	// #5
  40c4ac:	tst	w4, w0
  40c4b0:	b.eq	40c4a4 <ferror@plt+0xa154>  // b.none
  40c4b4:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c4b8:	fmov	d0, d1
  40c4bc:	mov	x2, x3
  40c4c0:	ldr	x0, [x0, #4016]
  40c4c4:	ldr	x0, [x0]
  40c4c8:	b	40ca58 <ferror@plt+0xa708>
  40c4cc:	b	40d3e8 <ferror@plt+0xb098>
  40c4d0:	stp	x29, x30, [sp, #-112]!
  40c4d4:	mov	x3, x0
  40c4d8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40c4dc:	mov	x29, sp
  40c4e0:	stp	x19, x20, [sp, #16]
  40c4e4:	add	x20, sp, #0x30
  40c4e8:	mov	x19, x0
  40c4ec:	add	x2, x2, #0xa80
  40c4f0:	mov	x0, x20
  40c4f4:	str	x21, [sp, #32]
  40c4f8:	mov	w21, w1
  40c4fc:	mov	x1, #0x40                  	// #64
  40c500:	bl	401ec0 <snprintf@plt>
  40c504:	mov	w4, w21
  40c508:	mov	x3, x20
  40c50c:	mov	x2, x19
  40c510:	mov	w1, #0x6                   	// #6
  40c514:	mov	w0, #0x4                   	// #4
  40c518:	bl	40c2f8 <ferror@plt+0x9fa8>
  40c51c:	ldp	x19, x20, [sp, #16]
  40c520:	ldr	x21, [sp, #32]
  40c524:	ldp	x29, x30, [sp], #112
  40c528:	ret
  40c52c:	nop
  40c530:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c534:	mov	w5, w0
  40c538:	tst	w0, #0x6
  40c53c:	mov	w6, w1
  40c540:	ldr	x0, [x7, #3632]
  40c544:	mov	x1, x2
  40c548:	mov	x2, x3
  40c54c:	b.eq	40c574 <ferror@plt+0xa224>  // b.none
  40c550:	cbz	x0, 40c57c <ferror@plt+0xa22c>
  40c554:	cmp	x1, #0x0
  40c558:	ccmp	x4, #0x0, #0x0, ne  // ne = any
  40c55c:	b.eq	40c5a8 <ferror@plt+0xa258>  // b.none
  40c560:	cmp	x1, #0x0
  40c564:	ccmp	x4, #0x0, #0x4, eq  // eq = none
  40c568:	b.eq	40c5a0 <ferror@plt+0xa250>  // b.none
  40c56c:	mov	x1, x4
  40c570:	b	40d350 <ferror@plt+0xb000>
  40c574:	cbz	x0, 40c57c <ferror@plt+0xa22c>
  40c578:	ret
  40c57c:	mov	w0, #0x5                   	// #5
  40c580:	tst	w5, w0
  40c584:	b.eq	40c578 <ferror@plt+0xa228>  // b.none
  40c588:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c58c:	mov	x3, x4
  40c590:	mov	w1, w6
  40c594:	ldr	x0, [x0, #4016]
  40c598:	ldr	x0, [x0]
  40c59c:	b	40ca58 <ferror@plt+0xa708>
  40c5a0:	mov	x2, x4
  40c5a4:	b	40d480 <ferror@plt+0xb130>
  40c5a8:	b	40d110 <ferror@plt+0xadc0>
  40c5ac:	nop
  40c5b0:	stp	x29, x30, [sp, #-112]!
  40c5b4:	mov	x3, x0
  40c5b8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40c5bc:	mov	x29, sp
  40c5c0:	stp	x19, x20, [sp, #16]
  40c5c4:	add	x20, sp, #0x30
  40c5c8:	mov	x19, x0
  40c5cc:	add	x2, x2, #0xa88
  40c5d0:	mov	x0, x20
  40c5d4:	str	x21, [sp, #32]
  40c5d8:	mov	x21, x1
  40c5dc:	mov	x1, #0x40                  	// #64
  40c5e0:	bl	401ec0 <snprintf@plt>
  40c5e4:	mov	x4, x21
  40c5e8:	mov	x3, x20
  40c5ec:	mov	x2, x19
  40c5f0:	mov	w1, #0x6                   	// #6
  40c5f4:	mov	w0, #0x4                   	// #4
  40c5f8:	bl	40c530 <ferror@plt+0xa1e0>
  40c5fc:	ldp	x19, x20, [sp, #16]
  40c600:	ldr	x21, [sp, #32]
  40c604:	ldp	x29, x30, [sp], #112
  40c608:	ret
  40c60c:	nop
  40c610:	sub	sp, sp, #0x10
  40c614:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c618:	mov	w5, w0
  40c61c:	tst	w0, #0x6
  40c620:	mov	w6, w1
  40c624:	mov	x1, x2
  40c628:	str	x3, [sp, #8]
  40c62c:	and	w2, w4, #0xff
  40c630:	ldr	x0, [x7, #3632]
  40c634:	b.eq	40c648 <ferror@plt+0xa2f8>  // b.none
  40c638:	cbz	x0, 40c654 <ferror@plt+0xa304>
  40c63c:	cbz	x1, 40c694 <ferror@plt+0xa344>
  40c640:	add	sp, sp, #0x10
  40c644:	b	40d4b0 <ferror@plt+0xb160>
  40c648:	cbz	x0, 40c654 <ferror@plt+0xa304>
  40c64c:	add	sp, sp, #0x10
  40c650:	ret
  40c654:	mov	w0, #0x5                   	// #5
  40c658:	tst	w5, w0
  40c65c:	b.eq	40c64c <ferror@plt+0xa2fc>  // b.none
  40c660:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c664:	cmp	w2, #0x0
  40c668:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40c66c:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40c670:	ldr	x0, [x0, #4016]
  40c674:	add	x2, x2, #0xa98
  40c678:	add	x3, x3, #0xa90
  40c67c:	mov	w1, w6
  40c680:	csel	x3, x3, x2, ne  // ne = any
  40c684:	ldr	x0, [x0]
  40c688:	ldr	x2, [sp, #8]
  40c68c:	add	sp, sp, #0x10
  40c690:	b	40ca58 <ferror@plt+0xa708>
  40c694:	mov	w1, w2
  40c698:	add	sp, sp, #0x10
  40c69c:	b	40d3b0 <ferror@plt+0xb060>
  40c6a0:	stp	x29, x30, [sp, #-96]!
  40c6a4:	adrp	x5, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c6a8:	tst	w0, #0x6
  40c6ac:	mov	x29, sp
  40c6b0:	stp	x19, x20, [sp, #16]
  40c6b4:	mov	x19, x2
  40c6b8:	mov	x2, x3
  40c6bc:	ldr	x3, [x5, #3632]
  40c6c0:	b.eq	40c708 <ferror@plt+0xa3b8>  // b.none
  40c6c4:	cbz	x3, 40c718 <ferror@plt+0xa3c8>
  40c6c8:	add	x20, sp, #0x20
  40c6cc:	mov	x3, x4
  40c6d0:	mov	x0, x20
  40c6d4:	mov	x1, #0x40                  	// #64
  40c6d8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40c6dc:	add	x2, x2, #0xaa0
  40c6e0:	bl	401ec0 <snprintf@plt>
  40c6e4:	mov	x4, x20
  40c6e8:	mov	x2, x19
  40c6ec:	mov	x3, #0x0                   	// #0
  40c6f0:	mov	w1, #0x6                   	// #6
  40c6f4:	mov	w0, #0x2                   	// #2
  40c6f8:	bl	40c530 <ferror@plt+0xa1e0>
  40c6fc:	ldp	x19, x20, [sp, #16]
  40c700:	ldp	x29, x30, [sp], #96
  40c704:	ret
  40c708:	cbz	x3, 40c718 <ferror@plt+0xa3c8>
  40c70c:	ldp	x19, x20, [sp, #16]
  40c710:	ldp	x29, x30, [sp], #96
  40c714:	ret
  40c718:	mov	w3, #0x5                   	// #5
  40c71c:	tst	w0, w3
  40c720:	b.eq	40c70c <ferror@plt+0xa3bc>  // b.none
  40c724:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c728:	mov	x3, x4
  40c72c:	ldr	x0, [x0, #4016]
  40c730:	ldr	x0, [x0]
  40c734:	bl	40ca58 <ferror@plt+0xa708>
  40c738:	b	40c70c <ferror@plt+0xa3bc>
  40c73c:	nop
  40c740:	stp	x29, x30, [sp, #-112]!
  40c744:	tst	w0, #0x6
  40c748:	mov	x29, sp
  40c74c:	stp	x19, x20, [sp, #16]
  40c750:	adrp	x20, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c754:	mov	x19, x2
  40c758:	mov	x2, x3
  40c75c:	ldr	x3, [x20, #3632]
  40c760:	b.eq	40c7ac <ferror@plt+0xa45c>  // b.none
  40c764:	cbz	x3, 40c7bc <ferror@plt+0xa46c>
  40c768:	str	x21, [sp, #32]
  40c76c:	add	x21, sp, #0x30
  40c770:	mov	w3, w4
  40c774:	mov	x0, x21
  40c778:	adrp	x2, 410000 <ferror@plt+0xdcb0>
  40c77c:	mov	x1, #0x40                  	// #64
  40c780:	add	x2, x2, #0xa10
  40c784:	bl	401ec0 <snprintf@plt>
  40c788:	ldr	x0, [x20, #3632]
  40c78c:	cbz	x19, 40c7e0 <ferror@plt+0xa490>
  40c790:	mov	x2, x21
  40c794:	mov	x1, x19
  40c798:	bl	40d480 <ferror@plt+0xb130>
  40c79c:	ldp	x19, x20, [sp, #16]
  40c7a0:	ldr	x21, [sp, #32]
  40c7a4:	ldp	x29, x30, [sp], #112
  40c7a8:	ret
  40c7ac:	cbz	x3, 40c7bc <ferror@plt+0xa46c>
  40c7b0:	ldp	x19, x20, [sp, #16]
  40c7b4:	ldp	x29, x30, [sp], #112
  40c7b8:	ret
  40c7bc:	mov	w3, #0x5                   	// #5
  40c7c0:	tst	w0, w3
  40c7c4:	b.eq	40c7b0 <ferror@plt+0xa460>  // b.none
  40c7c8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c7cc:	mov	w3, w4
  40c7d0:	ldr	x0, [x0, #4016]
  40c7d4:	ldr	x0, [x0]
  40c7d8:	bl	40ca58 <ferror@plt+0xa708>
  40c7dc:	b	40c7b0 <ferror@plt+0xa460>
  40c7e0:	mov	x1, x21
  40c7e4:	bl	40d350 <ferror@plt+0xb000>
  40c7e8:	ldr	x21, [sp, #32]
  40c7ec:	b	40c7b0 <ferror@plt+0xa460>
  40c7f0:	adrp	x7, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c7f4:	mov	w5, w0
  40c7f8:	tst	w0, #0x6
  40c7fc:	mov	x6, x3
  40c800:	ldr	x0, [x7, #3632]
  40c804:	b.eq	40c818 <ferror@plt+0xa4c8>  // b.none
  40c808:	cbz	x0, 40c820 <ferror@plt+0xa4d0>
  40c80c:	cbz	x2, 40c844 <ferror@plt+0xa4f4>
  40c810:	mov	x1, x2
  40c814:	b	40d6c8 <ferror@plt+0xb378>
  40c818:	cbz	x0, 40c820 <ferror@plt+0xa4d0>
  40c81c:	ret
  40c820:	mov	w0, #0x5                   	// #5
  40c824:	tst	w5, w0
  40c828:	b.eq	40c81c <ferror@plt+0xa4cc>  // b.none
  40c82c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c830:	mov	x3, x4
  40c834:	mov	x2, x6
  40c838:	ldr	x0, [x0, #4016]
  40c83c:	ldr	x0, [x0]
  40c840:	b	40ca58 <ferror@plt+0xa708>
  40c844:	b	40d3d8 <ferror@plt+0xb088>
  40c848:	adrp	x0, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c84c:	ldr	x0, [x0, #3632]
  40c850:	cbz	x0, 40c858 <ferror@plt+0xa508>
  40c854:	ret
  40c858:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40c85c:	adrp	x0, 410000 <ferror@plt+0xdcb0>
  40c860:	add	x0, x0, #0x900
  40c864:	ldr	x1, [x1, #4048]
  40c868:	ldr	x1, [x1]
  40c86c:	b	4022a0 <printf@plt>
  40c870:	cmp	w1, #0x0
  40c874:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40c878:	b.eq	40c91c <ferror@plt+0xa5cc>  // b.none
  40c87c:	stp	x29, x30, [sp, #-32]!
  40c880:	cmp	w0, #0x2
  40c884:	mov	x29, sp
  40c888:	b.eq	40c8b0 <ferror@plt+0xa560>  // b.none
  40c88c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40c890:	ldr	x0, [x0, #4016]
  40c894:	ldr	x0, [x0]
  40c898:	bl	401ee0 <fileno@plt>
  40c89c:	bl	4021e0 <isatty@plt>
  40c8a0:	cbnz	w0, 40c8b0 <ferror@plt+0xa560>
  40c8a4:	mov	w0, #0x0                   	// #0
  40c8a8:	ldp	x29, x30, [sp], #32
  40c8ac:	ret
  40c8b0:	adrp	x1, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40c8b4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40c8b8:	add	x0, x0, #0xaa8
  40c8bc:	stp	x19, x20, [sp, #16]
  40c8c0:	mov	w19, #0x1                   	// #1
  40c8c4:	add	x20, x1, #0xe38
  40c8c8:	str	w19, [x1, #3640]
  40c8cc:	bl	4022d0 <getenv@plt>
  40c8d0:	cbz	x0, 40c930 <ferror@plt+0xa5e0>
  40c8d4:	mov	w1, #0x3b                  	// #59
  40c8d8:	bl	402030 <strrchr@plt>
  40c8dc:	mov	x2, x0
  40c8e0:	mov	w0, w19
  40c8e4:	cbz	x2, 40c924 <ferror@plt+0xa5d4>
  40c8e8:	ldrb	w3, [x2, #1]
  40c8ec:	sub	w0, w3, #0x30
  40c8f0:	and	w0, w0, #0xff
  40c8f4:	cmp	w0, #0x6
  40c8f8:	cset	w1, ls  // ls = plast
  40c8fc:	cmp	w3, #0x38
  40c900:	csinc	w0, w1, wzr, ne  // ne = any
  40c904:	cbz	w0, 40c930 <ferror@plt+0xa5e0>
  40c908:	ldrb	w1, [x2, #2]
  40c90c:	cbnz	w1, 40c924 <ferror@plt+0xa5d4>
  40c910:	str	w19, [x20, #4]
  40c914:	ldp	x19, x20, [sp, #16]
  40c918:	b	40c8a8 <ferror@plt+0xa558>
  40c91c:	mov	w0, #0x0                   	// #0
  40c920:	ret
  40c924:	ldp	x19, x20, [sp, #16]
  40c928:	ldp	x29, x30, [sp], #32
  40c92c:	ret
  40c930:	mov	w0, w19
  40c934:	ldp	x19, x20, [sp, #16]
  40c938:	ldp	x29, x30, [sp], #32
  40c93c:	ret
  40c940:	cbz	x1, 40ca40 <ferror@plt+0xa6f0>
  40c944:	stp	x29, x30, [sp, #-48]!
  40c948:	mov	x29, sp
  40c94c:	stp	x19, x20, [sp, #16]
  40c950:	mov	x19, x0
  40c954:	mov	x20, x1
  40c958:	str	x21, [sp, #32]
  40c95c:	bl	401db0 <strlen@plt>
  40c960:	add	x3, x0, #0x10
  40c964:	add	x2, x0, #0x1
  40c968:	and	x3, x3, #0xfffffffffffffff0
  40c96c:	mov	x1, x19
  40c970:	sub	sp, sp, x3
  40c974:	mov	x0, sp
  40c978:	bl	401d70 <memcpy@plt>
  40c97c:	mov	x21, x0
  40c980:	mov	w1, #0x3d                  	// #61
  40c984:	bl	402240 <strchrnul@plt>
  40c988:	mov	x19, x0
  40c98c:	ldrb	w0, [x0]
  40c990:	cbz	w0, 40c998 <ferror@plt+0xa648>
  40c994:	strb	wzr, [x19], #1
  40c998:	mov	x0, x21
  40c99c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40c9a0:	add	x1, x1, #0xab8
  40c9a4:	bl	409440 <ferror@plt+0x70f0>
  40c9a8:	tst	w0, #0xff
  40c9ac:	b.ne	40ca08 <ferror@plt+0xa6b8>  // b.any
  40c9b0:	ldrb	w0, [x19]
  40c9b4:	cbz	w0, 40ca20 <ferror@plt+0xa6d0>
  40c9b8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40c9bc:	mov	x0, x19
  40c9c0:	add	x1, x1, #0xac0
  40c9c4:	bl	4020a0 <strcmp@plt>
  40c9c8:	cbz	w0, 40ca20 <ferror@plt+0xa6d0>
  40c9cc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40c9d0:	mov	x0, x19
  40c9d4:	add	x1, x1, #0xac8
  40c9d8:	bl	4020a0 <strcmp@plt>
  40c9dc:	cbnz	w0, 40c9f0 <ferror@plt+0xa6a0>
  40c9e0:	mov	w1, #0x1                   	// #1
  40c9e4:	mov	w0, w1
  40c9e8:	str	w1, [x20]
  40c9ec:	b	40ca0c <ferror@plt+0xa6bc>
  40c9f0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40c9f4:	mov	x0, x19
  40c9f8:	add	x1, x1, #0xad0
  40c9fc:	bl	4020a0 <strcmp@plt>
  40ca00:	cbz	w0, 40ca48 <ferror@plt+0xa6f8>
  40ca04:	nop
  40ca08:	mov	w0, #0x0                   	// #0
  40ca0c:	mov	sp, x29
  40ca10:	ldp	x19, x20, [sp, #16]
  40ca14:	ldr	x21, [sp, #32]
  40ca18:	ldp	x29, x30, [sp], #48
  40ca1c:	ret
  40ca20:	mov	w1, #0x2                   	// #2
  40ca24:	str	w1, [x20]
  40ca28:	mov	w0, #0x1                   	// #1
  40ca2c:	mov	sp, x29
  40ca30:	ldp	x19, x20, [sp, #16]
  40ca34:	ldr	x21, [sp, #32]
  40ca38:	ldp	x29, x30, [sp], #48
  40ca3c:	ret
  40ca40:	mov	w0, #0x0                   	// #0
  40ca44:	ret
  40ca48:	mov	w0, #0x1                   	// #1
  40ca4c:	str	wzr, [x20]
  40ca50:	b	40ca0c <ferror@plt+0xa6bc>
  40ca54:	nop
  40ca58:	stp	x29, x30, [sp, #-288]!
  40ca5c:	adrp	x8, 42b000 <stdin@@GLIBC_2.17+0x3ca0>
  40ca60:	mov	w10, #0xffffffd8            	// #-40
  40ca64:	mov	x29, sp
  40ca68:	ldr	w12, [x8, #3640]
  40ca6c:	add	x11, sp, #0xf0
  40ca70:	mov	w9, #0xffffff80            	// #-128
  40ca74:	stp	x21, x22, [sp, #32]
  40ca78:	mov	x22, x2
  40ca7c:	add	x2, sp, #0x120
  40ca80:	stp	x2, x2, [sp, #80]
  40ca84:	cmp	w12, #0x0
  40ca88:	str	x11, [sp, #96]
  40ca8c:	ccmp	w1, #0x6, #0x4, ne  // ne = any
  40ca90:	stp	w10, w9, [sp, #104]
  40ca94:	str	q0, [sp, #112]
  40ca98:	str	q1, [sp, #128]
  40ca9c:	str	q2, [sp, #144]
  40caa0:	str	q3, [sp, #160]
  40caa4:	str	q4, [sp, #176]
  40caa8:	str	q5, [sp, #192]
  40caac:	str	q6, [sp, #208]
  40cab0:	str	q7, [sp, #224]
  40cab4:	stp	x3, x4, [sp, #248]
  40cab8:	stp	x5, x6, [sp, #264]
  40cabc:	str	x7, [sp, #280]
  40cac0:	b.eq	40cb68 <ferror@plt+0xa818>  // b.none
  40cac4:	add	x8, x8, #0xe38
  40cac8:	stp	x19, x20, [sp, #16]
  40cacc:	mov	x20, x0
  40cad0:	ldr	w0, [x8, #4]
  40cad4:	cbnz	w0, 40cb58 <ferror@plt+0xa808>
  40cad8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cadc:	add	x0, x0, #0xb50
  40cae0:	add	x0, x0, #0x20
  40cae4:	ldr	w2, [x0, w1, uxtw #2]
  40cae8:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40caec:	add	x3, x3, #0xd10
  40caf0:	adrp	x21, 410000 <ferror@plt+0xdcb0>
  40caf4:	add	x21, x21, #0x900
  40caf8:	mov	x1, x21
  40cafc:	mov	x0, x20
  40cb00:	ldr	x2, [x3, w2, uxtw #3]
  40cb04:	bl	402320 <fprintf@plt>
  40cb08:	mov	w19, w0
  40cb0c:	ldp	x4, x5, [sp, #80]
  40cb10:	mov	x1, x22
  40cb14:	ldp	x6, x7, [sp, #96]
  40cb18:	add	x2, sp, #0x30
  40cb1c:	mov	x0, x20
  40cb20:	stp	x4, x5, [sp, #48]
  40cb24:	stp	x6, x7, [sp, #64]
  40cb28:	bl	402290 <vfprintf@plt>
  40cb2c:	add	w19, w19, w0
  40cb30:	mov	x1, x21
  40cb34:	mov	x0, x20
  40cb38:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40cb3c:	add	x2, x2, #0xad8
  40cb40:	bl	402320 <fprintf@plt>
  40cb44:	add	w0, w19, w0
  40cb48:	ldp	x19, x20, [sp, #16]
  40cb4c:	ldp	x21, x22, [sp, #32]
  40cb50:	ldp	x29, x30, [sp], #288
  40cb54:	ret
  40cb58:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cb5c:	add	x0, x0, #0xb50
  40cb60:	ldr	w2, [x0, w1, uxtw #2]
  40cb64:	b	40cae8 <ferror@plt+0xa798>
  40cb68:	ldp	x6, x7, [sp, #80]
  40cb6c:	mov	x1, x22
  40cb70:	ldp	x4, x5, [sp, #96]
  40cb74:	add	x2, sp, #0x30
  40cb78:	stp	x6, x7, [sp, #48]
  40cb7c:	stp	x4, x5, [sp, #64]
  40cb80:	bl	402290 <vfprintf@plt>
  40cb84:	ldp	x21, x22, [sp, #32]
  40cb88:	ldp	x29, x30, [sp], #288
  40cb8c:	ret
  40cb90:	and	w0, w0, #0xff
  40cb94:	cmp	w0, #0x2
  40cb98:	b.eq	40cbac <ferror@plt+0xa85c>  // b.none
  40cb9c:	cmp	w0, #0xa
  40cba0:	mov	w1, #0x3                   	// #3
  40cba4:	mov	w0, #0x6                   	// #6
  40cba8:	csel	w0, w0, w1, ne  // ne = any
  40cbac:	ret
  40cbb0:	and	w0, w0, #0xff
  40cbb4:	cmp	w0, #0x2
  40cbb8:	b.eq	40cbd0 <ferror@plt+0xa880>  // b.none
  40cbbc:	cmp	w0, #0x6
  40cbc0:	mov	w1, #0x4                   	// #4
  40cbc4:	mov	w0, #0x6                   	// #6
  40cbc8:	csel	w0, w0, w1, ne  // ne = any
  40cbcc:	ret
  40cbd0:	mov	w0, #0x5                   	// #5
  40cbd4:	ret
  40cbd8:	stp	x29, x30, [sp, #-80]!
  40cbdc:	mov	x29, sp
  40cbe0:	stp	x19, x20, [sp, #16]
  40cbe4:	mov	x20, x1
  40cbe8:	mov	x19, x3
  40cbec:	stp	x21, x22, [sp, #32]
  40cbf0:	mov	w22, w0
  40cbf4:	mov	x21, x2
  40cbf8:	stp	x25, x26, [sp, #64]
  40cbfc:	bl	4022c0 <__errno_location@plt>
  40cc00:	cmp	w22, #0x1c
  40cc04:	mov	x25, x0
  40cc08:	b.eq	40cc2c <ferror@plt+0xa8dc>  // b.none
  40cc0c:	mov	w1, #0x61                  	// #97
  40cc10:	str	w1, [x25]
  40cc14:	mov	x0, #0x0                   	// #0
  40cc18:	ldp	x19, x20, [sp, #16]
  40cc1c:	ldp	x21, x22, [sp, #32]
  40cc20:	ldp	x25, x26, [sp, #64]
  40cc24:	ldp	x29, x30, [sp], #80
  40cc28:	ret
  40cc2c:	stp	x23, x24, [sp, #48]
  40cc30:	adrp	x26, 411000 <ferror@plt+0xecb0>
  40cc34:	mov	x24, x21
  40cc38:	add	x26, x26, #0xb90
  40cc3c:	mov	w23, #0x2f                  	// #47
  40cc40:	str	wzr, [x0]
  40cc44:	b	40cc58 <ferror@plt+0xa908>
  40cc48:	tbnz	w22, #8, 40ccb0 <ferror@plt+0xa960>
  40cc4c:	add	x19, x19, x1
  40cc50:	strb	w23, [x24, w0, sxtw]
  40cc54:	add	x24, x2, #0x1
  40cc58:	ldr	w22, [x20]
  40cc5c:	mov	x1, x19
  40cc60:	mov	x2, x26
  40cc64:	mov	x0, x24
  40cc68:	rev	w22, w22
  40cc6c:	add	x20, x20, #0x4
  40cc70:	lsr	w3, w22, #12
  40cc74:	bl	401ec0 <snprintf@plt>
  40cc78:	sxtw	x1, w0
  40cc7c:	cmp	x19, w0, sxtw
  40cc80:	add	x2, x24, x1
  40cc84:	mvn	x1, x1
  40cc88:	b.hi	40cc48 <ferror@plt+0xa8f8>  // b.pmore
  40cc8c:	mov	w1, #0xfffffff9            	// #-7
  40cc90:	mov	x0, #0x0                   	// #0
  40cc94:	ldp	x23, x24, [sp, #48]
  40cc98:	str	w1, [x25]
  40cc9c:	ldp	x19, x20, [sp, #16]
  40cca0:	ldp	x21, x22, [sp, #32]
  40cca4:	ldp	x25, x26, [sp, #64]
  40cca8:	ldp	x29, x30, [sp], #80
  40ccac:	ret
  40ccb0:	mov	x0, x21
  40ccb4:	ldp	x19, x20, [sp, #16]
  40ccb8:	ldp	x21, x22, [sp, #32]
  40ccbc:	ldp	x23, x24, [sp, #48]
  40ccc0:	ldp	x25, x26, [sp, #64]
  40ccc4:	ldp	x29, x30, [sp], #80
  40ccc8:	ret
  40cccc:	nop
  40ccd0:	stp	x29, x30, [sp, #-80]!
  40ccd4:	mov	x29, sp
  40ccd8:	stp	x19, x20, [sp, #16]
  40ccdc:	lsr	x19, x3, #2
  40cce0:	mov	x20, x2
  40cce4:	stp	x21, x22, [sp, #32]
  40cce8:	mov	w22, w0
  40ccec:	mov	x21, x1
  40ccf0:	bl	4022c0 <__errno_location@plt>
  40ccf4:	mov	x1, x0
  40ccf8:	cmp	w22, #0x1c
  40ccfc:	b.ne	40cde4 <ferror@plt+0xaa94>  // b.any
  40cd00:	str	wzr, [x0]
  40cd04:	cbz	w19, 40cd90 <ferror@plt+0xaa40>
  40cd08:	sub	w19, w19, #0x1
  40cd0c:	mov	x22, #0xfffff               	// #1048575
  40cd10:	add	x19, x19, #0x1
  40cd14:	str	x23, [sp, #48]
  40cd18:	add	x23, sp, #0x48
  40cd1c:	add	x19, x20, x19, lsl #2
  40cd20:	b	40cd5c <ferror@plt+0xaa0c>
  40cd24:	ldr	x2, [sp, #72]
  40cd28:	lsl	w0, w0, #12
  40cd2c:	rev	w0, w0
  40cd30:	cmp	x2, x21
  40cd34:	b.eq	40cd74 <ferror@plt+0xaa24>  // b.none
  40cd38:	str	w0, [x20]
  40cd3c:	add	x21, x2, #0x1
  40cd40:	ldrb	w2, [x2]
  40cd44:	cmp	w2, #0x2f
  40cd48:	cbz	w2, 40cdc4 <ferror@plt+0xaa74>
  40cd4c:	add	x20, x20, #0x4
  40cd50:	b.ne	40cd74 <ferror@plt+0xaa24>  // b.any
  40cd54:	cmp	x20, x19
  40cd58:	b.eq	40cd8c <ferror@plt+0xaa3c>  // b.none
  40cd5c:	mov	x1, x23
  40cd60:	mov	x0, x21
  40cd64:	mov	w2, #0x0                   	// #0
  40cd68:	bl	401da0 <strtoul@plt>
  40cd6c:	cmp	x0, x22
  40cd70:	b.ls	40cd24 <ferror@plt+0xa9d4>  // b.plast
  40cd74:	ldr	x23, [sp, #48]
  40cd78:	mov	w0, #0x0                   	// #0
  40cd7c:	ldp	x19, x20, [sp, #16]
  40cd80:	ldp	x21, x22, [sp, #32]
  40cd84:	ldp	x29, x30, [sp], #80
  40cd88:	ret
  40cd8c:	ldr	x23, [sp, #48]
  40cd90:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40cd94:	mov	x2, #0x18                  	// #24
  40cd98:	mov	x1, #0x1                   	// #1
  40cd9c:	ldr	x3, [x3, #3992]
  40cda0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cda4:	add	x0, x0, #0xb98
  40cda8:	ldr	x3, [x3]
  40cdac:	bl	402180 <fwrite@plt>
  40cdb0:	mov	w0, #0x0                   	// #0
  40cdb4:	ldp	x19, x20, [sp, #16]
  40cdb8:	ldp	x21, x22, [sp, #32]
  40cdbc:	ldp	x29, x30, [sp], #80
  40cdc0:	ret
  40cdc4:	orr	w1, w0, #0x10000
  40cdc8:	mov	w0, #0x1                   	// #1
  40cdcc:	ldr	x23, [sp, #48]
  40cdd0:	str	w1, [x20]
  40cdd4:	ldp	x19, x20, [sp, #16]
  40cdd8:	ldp	x21, x22, [sp, #32]
  40cddc:	ldp	x29, x30, [sp], #80
  40cde0:	ret
  40cde4:	mov	w2, #0x61                  	// #97
  40cde8:	mov	w0, #0xffffffff            	// #-1
  40cdec:	str	w2, [x1]
  40cdf0:	b	40cd7c <ferror@plt+0xaa2c>
  40cdf4:	nop
  40cdf8:	stp	x29, x30, [sp, #-32]!
  40cdfc:	mov	x29, sp
  40ce00:	stp	x19, x20, [sp, #16]
  40ce04:	mov	x19, x0
  40ce08:	mov	w20, w1
  40ce0c:	ldrb	w0, [x0, #13]
  40ce10:	ldr	x1, [x19]
  40ce14:	cbnz	w0, 40ce44 <ferror@plt+0xaaf4>
  40ce18:	mov	w0, #0x2c                  	// #44
  40ce1c:	strb	w0, [x19, #13]
  40ce20:	mov	w0, w20
  40ce24:	bl	401e70 <putc@plt>
  40ce28:	strb	wzr, [x19, #13]
  40ce2c:	ldr	w0, [x19, #8]
  40ce30:	add	w0, w0, #0x1
  40ce34:	str	w0, [x19, #8]
  40ce38:	ldp	x19, x20, [sp, #16]
  40ce3c:	ldp	x29, x30, [sp], #32
  40ce40:	ret
  40ce44:	bl	401e70 <putc@plt>
  40ce48:	ldr	x1, [x19]
  40ce4c:	b	40ce18 <ferror@plt+0xaac8>
  40ce50:	stp	x29, x30, [sp, #-48]!
  40ce54:	mov	x29, sp
  40ce58:	stp	x19, x20, [sp, #16]
  40ce5c:	mov	x20, x0
  40ce60:	mov	w0, #0xa                   	// #10
  40ce64:	ldr	x1, [x20]
  40ce68:	bl	401e70 <putc@plt>
  40ce6c:	ldr	w0, [x20, #8]
  40ce70:	cbz	w0, 40ceb0 <ferror@plt+0xab60>
  40ce74:	str	x21, [sp, #32]
  40ce78:	adrp	x21, 411000 <ferror@plt+0xecb0>
  40ce7c:	add	x21, x21, #0xbb8
  40ce80:	mov	w19, #0x0                   	// #0
  40ce84:	nop
  40ce88:	ldr	x3, [x20]
  40ce8c:	mov	x0, x21
  40ce90:	mov	x2, #0x4                   	// #4
  40ce94:	mov	x1, #0x1                   	// #1
  40ce98:	add	w19, w19, #0x1
  40ce9c:	bl	402180 <fwrite@plt>
  40cea0:	ldr	w0, [x20, #8]
  40cea4:	cmp	w19, w0
  40cea8:	b.cc	40ce88 <ferror@plt+0xab38>  // b.lo, b.ul, b.last
  40ceac:	ldr	x21, [sp, #32]
  40ceb0:	ldp	x19, x20, [sp, #16]
  40ceb4:	ldp	x29, x30, [sp], #48
  40ceb8:	ret
  40cebc:	nop
  40cec0:	stp	x29, x30, [sp, #-16]!
  40cec4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40cec8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40cecc:	mov	x29, sp
  40ced0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40ced4:	add	x3, x3, #0xc78
  40ced8:	add	x1, x1, #0xbc0
  40cedc:	add	x0, x0, #0xbd0
  40cee0:	mov	w2, #0x85                  	// #133
  40cee4:	bl	4022b0 <__assert_fail@plt>
  40cee8:	stp	x29, x30, [sp, #-48]!
  40ceec:	mov	x29, sp
  40cef0:	stp	x19, x20, [sp, #16]
  40cef4:	mov	x20, x0
  40cef8:	mov	x19, x1
  40cefc:	mov	w0, #0x22                  	// #34
  40cf00:	ldr	x1, [x20]
  40cf04:	bl	401e70 <putc@plt>
  40cf08:	ldrb	w0, [x19]
  40cf0c:	cbz	w0, 40cf9c <ferror@plt+0xac4c>
  40cf10:	stp	x21, x22, [sp, #32]
  40cf14:	adrp	x22, 411000 <ferror@plt+0xecb0>
  40cf18:	adrp	x21, 411000 <ferror@plt+0xecb0>
  40cf1c:	add	x22, x22, #0xbf0
  40cf20:	add	x21, x21, #0xc18
  40cf24:	b	40cf58 <ferror@plt+0xac08>
  40cf28:	cmp	w0, #0x8
  40cf2c:	b.eq	40d044 <ferror@plt+0xacf4>  // b.none
  40cf30:	cmp	w0, #0x9
  40cf34:	b.ne	40d038 <ferror@plt+0xace8>  // b.any
  40cf38:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cf3c:	mov	x2, #0x2                   	// #2
  40cf40:	add	x0, x0, #0xbe0
  40cf44:	mov	x1, #0x1                   	// #1
  40cf48:	bl	402180 <fwrite@plt>
  40cf4c:	nop
  40cf50:	ldrb	w0, [x19, #1]!
  40cf54:	cbz	w0, 40cf98 <ferror@plt+0xac48>
  40cf58:	cmp	w0, #0xd
  40cf5c:	ldr	x3, [x20]
  40cf60:	b.eq	40d010 <ferror@plt+0xacc0>  // b.none
  40cf64:	b.hi	40cfb0 <ferror@plt+0xac60>  // b.pmore
  40cf68:	cmp	w0, #0xa
  40cf6c:	b.eq	40cff8 <ferror@plt+0xaca8>  // b.none
  40cf70:	b.ls	40cf28 <ferror@plt+0xabd8>  // b.plast
  40cf74:	cmp	w0, #0xc
  40cf78:	b.ne	40d038 <ferror@plt+0xace8>  // b.any
  40cf7c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cf80:	mov	x2, #0x2                   	// #2
  40cf84:	add	x0, x0, #0xbf8
  40cf88:	mov	x1, #0x1                   	// #1
  40cf8c:	bl	402180 <fwrite@plt>
  40cf90:	ldrb	w0, [x19, #1]!
  40cf94:	cbnz	w0, 40cf58 <ferror@plt+0xac08>
  40cf98:	ldp	x21, x22, [sp, #32]
  40cf9c:	mov	w0, #0x22                  	// #34
  40cfa0:	ldr	x1, [x20]
  40cfa4:	ldp	x19, x20, [sp, #16]
  40cfa8:	ldp	x29, x30, [sp], #48
  40cfac:	b	401e70 <putc@plt>
  40cfb0:	cmp	w0, #0x27
  40cfb4:	b.eq	40d024 <ferror@plt+0xacd4>  // b.none
  40cfb8:	cmp	w0, #0x5c
  40cfbc:	b.ne	40cfd8 <ferror@plt+0xac88>  // b.any
  40cfc0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cfc4:	mov	x2, #0x2                   	// #2
  40cfc8:	mov	x1, #0x1                   	// #1
  40cfcc:	add	x0, x0, #0xc08
  40cfd0:	bl	402180 <fwrite@plt>
  40cfd4:	b	40cf50 <ferror@plt+0xac00>
  40cfd8:	cmp	w0, #0x22
  40cfdc:	b.ne	40d038 <ferror@plt+0xace8>  // b.any
  40cfe0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cfe4:	mov	x2, #0x2                   	// #2
  40cfe8:	mov	x1, #0x1                   	// #1
  40cfec:	add	x0, x0, #0xc10
  40cff0:	bl	402180 <fwrite@plt>
  40cff4:	b	40cf50 <ferror@plt+0xac00>
  40cff8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40cffc:	mov	x2, #0x2                   	// #2
  40d000:	mov	x1, #0x1                   	// #1
  40d004:	add	x0, x0, #0xbe8
  40d008:	bl	402180 <fwrite@plt>
  40d00c:	b	40cf50 <ferror@plt+0xac00>
  40d010:	mov	x0, x22
  40d014:	mov	x2, #0x2                   	// #2
  40d018:	mov	x1, #0x1                   	// #1
  40d01c:	bl	402180 <fwrite@plt>
  40d020:	b	40cf50 <ferror@plt+0xac00>
  40d024:	mov	x0, x21
  40d028:	mov	x2, #0x2                   	// #2
  40d02c:	mov	x1, #0x1                   	// #1
  40d030:	bl	402180 <fwrite@plt>
  40d034:	b	40cf50 <ferror@plt+0xac00>
  40d038:	mov	x1, x3
  40d03c:	bl	401e70 <putc@plt>
  40d040:	b	40cf50 <ferror@plt+0xac00>
  40d044:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40d048:	mov	x2, #0x2                   	// #2
  40d04c:	mov	x1, #0x1                   	// #1
  40d050:	add	x0, x0, #0xc00
  40d054:	bl	402180 <fwrite@plt>
  40d058:	b	40cf50 <ferror@plt+0xac00>
  40d05c:	nop
  40d060:	stp	x29, x30, [sp, #-32]!
  40d064:	mov	x29, sp
  40d068:	str	x19, [sp, #16]
  40d06c:	mov	x19, x0
  40d070:	mov	x0, #0x10                  	// #16
  40d074:	bl	401f20 <malloc@plt>
  40d078:	cbz	x0, 40d088 <ferror@plt+0xad38>
  40d07c:	str	x19, [x0]
  40d080:	str	wzr, [x0, #8]
  40d084:	strh	wzr, [x0, #12]
  40d088:	ldr	x19, [sp, #16]
  40d08c:	ldp	x29, x30, [sp], #32
  40d090:	ret
  40d094:	nop
  40d098:	stp	x29, x30, [sp, #-32]!
  40d09c:	mov	x29, sp
  40d0a0:	stp	x19, x20, [sp, #16]
  40d0a4:	mov	x19, x0
  40d0a8:	ldr	x20, [x0]
  40d0ac:	ldr	w0, [x20, #8]
  40d0b0:	cbnz	w0, 40d0e0 <ferror@plt+0xad90>
  40d0b4:	ldr	x1, [x20]
  40d0b8:	mov	w0, #0xa                   	// #10
  40d0bc:	bl	401ea0 <fputc@plt>
  40d0c0:	ldr	x0, [x20]
  40d0c4:	bl	4021a0 <fflush@plt>
  40d0c8:	mov	x0, x20
  40d0cc:	bl	402110 <free@plt>
  40d0d0:	str	xzr, [x19]
  40d0d4:	ldp	x19, x20, [sp, #16]
  40d0d8:	ldp	x29, x30, [sp], #32
  40d0dc:	ret
  40d0e0:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d0e4:	add	x3, x3, #0xc78
  40d0e8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40d0ec:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40d0f0:	add	x3, x3, #0x10
  40d0f4:	add	x1, x1, #0xbc0
  40d0f8:	add	x0, x0, #0xc20
  40d0fc:	mov	w2, #0x6e                  	// #110
  40d100:	bl	4022b0 <__assert_fail@plt>
  40d104:	nop
  40d108:	strb	w1, [x0, #12]
  40d10c:	ret
  40d110:	stp	x29, x30, [sp, #-32]!
  40d114:	mov	x29, sp
  40d118:	stp	x19, x20, [sp, #16]
  40d11c:	mov	x19, x0
  40d120:	mov	x20, x1
  40d124:	ldrb	w0, [x0, #13]
  40d128:	cbnz	w0, 40d174 <ferror@plt+0xae24>
  40d12c:	ldrb	w0, [x19, #12]
  40d130:	mov	w1, #0x2c                  	// #44
  40d134:	strb	w1, [x19, #13]
  40d138:	cbz	w0, 40d144 <ferror@plt+0xadf4>
  40d13c:	mov	x0, x19
  40d140:	bl	40ce50 <ferror@plt+0xab00>
  40d144:	strb	wzr, [x19, #13]
  40d148:	mov	x1, x20
  40d14c:	mov	x0, x19
  40d150:	bl	40cee8 <ferror@plt+0xab98>
  40d154:	ldr	x1, [x19]
  40d158:	mov	w0, #0x3a                  	// #58
  40d15c:	bl	401e70 <putc@plt>
  40d160:	ldrb	w0, [x19, #12]
  40d164:	cbnz	w0, 40d180 <ferror@plt+0xae30>
  40d168:	ldp	x19, x20, [sp, #16]
  40d16c:	ldp	x29, x30, [sp], #32
  40d170:	ret
  40d174:	ldr	x1, [x19]
  40d178:	bl	401e70 <putc@plt>
  40d17c:	b	40d12c <ferror@plt+0xaddc>
  40d180:	ldr	x1, [x19]
  40d184:	mov	w0, #0x20                  	// #32
  40d188:	ldp	x19, x20, [sp, #16]
  40d18c:	ldp	x29, x30, [sp], #32
  40d190:	b	401e70 <putc@plt>
  40d194:	nop
  40d198:	stp	x29, x30, [sp, #-272]!
  40d19c:	mov	w9, #0xffffffd0            	// #-48
  40d1a0:	mov	x29, sp
  40d1a4:	stp	x19, x20, [sp, #16]
  40d1a8:	mov	x19, x0
  40d1ac:	add	x10, sp, #0xe0
  40d1b0:	str	q0, [sp, #96]
  40d1b4:	mov	w0, #0xffffff80            	// #-128
  40d1b8:	mov	x20, x1
  40d1bc:	ldrb	w8, [x19, #13]
  40d1c0:	add	x1, sp, #0x110
  40d1c4:	stp	x1, x1, [sp, #64]
  40d1c8:	str	x10, [sp, #80]
  40d1cc:	stp	w9, w0, [sp, #88]
  40d1d0:	str	q1, [sp, #112]
  40d1d4:	str	q2, [sp, #128]
  40d1d8:	str	q3, [sp, #144]
  40d1dc:	str	q4, [sp, #160]
  40d1e0:	str	q5, [sp, #176]
  40d1e4:	str	q6, [sp, #192]
  40d1e8:	str	q7, [sp, #208]
  40d1ec:	stp	x2, x3, [sp, #224]
  40d1f0:	stp	x4, x5, [sp, #240]
  40d1f4:	stp	x6, x7, [sp, #256]
  40d1f8:	ldr	x0, [x19]
  40d1fc:	cbnz	w8, 40d230 <ferror@plt+0xaee0>
  40d200:	ldp	x6, x7, [sp, #64]
  40d204:	mov	w1, #0x2c                  	// #44
  40d208:	ldp	x4, x5, [sp, #80]
  40d20c:	strb	w1, [x19, #13]
  40d210:	add	x2, sp, #0x20
  40d214:	mov	x1, x20
  40d218:	stp	x6, x7, [sp, #32]
  40d21c:	stp	x4, x5, [sp, #48]
  40d220:	bl	402290 <vfprintf@plt>
  40d224:	ldp	x19, x20, [sp, #16]
  40d228:	ldp	x29, x30, [sp], #272
  40d22c:	ret
  40d230:	mov	x1, x0
  40d234:	mov	w0, w8
  40d238:	bl	401e70 <putc@plt>
  40d23c:	ldr	x0, [x19]
  40d240:	b	40d200 <ferror@plt+0xaeb0>
  40d244:	nop
  40d248:	mov	w1, #0x7b                  	// #123
  40d24c:	b	40cdf8 <ferror@plt+0xaaa8>
  40d250:	stp	x29, x30, [sp, #-32]!
  40d254:	mov	x29, sp
  40d258:	ldr	w1, [x0, #8]
  40d25c:	str	x19, [sp, #16]
  40d260:	cbz	w1, 40d2a4 <ferror@plt+0xaf54>
  40d264:	ldrb	w2, [x0, #13]
  40d268:	sub	w1, w1, #0x1
  40d26c:	str	w1, [x0, #8]
  40d270:	mov	x19, x0
  40d274:	cbz	w2, 40d284 <ferror@plt+0xaf34>
  40d278:	ldrb	w1, [x0, #12]
  40d27c:	cbz	w1, 40d284 <ferror@plt+0xaf34>
  40d280:	bl	40ce50 <ferror@plt+0xab00>
  40d284:	ldr	x1, [x19]
  40d288:	mov	w0, #0x7d                  	// #125
  40d28c:	bl	401e70 <putc@plt>
  40d290:	mov	w0, #0x2c                  	// #44
  40d294:	strb	w0, [x19, #13]
  40d298:	ldr	x19, [sp, #16]
  40d29c:	ldp	x29, x30, [sp], #32
  40d2a0:	ret
  40d2a4:	bl	40cec0 <ferror@plt+0xab70>
  40d2a8:	stp	x29, x30, [sp, #-32]!
  40d2ac:	mov	w1, #0x5b                  	// #91
  40d2b0:	mov	x29, sp
  40d2b4:	str	x19, [sp, #16]
  40d2b8:	mov	x19, x0
  40d2bc:	bl	40cdf8 <ferror@plt+0xaaa8>
  40d2c0:	ldrb	w0, [x19, #12]
  40d2c4:	cbnz	w0, 40d2d4 <ferror@plt+0xaf84>
  40d2c8:	ldr	x19, [sp, #16]
  40d2cc:	ldp	x29, x30, [sp], #32
  40d2d0:	ret
  40d2d4:	ldr	x1, [x19]
  40d2d8:	mov	w0, #0x20                  	// #32
  40d2dc:	ldr	x19, [sp, #16]
  40d2e0:	ldp	x29, x30, [sp], #32
  40d2e4:	b	401e70 <putc@plt>
  40d2e8:	stp	x29, x30, [sp, #-32]!
  40d2ec:	mov	x29, sp
  40d2f0:	str	x19, [sp, #16]
  40d2f4:	mov	x19, x0
  40d2f8:	ldrb	w0, [x0, #12]
  40d2fc:	cbz	w0, 40d308 <ferror@plt+0xafb8>
  40d300:	ldrb	w0, [x19, #13]
  40d304:	cbnz	w0, 40d33c <ferror@plt+0xafec>
  40d308:	ldr	w0, [x19, #8]
  40d30c:	strb	wzr, [x19, #13]
  40d310:	cbz	w0, 40d34c <ferror@plt+0xaffc>
  40d314:	ldr	x1, [x19]
  40d318:	sub	w0, w0, #0x1
  40d31c:	str	w0, [x19, #8]
  40d320:	mov	w0, #0x5d                  	// #93
  40d324:	bl	401e70 <putc@plt>
  40d328:	mov	w0, #0x2c                  	// #44
  40d32c:	strb	w0, [x19, #13]
  40d330:	ldr	x19, [sp, #16]
  40d334:	ldp	x29, x30, [sp], #32
  40d338:	ret
  40d33c:	ldr	x1, [x19]
  40d340:	mov	w0, #0x20                  	// #32
  40d344:	bl	401e70 <putc@plt>
  40d348:	b	40d308 <ferror@plt+0xafb8>
  40d34c:	bl	40cec0 <ferror@plt+0xab70>
  40d350:	stp	x29, x30, [sp, #-32]!
  40d354:	mov	x29, sp
  40d358:	stp	x19, x20, [sp, #16]
  40d35c:	mov	x19, x0
  40d360:	mov	x20, x1
  40d364:	ldrb	w0, [x0, #13]
  40d368:	cbnz	w0, 40d388 <ferror@plt+0xb038>
  40d36c:	mov	w0, #0x2c                  	// #44
  40d370:	strb	w0, [x19, #13]
  40d374:	mov	x1, x20
  40d378:	mov	x0, x19
  40d37c:	ldp	x19, x20, [sp, #16]
  40d380:	ldp	x29, x30, [sp], #32
  40d384:	b	40cee8 <ferror@plt+0xab98>
  40d388:	ldr	x1, [x19]
  40d38c:	bl	401e70 <putc@plt>
  40d390:	mov	w0, #0x2c                  	// #44
  40d394:	strb	w0, [x19, #13]
  40d398:	mov	x1, x20
  40d39c:	mov	x0, x19
  40d3a0:	ldp	x19, x20, [sp, #16]
  40d3a4:	ldp	x29, x30, [sp], #32
  40d3a8:	b	40cee8 <ferror@plt+0xab98>
  40d3ac:	nop
  40d3b0:	tst	w1, #0xff
  40d3b4:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d3b8:	adrp	x2, 411000 <ferror@plt+0xecb0>
  40d3bc:	add	x3, x3, #0xa98
  40d3c0:	add	x2, x2, #0xa90
  40d3c4:	adrp	x1, 410000 <ferror@plt+0xdcb0>
  40d3c8:	csel	x2, x2, x3, ne  // ne = any
  40d3cc:	add	x1, x1, #0x900
  40d3d0:	b	40d198 <ferror@plt+0xae48>
  40d3d4:	nop
  40d3d8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40d3dc:	add	x1, x1, #0xc38
  40d3e0:	b	40d198 <ferror@plt+0xae48>
  40d3e4:	nop
  40d3e8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40d3ec:	add	x1, x1, #0xc40
  40d3f0:	b	40d198 <ferror@plt+0xae48>
  40d3f4:	nop
  40d3f8:	and	w2, w1, #0xff
  40d3fc:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40d400:	add	x1, x1, #0xc48
  40d404:	b	40d198 <ferror@plt+0xae48>
  40d408:	and	w2, w1, #0xffff
  40d40c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40d410:	add	x1, x1, #0xc50
  40d414:	b	40d198 <ferror@plt+0xae48>
  40d418:	mov	w2, w1
  40d41c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d420:	add	x1, x3, #0xb90
  40d424:	b	40d198 <ferror@plt+0xae48>
  40d428:	mov	x2, x1
  40d42c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d430:	add	x1, x3, #0xc58
  40d434:	b	40d198 <ferror@plt+0xae48>
  40d438:	mov	x2, x1
  40d43c:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d440:	add	x1, x3, #0xc60
  40d444:	b	40d198 <ferror@plt+0xae48>
  40d448:	b	40d428 <ferror@plt+0xb0d8>
  40d44c:	nop
  40d450:	mov	x2, x1
  40d454:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d458:	add	x1, x3, #0xc68
  40d45c:	b	40d198 <ferror@plt+0xae48>
  40d460:	mov	w2, w1
  40d464:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d468:	add	x1, x3, #0x820
  40d46c:	b	40d198 <ferror@plt+0xae48>
  40d470:	mov	x2, x1
  40d474:	adrp	x3, 411000 <ferror@plt+0xecb0>
  40d478:	add	x1, x3, #0xc70
  40d47c:	b	40d198 <ferror@plt+0xae48>
  40d480:	stp	x29, x30, [sp, #-32]!
  40d484:	mov	x29, sp
  40d488:	stp	x19, x20, [sp, #16]
  40d48c:	mov	x20, x2
  40d490:	mov	x19, x0
  40d494:	bl	40d110 <ferror@plt+0xadc0>
  40d498:	mov	x1, x20
  40d49c:	mov	x0, x19
  40d4a0:	ldp	x19, x20, [sp, #16]
  40d4a4:	ldp	x29, x30, [sp], #32
  40d4a8:	b	40d350 <ferror@plt+0xb000>
  40d4ac:	nop
  40d4b0:	stp	x29, x30, [sp, #-32]!
  40d4b4:	mov	x29, sp
  40d4b8:	stp	x19, x20, [sp, #16]
  40d4bc:	and	w20, w2, #0xff
  40d4c0:	mov	x19, x0
  40d4c4:	bl	40d110 <ferror@plt+0xadc0>
  40d4c8:	mov	w1, w20
  40d4cc:	mov	x0, x19
  40d4d0:	ldp	x19, x20, [sp, #16]
  40d4d4:	ldp	x29, x30, [sp], #32
  40d4d8:	b	40d3b0 <ferror@plt+0xb060>
  40d4dc:	nop
  40d4e0:	stp	x29, x30, [sp, #-32]!
  40d4e4:	mov	x29, sp
  40d4e8:	str	d8, [sp, #24]
  40d4ec:	fmov	d8, d0
  40d4f0:	str	x19, [sp, #16]
  40d4f4:	mov	x19, x0
  40d4f8:	bl	40d110 <ferror@plt+0xadc0>
  40d4fc:	fmov	d0, d8
  40d500:	mov	x0, x19
  40d504:	ldr	d8, [sp, #24]
  40d508:	ldr	x19, [sp, #16]
  40d50c:	ldp	x29, x30, [sp], #32
  40d510:	b	40d3e8 <ferror@plt+0xb098>
  40d514:	nop
  40d518:	stp	x29, x30, [sp, #-32]!
  40d51c:	mov	x29, sp
  40d520:	stp	x19, x20, [sp, #16]
  40d524:	mov	w20, w2
  40d528:	mov	x19, x0
  40d52c:	bl	40d110 <ferror@plt+0xadc0>
  40d530:	mov	w1, w20
  40d534:	mov	x0, x19
  40d538:	ldp	x19, x20, [sp, #16]
  40d53c:	ldp	x29, x30, [sp], #32
  40d540:	b	40d418 <ferror@plt+0xb0c8>
  40d544:	nop
  40d548:	stp	x29, x30, [sp, #-32]!
  40d54c:	mov	x29, sp
  40d550:	stp	x19, x20, [sp, #16]
  40d554:	mov	x20, x2
  40d558:	mov	x19, x0
  40d55c:	bl	40d110 <ferror@plt+0xadc0>
  40d560:	mov	x1, x20
  40d564:	mov	x0, x19
  40d568:	ldp	x19, x20, [sp, #16]
  40d56c:	ldp	x29, x30, [sp], #32
  40d570:	b	40d428 <ferror@plt+0xb0d8>
  40d574:	nop
  40d578:	stp	x29, x30, [sp, #-32]!
  40d57c:	mov	x29, sp
  40d580:	stp	x19, x20, [sp, #16]
  40d584:	mov	x20, x2
  40d588:	mov	x19, x0
  40d58c:	bl	40d110 <ferror@plt+0xadc0>
  40d590:	mov	x1, x20
  40d594:	mov	x0, x19
  40d598:	ldp	x19, x20, [sp, #16]
  40d59c:	ldp	x29, x30, [sp], #32
  40d5a0:	b	40d438 <ferror@plt+0xb0e8>
  40d5a4:	nop
  40d5a8:	stp	x29, x30, [sp, #-32]!
  40d5ac:	mov	x29, sp
  40d5b0:	stp	x19, x20, [sp, #16]
  40d5b4:	and	w20, w2, #0xff
  40d5b8:	mov	x19, x0
  40d5bc:	bl	40d110 <ferror@plt+0xadc0>
  40d5c0:	mov	w1, w20
  40d5c4:	mov	x0, x19
  40d5c8:	ldp	x19, x20, [sp, #16]
  40d5cc:	ldp	x29, x30, [sp], #32
  40d5d0:	b	40d3f8 <ferror@plt+0xb0a8>
  40d5d4:	nop
  40d5d8:	stp	x29, x30, [sp, #-32]!
  40d5dc:	mov	x29, sp
  40d5e0:	stp	x19, x20, [sp, #16]
  40d5e4:	and	w20, w2, #0xffff
  40d5e8:	mov	x19, x0
  40d5ec:	bl	40d110 <ferror@plt+0xadc0>
  40d5f0:	mov	w1, w20
  40d5f4:	mov	x0, x19
  40d5f8:	ldp	x19, x20, [sp, #16]
  40d5fc:	ldp	x29, x30, [sp], #32
  40d600:	b	40d408 <ferror@plt+0xb0b8>
  40d604:	nop
  40d608:	stp	x29, x30, [sp, #-32]!
  40d60c:	mov	x29, sp
  40d610:	stp	x19, x20, [sp, #16]
  40d614:	mov	x20, x2
  40d618:	mov	x19, x0
  40d61c:	bl	40d110 <ferror@plt+0xadc0>
  40d620:	mov	x1, x20
  40d624:	mov	x0, x19
  40d628:	ldp	x19, x20, [sp, #16]
  40d62c:	ldp	x29, x30, [sp], #32
  40d630:	b	40d448 <ferror@plt+0xb0f8>
  40d634:	nop
  40d638:	stp	x29, x30, [sp, #-32]!
  40d63c:	mov	x29, sp
  40d640:	stp	x19, x20, [sp, #16]
  40d644:	mov	x20, x2
  40d648:	mov	x19, x0
  40d64c:	bl	40d110 <ferror@plt+0xadc0>
  40d650:	mov	x1, x20
  40d654:	mov	x0, x19
  40d658:	ldp	x19, x20, [sp, #16]
  40d65c:	ldp	x29, x30, [sp], #32
  40d660:	b	40d450 <ferror@plt+0xb100>
  40d664:	nop
  40d668:	stp	x29, x30, [sp, #-32]!
  40d66c:	mov	x29, sp
  40d670:	stp	x19, x20, [sp, #16]
  40d674:	mov	w20, w2
  40d678:	mov	x19, x0
  40d67c:	bl	40d110 <ferror@plt+0xadc0>
  40d680:	mov	w1, w20
  40d684:	mov	x0, x19
  40d688:	ldp	x19, x20, [sp, #16]
  40d68c:	ldp	x29, x30, [sp], #32
  40d690:	b	40d460 <ferror@plt+0xb110>
  40d694:	nop
  40d698:	stp	x29, x30, [sp, #-32]!
  40d69c:	mov	x29, sp
  40d6a0:	stp	x19, x20, [sp, #16]
  40d6a4:	mov	x20, x2
  40d6a8:	mov	x19, x0
  40d6ac:	bl	40d110 <ferror@plt+0xadc0>
  40d6b0:	mov	x1, x20
  40d6b4:	mov	x0, x19
  40d6b8:	ldp	x19, x20, [sp, #16]
  40d6bc:	ldp	x29, x30, [sp], #32
  40d6c0:	b	40d470 <ferror@plt+0xb120>
  40d6c4:	nop
  40d6c8:	stp	x29, x30, [sp, #-32]!
  40d6cc:	mov	x29, sp
  40d6d0:	str	x19, [sp, #16]
  40d6d4:	mov	x19, x0
  40d6d8:	bl	40d110 <ferror@plt+0xadc0>
  40d6dc:	mov	x0, x19
  40d6e0:	ldr	x19, [sp, #16]
  40d6e4:	ldp	x29, x30, [sp], #32
  40d6e8:	b	40d3d8 <ferror@plt+0xb088>
  40d6ec:	nop
  40d6f0:	mov	x4, x0
  40d6f4:	stp	x29, x30, [sp, #-48]!
  40d6f8:	mov	x7, #0x20                  	// #32
  40d6fc:	mov	x29, sp
  40d700:	ldr	w5, [x4, #28]
  40d704:	mov	w6, w1
  40d708:	ldr	w0, [x0]
  40d70c:	movk	x7, #0x12, lsl #32
  40d710:	add	w5, w5, #0x1
  40d714:	movk	x7, #0x301, lsl #48
  40d718:	stp	w5, w5, [x4, #28]
  40d71c:	add	x1, sp, #0x10
  40d720:	stp	xzr, xzr, [sp, #24]
  40d724:	mov	w3, #0x0                   	// #0
  40d728:	mov	x2, #0x20                  	// #32
  40d72c:	str	x7, [sp, #16]
  40d730:	str	w5, [sp, #24]
  40d734:	strb	w6, [sp, #32]
  40d738:	str	xzr, [sp, #40]
  40d73c:	bl	402140 <send@plt>
  40d740:	ldp	x29, x30, [sp], #48
  40d744:	ret
  40d748:	stp	x29, x30, [sp, #-48]!
  40d74c:	mov	x29, sp
  40d750:	stp	x19, x20, [sp, #16]
  40d754:	mov	w20, w2
  40d758:	stp	x21, x22, [sp, #32]
  40d75c:	mov	w22, w0
  40d760:	mov	x21, x1
  40d764:	b	40d780 <ferror@plt+0xb430>
  40d768:	bl	4022c0 <__errno_location@plt>
  40d76c:	mov	x19, x0
  40d770:	ldr	w0, [x0]
  40d774:	cmp	w0, #0x4
  40d778:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40d77c:	b.ne	40d7b0 <ferror@plt+0xb460>  // b.any
  40d780:	mov	x1, x21
  40d784:	mov	w2, w20
  40d788:	mov	w0, w22
  40d78c:	bl	401d90 <recvmsg@plt>
  40d790:	mov	w1, w0
  40d794:	tbnz	w0, #31, 40d768 <ferror@plt+0xb418>
  40d798:	cbz	w0, 40d7f4 <ferror@plt+0xb4a4>
  40d79c:	mov	w0, w1
  40d7a0:	ldp	x19, x20, [sp, #16]
  40d7a4:	ldp	x21, x22, [sp, #32]
  40d7a8:	ldp	x29, x30, [sp], #48
  40d7ac:	ret
  40d7b0:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40d7b4:	ldr	x1, [x1, #3992]
  40d7b8:	ldr	x20, [x1]
  40d7bc:	bl	402010 <strerror@plt>
  40d7c0:	ldr	w3, [x19]
  40d7c4:	mov	x2, x0
  40d7c8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40d7cc:	mov	x0, x20
  40d7d0:	add	x1, x1, #0xca8
  40d7d4:	bl	402320 <fprintf@plt>
  40d7d8:	ldr	w1, [x19]
  40d7dc:	ldp	x19, x20, [sp, #16]
  40d7e0:	neg	w1, w1
  40d7e4:	mov	w0, w1
  40d7e8:	ldp	x21, x22, [sp, #32]
  40d7ec:	ldp	x29, x30, [sp], #48
  40d7f0:	ret
  40d7f4:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40d7f8:	mov	x1, #0x1                   	// #1
  40d7fc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40d800:	mov	x2, #0xf                   	// #15
  40d804:	ldr	x3, [x3, #3992]
  40d808:	add	x0, x0, #0xc98
  40d80c:	ldr	x3, [x3]
  40d810:	bl	402180 <fwrite@plt>
  40d814:	mov	w1, #0xffffffc3            	// #-61
  40d818:	b	40d79c <ferror@plt+0xb44c>
  40d81c:	nop
  40d820:	stp	x29, x30, [sp, #-64]!
  40d824:	mov	x29, sp
  40d828:	stp	x21, x22, [sp, #32]
  40d82c:	mov	x22, x2
  40d830:	mov	w2, #0x22                  	// #34
  40d834:	ldr	x21, [x1, #16]
  40d838:	stp	x19, x20, [sp, #16]
  40d83c:	mov	x20, x1
  40d840:	stp	x23, x24, [sp, #48]
  40d844:	mov	w24, w0
  40d848:	stp	xzr, xzr, [x21]
  40d84c:	bl	40d748 <ferror@plt+0xb3f8>
  40d850:	sxtw	x19, w0
  40d854:	tbnz	w19, #31, 40d894 <ferror@plt+0xb544>
  40d858:	cmp	w19, #0x8, lsl #12
  40d85c:	mov	x0, #0x8000                	// #32768
  40d860:	csel	x19, x19, x0, ge  // ge = tcont
  40d864:	mov	x0, x19
  40d868:	bl	401f20 <malloc@plt>
  40d86c:	mov	x23, x0
  40d870:	cbz	x0, 40d8b8 <ferror@plt+0xb568>
  40d874:	stp	x23, x19, [x21]
  40d878:	mov	x1, x20
  40d87c:	mov	w0, w24
  40d880:	mov	w2, #0x0                   	// #0
  40d884:	bl	40d748 <ferror@plt+0xb3f8>
  40d888:	mov	w19, w0
  40d88c:	tbnz	w0, #31, 40d8ac <ferror@plt+0xb55c>
  40d890:	str	x23, [x22]
  40d894:	mov	w0, w19
  40d898:	ldp	x19, x20, [sp, #16]
  40d89c:	ldp	x21, x22, [sp, #32]
  40d8a0:	ldp	x23, x24, [sp, #48]
  40d8a4:	ldp	x29, x30, [sp], #64
  40d8a8:	ret
  40d8ac:	mov	x0, x23
  40d8b0:	bl	402110 <free@plt>
  40d8b4:	b	40d894 <ferror@plt+0xb544>
  40d8b8:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40d8bc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40d8c0:	mov	x2, #0x20                  	// #32
  40d8c4:	mov	x1, #0x1                   	// #1
  40d8c8:	ldr	x3, [x3, #3992]
  40d8cc:	mov	w19, #0xfffffff4            	// #-12
  40d8d0:	add	x0, x0, #0xcc8
  40d8d4:	ldr	x3, [x3]
  40d8d8:	bl	402180 <fwrite@plt>
  40d8dc:	b	40d894 <ferror@plt+0xb544>
  40d8e0:	mov	w0, #0x0                   	// #0
  40d8e4:	ret
  40d8e8:	stp	x29, x30, [sp, #-240]!
  40d8ec:	mov	x7, x2
  40d8f0:	mov	w5, #0x10                  	// #16
  40d8f4:	mov	x29, sp
  40d8f8:	str	xzr, [sp, #152]
  40d8fc:	mov	w6, #0xc                   	// #12
  40d900:	stp	xzr, xzr, [sp, #192]
  40d904:	stp	xzr, xzr, [sp, #208]
  40d908:	stp	x19, x20, [sp, #16]
  40d90c:	mov	x20, x3
  40d910:	stp	x25, x26, [sp, #64]
  40d914:	stp	x27, x28, [sp, #80]
  40d918:	mov	x28, x0
  40d91c:	and	w0, w4, #0xff
  40d920:	str	x2, [sp, #104]
  40d924:	str	w0, [sp, #136]
  40d928:	strh	w5, [sp, #152]
  40d92c:	str	wzr, [sp, #160]
  40d930:	str	w6, [sp, #192]
  40d934:	stp	x1, x2, [sp, #200]
  40d938:	add	x2, sp, #0x98
  40d93c:	str	x2, [sp, #184]
  40d940:	stp	xzr, xzr, [sp, #224]
  40d944:	cbz	x7, 40dc24 <ferror@plt+0xb8d4>
  40d948:	ldr	w19, [x28, #28]
  40d94c:	mov	x2, x1
  40d950:	add	w19, w19, #0x1
  40d954:	add	w4, w19, w7
  40d958:	mov	w1, w19
  40d95c:	b	40d970 <ferror@plt+0xb620>
  40d960:	add	w1, w1, #0x1
  40d964:	add	x2, x2, #0x10
  40d968:	cmp	w1, w4
  40d96c:	b.eq	40d998 <ferror@plt+0xb648>  // b.none
  40d970:	ldr	x0, [x2]
  40d974:	str	w1, [x0, #8]
  40d978:	cbnz	x20, 40d960 <ferror@plt+0xb610>
  40d97c:	ldrh	w3, [x0, #6]
  40d980:	add	w1, w1, #0x1
  40d984:	add	x2, x2, #0x10
  40d988:	cmp	w1, w4
  40d98c:	orr	w3, w3, #0x4
  40d990:	strh	w3, [x0, #6]
  40d994:	b.ne	40d970 <ferror@plt+0xb620>  // b.any
  40d998:	ldr	x0, [sp, #104]
  40d99c:	sub	x0, x0, #0x1
  40d9a0:	add	w19, w19, w0
  40d9a4:	str	w19, [x28, #28]
  40d9a8:	ldr	w0, [x28]
  40d9ac:	add	x26, sp, #0xb8
  40d9b0:	mov	x1, x26
  40d9b4:	mov	w2, #0x0                   	// #0
  40d9b8:	bl	401fa0 <sendmsg@plt>
  40d9bc:	tbnz	w0, #31, 40dcac <ferror@plt+0xb95c>
  40d9c0:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40d9c4:	stp	x21, x22, [sp, #32]
  40d9c8:	mov	w21, w19
  40d9cc:	ldr	x0, [sp, #104]
  40d9d0:	add	x2, sp, #0x90
  40d9d4:	ldr	x1, [x1, #3992]
  40d9d8:	sub	x21, x21, x0
  40d9dc:	add	x0, sp, #0xa8
  40d9e0:	stp	x23, x24, [sp, #48]
  40d9e4:	str	xzr, [sp, #96]
  40d9e8:	str	x2, [sp, #112]
  40d9ec:	str	x1, [sp, #128]
  40d9f0:	mov	x1, #0x1                   	// #1
  40d9f4:	str	x0, [sp, #200]
  40d9f8:	str	x1, [sp, #208]
  40d9fc:	ldr	w3, [sp, #96]
  40da00:	mov	x1, x26
  40da04:	ldr	w0, [x28]
  40da08:	ldr	x2, [sp, #112]
  40da0c:	str	w3, [sp, #124]
  40da10:	bl	40d820 <ferror@plt+0xb4d0>
  40da14:	mov	w4, w0
  40da18:	tbnz	w0, #31, 40dc40 <ferror@plt+0xb8f0>
  40da1c:	ldr	w2, [sp, #192]
  40da20:	cmp	w2, #0xc
  40da24:	b.ne	40dd48 <ferror@plt+0xb9f8>  // b.any
  40da28:	mov	w22, w0
  40da2c:	cmp	w0, #0xf
  40da30:	ldr	x23, [sp, #144]
  40da34:	b.le	40dad8 <ferror@plt+0xb788>
  40da38:	ldr	w27, [x23]
  40da3c:	subs	w3, w27, #0x10
  40da40:	ccmp	w0, w27, #0x1, pl  // pl = nfrst
  40da44:	b.lt	40db04 <ferror@plt+0xb7b4>  // b.tstop
  40da48:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40da4c:	adrp	x24, 411000 <ferror@plt+0xecb0>
  40da50:	ldr	x25, [x0, #3992]
  40da54:	b	40da68 <ferror@plt+0xb718>
  40da58:	ldr	w27, [x23]
  40da5c:	subs	w3, w27, #0x10
  40da60:	ccmp	w27, w22, #0x0, pl  // pl = nfrst
  40da64:	b.gt	40db04 <ferror@plt+0xb7b4>
  40da68:	ldr	w1, [sp, #156]
  40da6c:	cbnz	w1, 40dab8 <ferror@plt+0xb768>
  40da70:	ldr	w2, [x23, #12]
  40da74:	ldr	w1, [x28, #8]
  40da78:	cmp	w2, w1
  40da7c:	b.ne	40dab8 <ferror@plt+0xb768>  // b.any
  40da80:	ldr	w0, [x23, #8]
  40da84:	cmp	w0, w19
  40da88:	b.hi	40dab8 <ferror@plt+0xb768>  // b.pmore
  40da8c:	cmp	x21, w0, uxtw
  40da90:	b.hi	40dab8 <ferror@plt+0xb768>  // b.pmore
  40da94:	ldrh	w0, [x23, #4]
  40da98:	cmp	w0, #0x2
  40da9c:	b.eq	40db8c <ferror@plt+0xb83c>  // b.none
  40daa0:	cbnz	x20, 40dbf8 <ferror@plt+0xb8a8>
  40daa4:	ldr	x3, [x25]
  40daa8:	add	x0, x24, #0xd98
  40daac:	mov	x2, #0x14                  	// #20
  40dab0:	mov	x1, #0x1                   	// #1
  40dab4:	bl	402180 <fwrite@plt>
  40dab8:	add	w4, w27, #0x3
  40dabc:	and	w4, w4, #0xfffffffc
  40dac0:	sub	w22, w22, w4
  40dac4:	add	x23, x23, w4, uxtw
  40dac8:	cmp	w22, #0xf
  40dacc:	mov	w4, w22
  40dad0:	b.hi	40da58 <ferror@plt+0xb708>  // b.pmore
  40dad4:	ldr	x23, [sp, #144]
  40dad8:	mov	x0, x23
  40dadc:	str	w4, [sp, #124]
  40dae0:	bl	402110 <free@plt>
  40dae4:	ldr	w0, [sp, #232]
  40dae8:	ldr	w4, [sp, #124]
  40daec:	tbnz	w0, #5, 40db60 <ferror@plt+0xb810>
  40daf0:	cbnz	w4, 40dd24 <ferror@plt+0xb9d4>
  40daf4:	ldr	x0, [sp, #96]
  40daf8:	add	x23, x0, #0x1
  40dafc:	str	x23, [sp, #96]
  40db00:	b	40d9fc <ferror@plt+0xb6ac>
  40db04:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40db08:	ldr	w1, [sp, #232]
  40db0c:	ldr	x0, [x0, #3992]
  40db10:	ldr	x3, [x0]
  40db14:	tbz	w1, #5, 40dd08 <ferror@plt+0xb9b8>
  40db18:	mov	x2, #0x12                  	// #18
  40db1c:	mov	x1, #0x1                   	// #1
  40db20:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40db24:	add	x0, x0, #0xd30
  40db28:	bl	402180 <fwrite@plt>
  40db2c:	ldr	x0, [sp, #144]
  40db30:	mov	w4, #0xffffffff            	// #-1
  40db34:	str	w4, [sp, #96]
  40db38:	bl	402110 <free@plt>
  40db3c:	ldp	x21, x22, [sp, #32]
  40db40:	ldp	x23, x24, [sp, #48]
  40db44:	ldr	w4, [sp, #96]
  40db48:	mov	w0, w4
  40db4c:	ldp	x19, x20, [sp, #16]
  40db50:	ldp	x25, x26, [sp, #64]
  40db54:	ldp	x27, x28, [sp, #80]
  40db58:	ldp	x29, x30, [sp], #240
  40db5c:	ret
  40db60:	ldr	x0, [sp, #128]
  40db64:	mov	x2, #0x12                  	// #18
  40db68:	mov	x1, #0x1                   	// #1
  40db6c:	ldr	x3, [x0]
  40db70:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40db74:	add	x0, x0, #0xdb0
  40db78:	bl	402180 <fwrite@plt>
  40db7c:	ldr	x0, [sp, #96]
  40db80:	add	x23, x0, #0x1
  40db84:	str	x23, [sp, #96]
  40db88:	b	40d9fc <ferror@plt+0xb6ac>
  40db8c:	ldr	w4, [x23, #16]
  40db90:	cmp	w3, #0x13
  40db94:	b.ls	40dcc8 <ferror@plt+0xb978>  // b.plast
  40db98:	str	w4, [sp, #140]
  40db9c:	cbz	w4, 40dc2c <ferror@plt+0xb8dc>
  40dba0:	bl	4022c0 <__errno_location@plt>
  40dba4:	ldp	w2, w4, [sp, #136]
  40dba8:	neg	w1, w4
  40dbac:	str	w1, [x0]
  40dbb0:	cmp	w2, #0x0
  40dbb4:	ldr	w0, [x28, #36]
  40dbb8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40dbbc:	b.ne	40dc5c <ferror@plt+0xb90c>  // b.any
  40dbc0:	ldr	x0, [sp, #144]
  40dbc4:	cbz	x20, 40dc4c <ferror@plt+0xb8fc>
  40dbc8:	str	x0, [x20]
  40dbcc:	ldr	x0, [sp, #96]
  40dbd0:	add	x23, x0, #0x1
  40dbd4:	ldr	x0, [sp, #104]
  40dbd8:	cmp	x0, x23
  40dbdc:	b.hi	40dafc <ferror@plt+0xb7ac>  // b.pmore
  40dbe0:	ldr	w0, [sp, #124]
  40dbe4:	cmp	w4, #0x0
  40dbe8:	ldp	x21, x22, [sp, #32]
  40dbec:	csinv	w4, w4, w0, eq  // eq = none
  40dbf0:	ldp	x23, x24, [sp, #48]
  40dbf4:	b	40db48 <ferror@plt+0xb7f8>
  40dbf8:	ldr	x0, [sp, #144]
  40dbfc:	mov	w4, #0x0                   	// #0
  40dc00:	ldp	x21, x22, [sp, #32]
  40dc04:	ldp	x23, x24, [sp, #48]
  40dc08:	str	x0, [x20]
  40dc0c:	mov	w0, w4
  40dc10:	ldp	x19, x20, [sp, #16]
  40dc14:	ldp	x25, x26, [sp, #64]
  40dc18:	ldp	x27, x28, [sp, #80]
  40dc1c:	ldp	x29, x30, [sp], #240
  40dc20:	ret
  40dc24:	mov	w19, #0x0                   	// #0
  40dc28:	b	40d9a8 <ferror@plt+0xb658>
  40dc2c:	mov	x0, x23
  40dc30:	mov	x1, #0x0                   	// #0
  40dc34:	bl	40d8e0 <ferror@plt+0xb590>
  40dc38:	ldr	w4, [sp, #140]
  40dc3c:	b	40dbc0 <ferror@plt+0xb870>
  40dc40:	ldp	x21, x22, [sp, #32]
  40dc44:	ldp	x23, x24, [sp, #48]
  40dc48:	b	40db48 <ferror@plt+0xb7f8>
  40dc4c:	str	w4, [sp, #140]
  40dc50:	bl	402110 <free@plt>
  40dc54:	ldr	w4, [sp, #140]
  40dc58:	b	40dbcc <ferror@plt+0xb87c>
  40dc5c:	mov	x0, x23
  40dc60:	mov	x1, #0x0                   	// #0
  40dc64:	str	w4, [sp, #140]
  40dc68:	bl	40d8e0 <ferror@plt+0xb590>
  40dc6c:	ldr	w4, [sp, #140]
  40dc70:	cbnz	w0, 40dbc0 <ferror@plt+0xb870>
  40dc74:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40dc78:	str	w4, [sp, #140]
  40dc7c:	ldr	x1, [x0, #3992]
  40dc80:	ldr	w0, [x23, #16]
  40dc84:	ldr	x24, [x1]
  40dc88:	neg	w0, w0
  40dc8c:	bl	402010 <strerror@plt>
  40dc90:	mov	x2, x0
  40dc94:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40dc98:	mov	x0, x24
  40dc9c:	add	x1, x1, #0xd80
  40dca0:	bl	402320 <fprintf@plt>
  40dca4:	ldr	w4, [sp, #140]
  40dca8:	b	40dbc0 <ferror@plt+0xb870>
  40dcac:	mov	w4, #0xffffffff            	// #-1
  40dcb0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40dcb4:	add	x0, x0, #0xcf0
  40dcb8:	str	w4, [sp, #96]
  40dcbc:	bl	401de0 <perror@plt>
  40dcc0:	ldr	w4, [sp, #96]
  40dcc4:	b	40db48 <ferror@plt+0xb7f8>
  40dcc8:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40dccc:	mov	w4, #0xffffffff            	// #-1
  40dcd0:	mov	x2, #0x10                  	// #16
  40dcd4:	mov	x1, #0x1                   	// #1
  40dcd8:	ldr	x3, [x3, #3992]
  40dcdc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40dce0:	add	x0, x0, #0xd68
  40dce4:	str	w4, [sp, #96]
  40dce8:	ldr	x3, [x3]
  40dcec:	bl	402180 <fwrite@plt>
  40dcf0:	ldr	x0, [sp, #144]
  40dcf4:	bl	402110 <free@plt>
  40dcf8:	ldr	w4, [sp, #96]
  40dcfc:	ldp	x21, x22, [sp, #32]
  40dd00:	ldp	x23, x24, [sp, #48]
  40dd04:	b	40db48 <ferror@plt+0xb7f8>
  40dd08:	mov	w2, w27
  40dd0c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40dd10:	add	x1, x1, #0xd48
  40dd14:	mov	x0, x3
  40dd18:	bl	402320 <fprintf@plt>
  40dd1c:	mov	w0, #0x1                   	// #1
  40dd20:	bl	401dc0 <exit@plt>
  40dd24:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40dd28:	mov	w2, w4
  40dd2c:	add	x1, x1, #0xdc8
  40dd30:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40dd34:	ldr	x0, [x0, #3992]
  40dd38:	ldr	x0, [x0]
  40dd3c:	bl	402320 <fprintf@plt>
  40dd40:	mov	w0, #0x1                   	// #1
  40dd44:	bl	401dc0 <exit@plt>
  40dd48:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40dd4c:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40dd50:	add	x1, x1, #0xd10
  40dd54:	b	40dd34 <ferror@plt+0xb9e4>
  40dd58:	mov	w0, #0x0                   	// #0
  40dd5c:	ret
  40dd60:	stp	x29, x30, [sp, #-48]!
  40dd64:	mov	w5, #0x1                   	// #1
  40dd68:	mov	w4, #0x4                   	// #4
  40dd6c:	mov	x29, sp
  40dd70:	str	x19, [sp, #16]
  40dd74:	mov	x19, x0
  40dd78:	ldr	w0, [x0]
  40dd7c:	add	x3, sp, #0x2c
  40dd80:	mov	w2, #0xc                   	// #12
  40dd84:	mov	w1, #0x10e                 	// #270
  40dd88:	str	w5, [sp, #44]
  40dd8c:	bl	401f30 <setsockopt@plt>
  40dd90:	tbnz	w0, #31, 40dda0 <ferror@plt+0xba50>
  40dd94:	ldr	w0, [x19, #48]
  40dd98:	orr	w0, w0, #0x4
  40dd9c:	str	w0, [x19, #48]
  40dda0:	ldr	x19, [sp, #16]
  40dda4:	ldp	x29, x30, [sp], #48
  40dda8:	ret
  40ddac:	nop
  40ddb0:	stp	x29, x30, [sp, #-32]!
  40ddb4:	mov	w4, #0x4                   	// #4
  40ddb8:	mov	w2, #0x1                   	// #1
  40ddbc:	mov	x29, sp
  40ddc0:	ldr	w0, [x0]
  40ddc4:	add	x3, sp, #0x1c
  40ddc8:	str	w1, [sp, #28]
  40ddcc:	mov	w1, #0x10e                 	// #270
  40ddd0:	bl	401f30 <setsockopt@plt>
  40ddd4:	ldp	x29, x30, [sp], #32
  40ddd8:	ret
  40dddc:	nop
  40dde0:	stp	x29, x30, [sp, #-32]!
  40dde4:	mov	x29, sp
  40dde8:	str	x19, [sp, #16]
  40ddec:	mov	x19, x0
  40ddf0:	ldr	w0, [x0]
  40ddf4:	tbnz	w0, #31, 40de04 <ferror@plt+0xbab4>
  40ddf8:	bl	402020 <close@plt>
  40ddfc:	mov	w0, #0xffffffff            	// #-1
  40de00:	str	w0, [x19]
  40de04:	ldr	x19, [sp, #16]
  40de08:	ldp	x29, x30, [sp], #32
  40de0c:	ret
  40de10:	stp	x29, x30, [sp, #-64]!
  40de14:	mov	w3, #0x8000                	// #32768
  40de18:	mov	x29, sp
  40de1c:	stp	x19, x20, [sp, #16]
  40de20:	mov	x19, x0
  40de24:	mov	w20, #0x1                   	// #1
  40de28:	str	x21, [sp, #32]
  40de2c:	mov	w21, w1
  40de30:	stp	xzr, xzr, [x0, #32]
  40de34:	mov	w1, #0x3                   	// #3
  40de38:	movk	w1, #0x8, lsl #16
  40de3c:	stp	xzr, xzr, [x19]
  40de40:	mov	w0, #0x10                  	// #16
  40de44:	stp	xzr, xzr, [x19, #16]
  40de48:	str	w2, [x19, #36]
  40de4c:	str	xzr, [x19, #48]
  40de50:	stp	w3, w20, [sp, #56]
  40de54:	bl	402190 <socket@plt>
  40de58:	str	w0, [x19]
  40de5c:	tbnz	w0, #31, 40df74 <ferror@plt+0xbc24>
  40de60:	add	x3, sp, #0x38
  40de64:	mov	w1, w20
  40de68:	mov	w4, #0x4                   	// #4
  40de6c:	mov	w2, #0x7                   	// #7
  40de70:	bl	401f30 <setsockopt@plt>
  40de74:	tbnz	w0, #31, 40df88 <ferror@plt+0xbc38>
  40de78:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40de7c:	ldr	w0, [x19]
  40de80:	mov	w1, w20
  40de84:	mov	w4, #0x4                   	// #4
  40de88:	ldr	x3, [x3, #4024]
  40de8c:	mov	w2, #0x8                   	// #8
  40de90:	bl	401f30 <setsockopt@plt>
  40de94:	tbnz	w0, #31, 40df9c <ferror@plt+0xbc4c>
  40de98:	mov	x20, x19
  40de9c:	mov	w2, #0xb                   	// #11
  40dea0:	mov	w1, #0x10e                 	// #270
  40dea4:	add	x3, sp, #0x3c
  40dea8:	mov	w4, #0x4                   	// #4
  40deac:	ldr	w0, [x20], #4
  40deb0:	bl	401f30 <setsockopt@plt>
  40deb4:	stur	wzr, [x19, #6]
  40deb8:	ldr	w0, [x19]
  40debc:	mov	w2, #0x10                  	// #16
  40dec0:	strh	w2, [x19, #4]
  40dec4:	mov	x1, x20
  40dec8:	strh	wzr, [x19, #10]
  40decc:	mov	w2, #0xc                   	// #12
  40ded0:	str	w21, [x19, #12]
  40ded4:	bl	401e30 <bind@plt>
  40ded8:	tbnz	w0, #31, 40dfb0 <ferror@plt+0xbc60>
  40dedc:	ldr	w0, [x19]
  40dee0:	mov	w3, #0xc                   	// #12
  40dee4:	mov	x1, x20
  40dee8:	add	x2, sp, #0x34
  40deec:	str	w3, [sp, #52]
  40def0:	bl	402300 <getsockname@plt>
  40def4:	tbnz	w0, #31, 40dfc4 <ferror@plt+0xbc74>
  40def8:	ldr	w2, [sp, #52]
  40defc:	cmp	w2, #0xc
  40df00:	b.ne	40df54 <ferror@plt+0xbc04>  // b.any
  40df04:	ldrh	w2, [x19, #4]
  40df08:	cmp	w2, #0x10
  40df0c:	b.ne	40df34 <ferror@plt+0xbbe4>  // b.any
  40df10:	mov	x0, #0x0                   	// #0
  40df14:	bl	401f10 <time@plt>
  40df18:	mov	x1, x0
  40df1c:	mov	w0, #0x0                   	// #0
  40df20:	str	w1, [x19, #28]
  40df24:	ldp	x19, x20, [sp, #16]
  40df28:	ldr	x21, [sp, #32]
  40df2c:	ldp	x29, x30, [sp], #64
  40df30:	ret
  40df34:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40df38:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40df3c:	add	x1, x1, #0xe78
  40df40:	ldr	x0, [x0, #3992]
  40df44:	ldr	x0, [x0]
  40df48:	bl	402320 <fprintf@plt>
  40df4c:	mov	w0, #0xffffffff            	// #-1
  40df50:	b	40df24 <ferror@plt+0xbbd4>
  40df54:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40df58:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40df5c:	add	x1, x1, #0xe58
  40df60:	ldr	x0, [x0, #3992]
  40df64:	ldr	x0, [x0]
  40df68:	bl	402320 <fprintf@plt>
  40df6c:	mov	w0, #0xffffffff            	// #-1
  40df70:	b	40df24 <ferror@plt+0xbbd4>
  40df74:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40df78:	add	x0, x0, #0xde0
  40df7c:	bl	401de0 <perror@plt>
  40df80:	mov	w0, #0xffffffff            	// #-1
  40df84:	b	40df24 <ferror@plt+0xbbd4>
  40df88:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40df8c:	add	x0, x0, #0xe00
  40df90:	bl	401de0 <perror@plt>
  40df94:	mov	w0, #0xffffffff            	// #-1
  40df98:	b	40df24 <ferror@plt+0xbbd4>
  40df9c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40dfa0:	add	x0, x0, #0xe10
  40dfa4:	bl	401de0 <perror@plt>
  40dfa8:	mov	w0, #0xffffffff            	// #-1
  40dfac:	b	40df24 <ferror@plt+0xbbd4>
  40dfb0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40dfb4:	add	x0, x0, #0xe20
  40dfb8:	bl	401de0 <perror@plt>
  40dfbc:	mov	w0, #0xffffffff            	// #-1
  40dfc0:	b	40df24 <ferror@plt+0xbbd4>
  40dfc4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40dfc8:	add	x0, x0, #0xe40
  40dfcc:	bl	401de0 <perror@plt>
  40dfd0:	mov	w0, #0xffffffff            	// #-1
  40dfd4:	b	40df24 <ferror@plt+0xbbd4>
  40dfd8:	mov	w2, #0x0                   	// #0
  40dfdc:	b	40de10 <ferror@plt+0xbac0>
  40dfe0:	stp	x29, x30, [sp, #-192]!
  40dfe4:	mov	x29, sp
  40dfe8:	stp	x19, x20, [sp, #16]
  40dfec:	mov	x19, x0
  40dff0:	mov	x0, #0x18                  	// #24
  40dff4:	movk	x0, #0x6a, lsl #32
  40dff8:	stp	xzr, xzr, [sp, #48]
  40dffc:	movk	x0, #0x301, lsl #48
  40e000:	str	x0, [sp, #40]
  40e004:	add	x20, sp, #0x28
  40e008:	ldr	w0, [x19, #28]
  40e00c:	strb	w1, [sp, #56]
  40e010:	add	w0, w0, #0x1
  40e014:	stp	w0, w0, [x19, #28]
  40e018:	str	w0, [sp, #48]
  40e01c:	stp	xzr, xzr, [sp, #64]
  40e020:	stp	xzr, xzr, [sp, #80]
  40e024:	stp	xzr, xzr, [sp, #96]
  40e028:	stp	xzr, xzr, [sp, #112]
  40e02c:	stp	xzr, xzr, [sp, #128]
  40e030:	stp	xzr, xzr, [sp, #144]
  40e034:	stp	xzr, xzr, [sp, #160]
  40e038:	stp	xzr, xzr, [sp, #176]
  40e03c:	cbz	x2, 40e050 <ferror@plt+0xbd00>
  40e040:	mov	x0, x20
  40e044:	mov	w1, #0x98                  	// #152
  40e048:	blr	x2
  40e04c:	cbnz	w0, 40e064 <ferror@plt+0xbd14>
  40e050:	ldr	w0, [x19]
  40e054:	mov	x1, x20
  40e058:	mov	w3, #0x0                   	// #0
  40e05c:	mov	x2, #0x98                  	// #152
  40e060:	bl	402140 <send@plt>
  40e064:	ldp	x19, x20, [sp, #16]
  40e068:	ldp	x29, x30, [sp], #192
  40e06c:	ret
  40e070:	stp	x29, x30, [sp, #-192]!
  40e074:	mov	x29, sp
  40e078:	stp	x19, x20, [sp, #16]
  40e07c:	mov	x19, x0
  40e080:	mov	x0, #0x18                  	// #24
  40e084:	movk	x0, #0x16, lsl #32
  40e088:	stp	xzr, xzr, [sp, #48]
  40e08c:	movk	x0, #0x301, lsl #48
  40e090:	str	x0, [sp, #40]
  40e094:	add	x20, sp, #0x28
  40e098:	ldr	w0, [x19, #28]
  40e09c:	strb	w1, [sp, #56]
  40e0a0:	add	w0, w0, #0x1
  40e0a4:	stp	w0, w0, [x19, #28]
  40e0a8:	str	w0, [sp, #48]
  40e0ac:	stp	xzr, xzr, [sp, #64]
  40e0b0:	stp	xzr, xzr, [sp, #80]
  40e0b4:	stp	xzr, xzr, [sp, #96]
  40e0b8:	stp	xzr, xzr, [sp, #112]
  40e0bc:	stp	xzr, xzr, [sp, #128]
  40e0c0:	stp	xzr, xzr, [sp, #144]
  40e0c4:	stp	xzr, xzr, [sp, #160]
  40e0c8:	stp	xzr, xzr, [sp, #176]
  40e0cc:	cbz	x2, 40e0e0 <ferror@plt+0xbd90>
  40e0d0:	mov	x0, x20
  40e0d4:	mov	w1, #0x98                  	// #152
  40e0d8:	blr	x2
  40e0dc:	cbnz	w0, 40e0f4 <ferror@plt+0xbda4>
  40e0e0:	ldr	w0, [x19]
  40e0e4:	mov	x1, x20
  40e0e8:	mov	w3, #0x0                   	// #0
  40e0ec:	mov	x2, #0x98                  	// #152
  40e0f0:	bl	402140 <send@plt>
  40e0f4:	ldp	x19, x20, [sp, #16]
  40e0f8:	ldp	x29, x30, [sp], #192
  40e0fc:	ret
  40e100:	mov	x4, x0
  40e104:	stp	x29, x30, [sp, #-48]!
  40e108:	mov	x7, #0x1c                  	// #28
  40e10c:	mov	x29, sp
  40e110:	ldr	w5, [x4, #28]
  40e114:	mov	w6, w1
  40e118:	ldr	w0, [x0]
  40e11c:	movk	x7, #0x4a, lsl #32
  40e120:	add	w5, w5, #0x1
  40e124:	movk	x7, #0x301, lsl #48
  40e128:	stp	w5, w5, [x4, #28]
  40e12c:	add	x1, sp, #0x10
  40e130:	stp	xzr, xzr, [sp, #24]
  40e134:	mov	w3, #0x0                   	// #0
  40e138:	mov	x2, #0x1c                  	// #28
  40e13c:	str	x7, [sp, #16]
  40e140:	str	w5, [sp, #24]
  40e144:	strb	w6, [sp, #32]
  40e148:	str	wzr, [sp, #40]
  40e14c:	bl	402140 <send@plt>
  40e150:	ldp	x29, x30, [sp], #48
  40e154:	ret
  40e158:	stp	x29, x30, [sp, #-192]!
  40e15c:	mov	x29, sp
  40e160:	stp	x19, x20, [sp, #16]
  40e164:	mov	x19, x0
  40e168:	mov	x0, #0x1c                  	// #28
  40e16c:	movk	x0, #0x1a, lsl #32
  40e170:	stp	xzr, xzr, [sp, #40]
  40e174:	movk	x0, #0x301, lsl #48
  40e178:	str	x0, [sp, #32]
  40e17c:	add	x20, sp, #0x20
  40e180:	ldr	w0, [x19, #28]
  40e184:	strb	w1, [sp, #48]
  40e188:	add	w0, w0, #0x1
  40e18c:	stp	w0, w0, [x19, #28]
  40e190:	str	w0, [sp, #40]
  40e194:	stp	xzr, xzr, [sp, #56]
  40e198:	stp	xzr, xzr, [sp, #72]
  40e19c:	stp	xzr, xzr, [sp, #88]
  40e1a0:	stp	xzr, xzr, [sp, #104]
  40e1a4:	stp	xzr, xzr, [sp, #120]
  40e1a8:	stp	xzr, xzr, [sp, #136]
  40e1ac:	stp	xzr, xzr, [sp, #152]
  40e1b0:	stp	xzr, xzr, [sp, #168]
  40e1b4:	str	wzr, [sp, #184]
  40e1b8:	cbz	x2, 40e1cc <ferror@plt+0xbe7c>
  40e1bc:	mov	x0, x20
  40e1c0:	mov	w1, #0x9c                  	// #156
  40e1c4:	blr	x2
  40e1c8:	cbnz	w0, 40e1e0 <ferror@plt+0xbe90>
  40e1cc:	ldr	w0, [x19]
  40e1d0:	mov	x1, x20
  40e1d4:	mov	w3, #0x0                   	// #0
  40e1d8:	mov	x2, #0x9c                  	// #156
  40e1dc:	bl	402140 <send@plt>
  40e1e0:	ldp	x19, x20, [sp, #16]
  40e1e4:	ldp	x29, x30, [sp], #192
  40e1e8:	ret
  40e1ec:	nop
  40e1f0:	mov	x4, x0
  40e1f4:	stp	x29, x30, [sp, #-48]!
  40e1f8:	mov	x7, #0x1c                  	// #28
  40e1fc:	mov	x29, sp
  40e200:	ldr	w5, [x4, #28]
  40e204:	mov	w6, w1
  40e208:	ldr	w0, [x0]
  40e20c:	movk	x7, #0x22, lsl #32
  40e210:	add	w5, w5, #0x1
  40e214:	movk	x7, #0x301, lsl #48
  40e218:	stp	w5, w5, [x4, #28]
  40e21c:	add	x1, sp, #0x10
  40e220:	stp	xzr, xzr, [sp, #24]
  40e224:	mov	w3, #0x0                   	// #0
  40e228:	mov	x2, #0x1c                  	// #28
  40e22c:	str	x7, [sp, #16]
  40e230:	str	w5, [sp, #24]
  40e234:	strb	w6, [sp, #32]
  40e238:	str	wzr, [sp, #40]
  40e23c:	bl	402140 <send@plt>
  40e240:	ldp	x29, x30, [sp], #48
  40e244:	ret
  40e248:	stp	x29, x30, [sp, #-336]!
  40e24c:	mov	x29, sp
  40e250:	stp	x19, x20, [sp, #16]
  40e254:	mov	x19, x0
  40e258:	mov	x20, x2
  40e25c:	stp	x21, x22, [sp, #32]
  40e260:	add	x22, sp, #0x30
  40e264:	mov	w21, w1
  40e268:	mov	x0, x22
  40e26c:	mov	w1, #0x0                   	// #0
  40e270:	mov	x2, #0x11c                 	// #284
  40e274:	bl	401f80 <memset@plt>
  40e278:	ldr	w0, [x19, #28]
  40e27c:	mov	x1, #0x1c                  	// #28
  40e280:	movk	x1, #0x1e, lsl #32
  40e284:	strb	w21, [sp, #64]
  40e288:	add	w0, w0, #0x1
  40e28c:	movk	x1, #0x301, lsl #48
  40e290:	stp	w0, w0, [x19, #28]
  40e294:	str	x1, [sp, #48]
  40e298:	str	w0, [sp, #56]
  40e29c:	cbz	x20, 40e2b0 <ferror@plt+0xbf60>
  40e2a0:	mov	x0, x22
  40e2a4:	mov	w1, #0x11c                 	// #284
  40e2a8:	blr	x20
  40e2ac:	cbnz	w0, 40e2c4 <ferror@plt+0xbf74>
  40e2b0:	ldr	w0, [x19]
  40e2b4:	mov	x1, x22
  40e2b8:	mov	w3, #0x0                   	// #0
  40e2bc:	mov	x2, #0x11c                 	// #284
  40e2c0:	bl	402140 <send@plt>
  40e2c4:	ldp	x19, x20, [sp, #16]
  40e2c8:	ldp	x21, x22, [sp, #32]
  40e2cc:	ldp	x29, x30, [sp], #336
  40e2d0:	ret
  40e2d4:	nop
  40e2d8:	mov	x4, x0
  40e2dc:	stp	x29, x30, [sp, #-48]!
  40e2e0:	mov	x7, #0x14                  	// #20
  40e2e4:	mov	x29, sp
  40e2e8:	ldr	w5, [x4, #28]
  40e2ec:	mov	w6, w1
  40e2f0:	ldr	w0, [x0]
  40e2f4:	movk	x7, #0x42, lsl #32
  40e2f8:	add	w5, w5, #0x1
  40e2fc:	movk	x7, #0x301, lsl #48
  40e300:	stp	w5, w5, [x4, #28]
  40e304:	add	x1, sp, #0x18
  40e308:	stur	xzr, [sp, #36]
  40e30c:	mov	w3, #0x0                   	// #0
  40e310:	mov	x2, #0x14                  	// #20
  40e314:	str	x7, [sp, #24]
  40e318:	str	w5, [sp, #32]
  40e31c:	strb	w6, [sp, #40]
  40e320:	bl	402140 <send@plt>
  40e324:	ldp	x29, x30, [sp], #48
  40e328:	ret
  40e32c:	nop
  40e330:	mov	x4, x0
  40e334:	stp	x29, x30, [sp, #-48]!
  40e338:	mov	x7, #0x18                  	// #24
  40e33c:	mov	x29, sp
  40e340:	ldr	w5, [x4, #28]
  40e344:	mov	w6, w1
  40e348:	ldr	w0, [x0]
  40e34c:	movk	x7, #0x56, lsl #32
  40e350:	add	w5, w5, #0x1
  40e354:	movk	x7, #0x301, lsl #48
  40e358:	stp	w5, w5, [x4, #28]
  40e35c:	mov	x2, #0x18                  	// #24
  40e360:	stp	xzr, xzr, [sp, #32]
  40e364:	add	x1, sp, x2
  40e368:	mov	w3, #0x0                   	// #0
  40e36c:	str	x7, [sp, #24]
  40e370:	str	w5, [sp, #32]
  40e374:	strb	w6, [sp, #40]
  40e378:	bl	402140 <send@plt>
  40e37c:	ldp	x29, x30, [sp], #48
  40e380:	ret
  40e384:	nop
  40e388:	mov	x4, x0
  40e38c:	stp	x29, x30, [sp, #-48]!
  40e390:	mov	x7, #0x14                  	// #20
  40e394:	mov	x29, sp
  40e398:	ldr	w5, [x4, #28]
  40e39c:	mov	w6, w1
  40e3a0:	ldr	w0, [x0]
  40e3a4:	movk	x7, #0x52, lsl #32
  40e3a8:	add	w5, w5, #0x1
  40e3ac:	movk	x7, #0x301, lsl #48
  40e3b0:	stp	w5, w5, [x4, #28]
  40e3b4:	add	x1, sp, #0x18
  40e3b8:	stur	xzr, [sp, #36]
  40e3bc:	mov	w3, #0x0                   	// #0
  40e3c0:	mov	x2, #0x14                  	// #20
  40e3c4:	str	x7, [sp, #24]
  40e3c8:	str	w5, [sp, #32]
  40e3cc:	strb	w6, [sp, #40]
  40e3d0:	bl	402140 <send@plt>
  40e3d4:	ldp	x29, x30, [sp], #48
  40e3d8:	ret
  40e3dc:	nop
  40e3e0:	sub	sp, sp, #0x450
  40e3e4:	stp	x29, x30, [sp]
  40e3e8:	mov	x29, sp
  40e3ec:	stp	x19, x20, [sp, #16]
  40e3f0:	mov	x19, x0
  40e3f4:	mov	x20, x2
  40e3f8:	stp	x21, x22, [sp, #32]
  40e3fc:	add	x22, sp, #0x38
  40e400:	mov	w21, w1
  40e404:	mov	x0, x22
  40e408:	mov	w1, #0x0                   	// #0
  40e40c:	mov	x2, #0x414                 	// #1044
  40e410:	bl	401f80 <memset@plt>
  40e414:	ldr	w0, [x19, #28]
  40e418:	mov	x1, #0x14                  	// #20
  40e41c:	movk	x1, #0x5a, lsl #32
  40e420:	strb	w21, [sp, #72]
  40e424:	add	w0, w0, #0x1
  40e428:	movk	x1, #0x301, lsl #48
  40e42c:	stp	w0, w0, [x19, #28]
  40e430:	str	x1, [sp, #56]
  40e434:	str	w0, [sp, #64]
  40e438:	cbz	x20, 40e474 <ferror@plt+0xc124>
  40e43c:	mov	x0, x22
  40e440:	mov	w1, #0x414                 	// #1044
  40e444:	blr	x20
  40e448:	cbnz	w0, 40e460 <ferror@plt+0xc110>
  40e44c:	ldr	w0, [x19]
  40e450:	mov	x1, x22
  40e454:	ldr	w2, [sp, #56]
  40e458:	mov	w3, #0x0                   	// #0
  40e45c:	bl	402140 <send@plt>
  40e460:	ldp	x29, x30, [sp]
  40e464:	ldp	x19, x20, [sp, #16]
  40e468:	ldp	x21, x22, [sp, #32]
  40e46c:	add	sp, sp, #0x450
  40e470:	ret
  40e474:	mov	w0, #0xffffffea            	// #-22
  40e478:	b	40e460 <ferror@plt+0xc110>
  40e47c:	nop
  40e480:	stp	x29, x30, [sp, #-64]!
  40e484:	cmp	w1, #0x0
  40e488:	ccmp	w1, #0x7, #0x4, ne  // ne = any
  40e48c:	mov	x29, sp
  40e490:	b.eq	40e4a0 <ferror@plt+0xc150>  // b.none
  40e494:	bl	40d6f0 <ferror@plt+0xb3a0>
  40e498:	ldp	x29, x30, [sp], #64
  40e49c:	ret
  40e4a0:	mov	x5, x0
  40e4a4:	mov	x9, #0x28                  	// #40
  40e4a8:	ldr	w0, [x0]
  40e4ac:	mov	w4, w1
  40e4b0:	mov	w6, w2
  40e4b4:	movk	x9, #0x12, lsl #32
  40e4b8:	ldr	w7, [x5, #28]
  40e4bc:	mov	w8, #0x8                   	// #8
  40e4c0:	movk	x9, #0x301, lsl #48
  40e4c4:	movk	w8, #0x1d, lsl #16
  40e4c8:	add	w7, w7, #0x1
  40e4cc:	stp	w7, w7, [x5, #28]
  40e4d0:	stp	xzr, xzr, [sp, #32]
  40e4d4:	add	x1, sp, #0x18
  40e4d8:	mov	w3, #0x0                   	// #0
  40e4dc:	mov	x2, #0x28                  	// #40
  40e4e0:	str	x9, [sp, #24]
  40e4e4:	str	w7, [sp, #32]
  40e4e8:	strb	w4, [sp, #40]
  40e4ec:	str	xzr, [sp, #48]
  40e4f0:	stp	w8, w6, [sp, #56]
  40e4f4:	bl	402140 <send@plt>
  40e4f8:	ldp	x29, x30, [sp], #64
  40e4fc:	ret
  40e500:	cbz	w1, 40e508 <ferror@plt+0xc1b8>
  40e504:	b	40d6f0 <ferror@plt+0xb3a0>
  40e508:	mov	w2, #0x1                   	// #1
  40e50c:	b	40e480 <ferror@plt+0xc130>
  40e510:	sub	sp, sp, #0x450
  40e514:	cmp	w1, #0x0
  40e518:	ccmp	w1, #0x11, #0x4, ne  // ne = any
  40e51c:	stp	x29, x30, [sp]
  40e520:	mov	x29, sp
  40e524:	b.ne	40e59c <ferror@plt+0xc24c>  // b.any
  40e528:	stp	x19, x20, [sp, #16]
  40e52c:	mov	x20, x0
  40e530:	mov	w19, w1
  40e534:	stp	x21, x22, [sp, #32]
  40e538:	add	x22, sp, #0x30
  40e53c:	mov	w1, #0x0                   	// #0
  40e540:	mov	x21, x2
  40e544:	mov	x0, x22
  40e548:	mov	x2, #0x420                 	// #1056
  40e54c:	bl	401f80 <memset@plt>
  40e550:	ldr	w0, [x20, #28]
  40e554:	mov	x1, #0x20                  	// #32
  40e558:	movk	x1, #0x12, lsl #32
  40e55c:	strb	w19, [sp, #64]
  40e560:	add	w0, w0, #0x1
  40e564:	movk	x1, #0x301, lsl #48
  40e568:	stp	w0, w0, [x20, #28]
  40e56c:	str	x1, [sp, #48]
  40e570:	str	w0, [sp, #56]
  40e574:	cbz	x21, 40e5d4 <ferror@plt+0xc284>
  40e578:	mov	x0, x22
  40e57c:	mov	w1, #0x420                 	// #1056
  40e580:	blr	x21
  40e584:	cbz	w0, 40e5ac <ferror@plt+0xc25c>
  40e588:	ldp	x29, x30, [sp]
  40e58c:	ldp	x19, x20, [sp, #16]
  40e590:	ldp	x21, x22, [sp, #32]
  40e594:	add	sp, sp, #0x450
  40e598:	ret
  40e59c:	bl	40d6f0 <ferror@plt+0xb3a0>
  40e5a0:	ldp	x29, x30, [sp]
  40e5a4:	add	sp, sp, #0x450
  40e5a8:	ret
  40e5ac:	ldr	w2, [sp, #48]
  40e5b0:	mov	x1, x22
  40e5b4:	ldr	w0, [x20]
  40e5b8:	mov	w3, #0x0                   	// #0
  40e5bc:	bl	402140 <send@plt>
  40e5c0:	ldp	x29, x30, [sp]
  40e5c4:	ldp	x19, x20, [sp, #16]
  40e5c8:	ldp	x21, x22, [sp, #32]
  40e5cc:	add	sp, sp, #0x450
  40e5d0:	ret
  40e5d4:	mov	w0, #0xffffffea            	// #-22
  40e5d8:	ldp	x29, x30, [sp]
  40e5dc:	ldp	x19, x20, [sp, #16]
  40e5e0:	ldp	x21, x22, [sp, #32]
  40e5e4:	add	sp, sp, #0x450
  40e5e8:	ret
  40e5ec:	nop
  40e5f0:	stp	x29, x30, [sp, #-192]!
  40e5f4:	mov	x5, #0x20                  	// #32
  40e5f8:	movk	x5, #0x1e, lsl #32
  40e5fc:	mov	x29, sp
  40e600:	stp	x19, x20, [sp, #16]
  40e604:	mov	x19, x0
  40e608:	movk	x5, #0x301, lsl #48
  40e60c:	stp	xzr, xzr, [sp, #40]
  40e610:	mov	w4, #0x7                   	// #7
  40e614:	ldr	w2, [x19, #28]
  40e618:	str	x5, [sp, #32]
  40e61c:	add	x20, sp, #0x20
  40e620:	add	w2, w2, #0x1
  40e624:	stp	w2, w2, [x19, #28]
  40e628:	str	w2, [sp, #40]
  40e62c:	mov	x3, x1
  40e630:	strb	w4, [sp, #48]
  40e634:	mov	x0, x20
  40e638:	stp	xzr, xzr, [sp, #56]
  40e63c:	mov	w1, #0xa0                  	// #160
  40e640:	stp	xzr, xzr, [sp, #72]
  40e644:	stp	xzr, xzr, [sp, #88]
  40e648:	stp	xzr, xzr, [sp, #104]
  40e64c:	stp	xzr, xzr, [sp, #120]
  40e650:	stp	xzr, xzr, [sp, #136]
  40e654:	stp	xzr, xzr, [sp, #152]
  40e658:	stp	xzr, xzr, [sp, #168]
  40e65c:	str	xzr, [sp, #184]
  40e660:	blr	x3
  40e664:	cbnz	w0, 40e67c <ferror@plt+0xc32c>
  40e668:	ldr	w0, [x19]
  40e66c:	mov	x1, x20
  40e670:	mov	w3, #0x0                   	// #0
  40e674:	mov	x2, #0xa0                  	// #160
  40e678:	bl	402140 <send@plt>
  40e67c:	ldp	x19, x20, [sp, #16]
  40e680:	ldp	x29, x30, [sp], #192
  40e684:	ret
  40e688:	mov	x4, x0
  40e68c:	stp	x29, x30, [sp, #-48]!
  40e690:	mov	x8, #0x1c                  	// #28
  40e694:	mov	x29, sp
  40e698:	ldr	w5, [x4, #28]
  40e69c:	mov	w7, w1
  40e6a0:	ldr	w0, [x0]
  40e6a4:	mov	w6, w2
  40e6a8:	add	w5, w5, #0x1
  40e6ac:	movk	x8, #0x5e, lsl #32
  40e6b0:	movk	x8, #0x301, lsl #48
  40e6b4:	stp	w5, w5, [x4, #28]
  40e6b8:	stp	xzr, xzr, [sp, #24]
  40e6bc:	add	x1, sp, #0x10
  40e6c0:	mov	w3, #0x0                   	// #0
  40e6c4:	mov	x2, #0x1c                  	// #28
  40e6c8:	str	x8, [sp, #16]
  40e6cc:	str	w5, [sp, #24]
  40e6d0:	strb	w7, [sp, #32]
  40e6d4:	str	w6, [sp, #40]
  40e6d8:	bl	402140 <send@plt>
  40e6dc:	ldp	x29, x30, [sp], #48
  40e6e0:	ret
  40e6e4:	nop
  40e6e8:	stp	x29, x30, [sp, #-16]!
  40e6ec:	sxtw	x2, w2
  40e6f0:	mov	w3, #0x0                   	// #0
  40e6f4:	mov	x29, sp
  40e6f8:	ldr	w0, [x0]
  40e6fc:	bl	402140 <send@plt>
  40e700:	ldp	x29, x30, [sp], #16
  40e704:	ret
  40e708:	sub	sp, sp, #0x420
  40e70c:	sxtw	x2, w2
  40e710:	mov	w3, #0x0                   	// #0
  40e714:	stp	x29, x30, [sp]
  40e718:	mov	x29, sp
  40e71c:	str	x19, [sp, #16]
  40e720:	mov	x19, x0
  40e724:	ldr	w0, [x0]
  40e728:	bl	402140 <send@plt>
  40e72c:	tbnz	w0, #31, 40e798 <ferror@plt+0xc448>
  40e730:	ldr	w0, [x19]
  40e734:	add	x19, sp, #0x20
  40e738:	mov	x1, x19
  40e73c:	mov	w3, #0x42                  	// #66
  40e740:	mov	x2, #0x400                 	// #1024
  40e744:	bl	402040 <recv@plt>
  40e748:	mov	w1, w0
  40e74c:	tbnz	w0, #31, 40e7a8 <ferror@plt+0xc458>
  40e750:	cmp	w0, #0xf
  40e754:	b.gt	40e780 <ferror@plt+0xc430>
  40e758:	b	40e794 <ferror@plt+0xc444>
  40e75c:	cmp	w2, w1
  40e760:	sub	w1, w1, w0
  40e764:	b.hi	40e794 <ferror@plt+0xc444>  // b.pmore
  40e768:	ldrh	w3, [x19, #4]
  40e76c:	cmp	w3, #0x2
  40e770:	b.eq	40e7c8 <ferror@plt+0xc478>  // b.none
  40e774:	cmp	w1, #0xf
  40e778:	add	x19, x19, w0, uxtw
  40e77c:	b.le	40e794 <ferror@plt+0xc444>
  40e780:	ldr	w2, [x19]
  40e784:	add	w0, w2, #0x3
  40e788:	cmp	w2, #0xf
  40e78c:	and	w0, w0, #0xfffffffc
  40e790:	b.hi	40e75c <ferror@plt+0xc40c>  // b.pmore
  40e794:	mov	w0, #0x0                   	// #0
  40e798:	ldp	x29, x30, [sp]
  40e79c:	ldr	x19, [sp, #16]
  40e7a0:	add	sp, sp, #0x420
  40e7a4:	ret
  40e7a8:	bl	4022c0 <__errno_location@plt>
  40e7ac:	ldr	w0, [x0]
  40e7b0:	ldp	x29, x30, [sp]
  40e7b4:	cmp	w0, #0xb
  40e7b8:	csetm	w0, ne  // ne = any
  40e7bc:	ldr	x19, [sp, #16]
  40e7c0:	add	sp, sp, #0x420
  40e7c4:	ret
  40e7c8:	cmp	w2, #0x23
  40e7cc:	b.ls	40e7ec <ferror@plt+0xc49c>  // b.plast
  40e7d0:	bl	4022c0 <__errno_location@plt>
  40e7d4:	mov	x2, x0
  40e7d8:	ldr	w1, [x19, #16]
  40e7dc:	mov	w0, #0xffffffff            	// #-1
  40e7e0:	neg	w1, w1
  40e7e4:	str	w1, [x2]
  40e7e8:	b	40e798 <ferror@plt+0xc448>
  40e7ec:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40e7f0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40e7f4:	mov	x2, #0x10                  	// #16
  40e7f8:	add	x0, x0, #0xd68
  40e7fc:	ldr	x3, [x3, #3992]
  40e800:	mov	x1, #0x1                   	// #1
  40e804:	ldr	x3, [x3]
  40e808:	bl	402180 <fwrite@plt>
  40e80c:	mov	w0, #0xffffffff            	// #-1
  40e810:	b	40e798 <ferror@plt+0xc448>
  40e814:	nop
  40e818:	mov	x4, x0
  40e81c:	stp	x29, x30, [sp, #-144]!
  40e820:	mov	w13, w1
  40e824:	mov	x29, sp
  40e828:	ldr	w5, [x4, #28]
  40e82c:	mov	x10, x2
  40e830:	ldr	w0, [x0]
  40e834:	add	w14, w3, #0x10
  40e838:	add	x7, sp, #0x28
  40e83c:	add	x6, sp, #0x18
  40e840:	add	w5, w5, #0x1
  40e844:	sxtw	x3, w3
  40e848:	stp	w5, w5, [x4, #28]
  40e84c:	add	x4, sp, #0x38
  40e850:	mov	w12, #0x301                 	// #769
  40e854:	mov	w15, #0x10                  	// #16
  40e858:	mov	x11, #0x10                  	// #16
  40e85c:	mov	w9, #0xc                   	// #12
  40e860:	mov	x8, #0x2                   	// #2
  40e864:	str	xzr, [sp, #24]
  40e868:	stp	xzr, xzr, [sp, #96]
  40e86c:	add	x1, sp, #0x58
  40e870:	mov	w2, #0x0                   	// #0
  40e874:	stp	xzr, xzr, [sp, #112]
  40e878:	strh	w15, [sp, #24]
  40e87c:	str	wzr, [sp, #32]
  40e880:	str	w14, [sp, #40]
  40e884:	strh	w13, [sp, #44]
  40e888:	strh	w12, [sp, #46]
  40e88c:	stp	w5, wzr, [sp, #48]
  40e890:	str	x7, [sp, #56]
  40e894:	stp	x11, x10, [sp, #64]
  40e898:	str	x3, [sp, #80]
  40e89c:	str	x6, [sp, #88]
  40e8a0:	str	w9, [sp, #96]
  40e8a4:	str	x4, [sp, #104]
  40e8a8:	str	x8, [sp, #112]
  40e8ac:	stp	xzr, xzr, [sp, #128]
  40e8b0:	bl	401fa0 <sendmsg@plt>
  40e8b4:	ldp	x29, x30, [sp], #144
  40e8b8:	ret
  40e8bc:	nop
  40e8c0:	mov	x2, x0
  40e8c4:	stp	x29, x30, [sp, #-112]!
  40e8c8:	mov	x3, x1
  40e8cc:	mov	x29, sp
  40e8d0:	mov	w0, #0x301                 	// #769
  40e8d4:	ldr	w1, [x2, #28]
  40e8d8:	ldr	w8, [x3]
  40e8dc:	add	x5, sp, #0x18
  40e8e0:	strh	w0, [x3, #6]
  40e8e4:	add	x4, sp, #0x28
  40e8e8:	ldr	w0, [x2]
  40e8ec:	add	w1, w1, #0x1
  40e8f0:	str	wzr, [x3, #12]
  40e8f4:	mov	w9, #0x10                  	// #16
  40e8f8:	stp	w1, w1, [x2, #28]
  40e8fc:	mov	w7, #0xc                   	// #12
  40e900:	mov	x6, #0x1                   	// #1
  40e904:	str	w1, [x3, #8]
  40e908:	str	xzr, [sp, #24]
  40e90c:	add	x1, sp, #0x38
  40e910:	stp	xzr, xzr, [sp, #64]
  40e914:	mov	w2, #0x0                   	// #0
  40e918:	stp	xzr, xzr, [sp, #80]
  40e91c:	strh	w9, [sp, #24]
  40e920:	str	wzr, [sp, #32]
  40e924:	stp	x3, x8, [sp, #40]
  40e928:	str	x5, [sp, #56]
  40e92c:	str	w7, [sp, #64]
  40e930:	str	x4, [sp, #72]
  40e934:	str	x6, [sp, #80]
  40e938:	stp	xzr, xzr, [sp, #96]
  40e93c:	bl	401fa0 <sendmsg@plt>
  40e940:	ldp	x29, x30, [sp], #112
  40e944:	ret
  40e948:	stp	x29, x30, [sp, #-272]!
  40e94c:	mov	x4, #0x1                   	// #1
  40e950:	mov	w5, #0xc                   	// #12
  40e954:	mov	x29, sp
  40e958:	stp	x21, x22, [sp, #32]
  40e95c:	adrp	x21, 426000 <ferror@plt+0x23cb0>
  40e960:	mov	w22, #0x0                   	// #0
  40e964:	stp	x23, x24, [sp, #48]
  40e968:	add	x23, sp, #0xd8
  40e96c:	stp	x25, x26, [sp, #64]
  40e970:	add	x25, sp, #0x80
  40e974:	stp	x27, x28, [sp, #80]
  40e978:	mov	x27, x0
  40e97c:	ldr	x0, [x21, #3992]
  40e980:	stp	xzr, xzr, [sp, #224]
  40e984:	stp	xzr, xzr, [sp, #240]
  40e988:	stp	x19, x20, [sp, #16]
  40e98c:	mov	x20, x1
  40e990:	add	x1, sp, #0x88
  40e994:	str	x0, [sp, #120]
  40e998:	add	x0, sp, #0x98
  40e99c:	stp	x20, x2, [sp, #168]
  40e9a0:	strh	w3, [sp, #184]
  40e9a4:	stp	xzr, xzr, [sp, #192]
  40e9a8:	strh	wzr, [sp, #208]
  40e9ac:	str	x1, [sp, #216]
  40e9b0:	str	w5, [sp, #224]
  40e9b4:	str	x0, [sp, #232]
  40e9b8:	str	x4, [sp, #240]
  40e9bc:	stp	xzr, xzr, [sp, #256]
  40e9c0:	ldr	w0, [x27]
  40e9c4:	mov	x2, x25
  40e9c8:	mov	x1, x23
  40e9cc:	bl	40d820 <ferror@plt+0xb4d0>
  40e9d0:	mov	w28, w0
  40e9d4:	tbnz	w0, #31, 40ecbc <ferror@plt+0xc96c>
  40e9d8:	ldr	x3, [x27, #40]
  40e9dc:	ldr	x19, [sp, #128]
  40e9e0:	cbz	x3, 40e9fc <ferror@plt+0xc6ac>
  40e9e4:	add	w2, w0, #0x3
  40e9e8:	mov	x1, #0x1                   	// #1
  40e9ec:	mov	x0, x19
  40e9f0:	and	x2, x2, #0xfffffffc
  40e9f4:	bl	402180 <fwrite@plt>
  40e9f8:	ldr	x19, [sp, #128]
  40e9fc:	cbz	x20, 40ec68 <ferror@plt+0xc918>
  40ea00:	add	x24, sp, #0xc0
  40ea04:	mov	x6, x20
  40ea08:	str	wzr, [sp, #116]
  40ea0c:	nop
  40ea10:	cmp	w28, #0xf
  40ea14:	mov	w26, w28
  40ea18:	b.gt	40ea38 <ferror@plt+0xc6e8>
  40ea1c:	b	40eaec <ferror@plt+0xc79c>
  40ea20:	add	w3, w3, #0x3
  40ea24:	and	w3, w3, #0xfffffffc
  40ea28:	sub	w26, w26, w3
  40ea2c:	cmp	w26, #0xf
  40ea30:	add	x19, x19, w3, uxtw
  40ea34:	b.le	40eae8 <ferror@plt+0xc798>
  40ea38:	ldr	w3, [x19]
  40ea3c:	cmp	w3, #0xf
  40ea40:	b.ls	40eae8 <ferror@plt+0xc798>  // b.plast
  40ea44:	cmp	w26, w3
  40ea48:	b.cc	40eae8 <ferror@plt+0xc798>  // b.lo, b.ul, b.last
  40ea4c:	ldrh	w5, [x19, #6]
  40ea50:	ldurh	w0, [x24, #-8]
  40ea54:	ldr	w1, [sp, #140]
  40ea58:	bic	w0, w5, w0
  40ea5c:	and	w0, w0, #0xffff
  40ea60:	strh	w0, [x19, #6]
  40ea64:	cbnz	w1, 40ea20 <ferror@plt+0xc6d0>
  40ea68:	ldr	w5, [x19, #12]
  40ea6c:	ldr	w1, [x27, #8]
  40ea70:	cmp	w5, w1
  40ea74:	b.ne	40ea20 <ferror@plt+0xc6d0>  // b.any
  40ea78:	ldr	w5, [x19, #8]
  40ea7c:	ldr	w1, [x27, #32]
  40ea80:	cmp	w5, w1
  40ea84:	b.ne	40ea20 <ferror@plt+0xc6d0>  // b.any
  40ea88:	ldrh	w1, [x19, #4]
  40ea8c:	tst	x0, #0x10
  40ea90:	csinc	w22, w22, wzr, eq  // eq = none
  40ea94:	cmp	w1, #0x3
  40ea98:	b.eq	40eafc <ferror@plt+0xc7ac>  // b.none
  40ea9c:	cmp	w1, #0x2
  40eaa0:	b.eq	40eb34 <ferror@plt+0xc7e4>  // b.none
  40eaa4:	ldr	x0, [x27, #40]
  40eaa8:	cbnz	x0, 40ea20 <ferror@plt+0xc6d0>
  40eaac:	ldur	x1, [x24, #-16]
  40eab0:	mov	x0, x19
  40eab4:	str	x6, [sp, #104]
  40eab8:	blr	x6
  40eabc:	mov	w21, w0
  40eac0:	tbnz	w0, #31, 40ec30 <ferror@plt+0xc8e0>
  40eac4:	ldr	w3, [x19]
  40eac8:	ldr	x6, [sp, #104]
  40eacc:	add	w3, w3, #0x3
  40ead0:	and	w3, w3, #0xfffffffc
  40ead4:	sub	w26, w26, w3
  40ead8:	cmp	w26, #0xf
  40eadc:	add	x19, x19, w3, uxtw
  40eae0:	b.gt	40ea38 <ferror@plt+0xc6e8>
  40eae4:	nop
  40eae8:	ldr	x19, [sp, #128]
  40eaec:	ldr	x6, [x24]
  40eaf0:	cbz	x6, 40eb8c <ferror@plt+0xc83c>
  40eaf4:	add	x24, x24, #0x18
  40eaf8:	b	40ea10 <ferror@plt+0xc6c0>
  40eafc:	ldr	w26, [x19, #16]
  40eb00:	cmp	w3, #0x13
  40eb04:	b.ls	40ecfc <ferror@plt+0xc9ac>  // b.plast
  40eb08:	mov	x0, x19
  40eb0c:	tbnz	w26, #31, 40ebcc <ferror@plt+0xc87c>
  40eb10:	mov	x1, #0x0                   	// #0
  40eb14:	bl	40d8e0 <ferror@plt+0xb590>
  40eb18:	ldr	x6, [x24]
  40eb1c:	cbz	x6, 40ecc4 <ferror@plt+0xc974>
  40eb20:	mov	w0, #0x1                   	// #1
  40eb24:	add	x24, x24, #0x18
  40eb28:	str	w0, [sp, #116]
  40eb2c:	ldr	x19, [sp, #128]
  40eb30:	b	40ea10 <ferror@plt+0xc6c0>
  40eb34:	cmp	w3, #0x23
  40eb38:	b.ls	40ec0c <ferror@plt+0xc8bc>  // b.plast
  40eb3c:	bl	4022c0 <__errno_location@plt>
  40eb40:	ldr	w1, [x19, #16]
  40eb44:	neg	w2, w1
  40eb48:	str	w2, [x0]
  40eb4c:	ldr	w0, [x27, #36]
  40eb50:	cmp	w0, #0x4
  40eb54:	b.eq	40ec58 <ferror@plt+0xc908>  // b.none
  40eb58:	ldr	w0, [x27, #48]
  40eb5c:	tbz	w0, #1, 40ebfc <ferror@plt+0xc8ac>
  40eb60:	ldr	x0, [sp, #128]
  40eb64:	mov	w21, #0xffffffff            	// #-1
  40eb68:	bl	402110 <free@plt>
  40eb6c:	mov	w0, w21
  40eb70:	ldp	x19, x20, [sp, #16]
  40eb74:	ldp	x21, x22, [sp, #32]
  40eb78:	ldp	x23, x24, [sp, #48]
  40eb7c:	ldp	x25, x26, [sp, #64]
  40eb80:	ldp	x27, x28, [sp, #80]
  40eb84:	ldp	x29, x30, [sp], #272
  40eb88:	ret
  40eb8c:	mov	x0, x19
  40eb90:	bl	402110 <free@plt>
  40eb94:	ldr	w0, [sp, #116]
  40eb98:	cbnz	w0, 40ed20 <ferror@plt+0xc9d0>
  40eb9c:	ldr	w0, [sp, #264]
  40eba0:	tbnz	w0, #5, 40ec78 <ferror@plt+0xc928>
  40eba4:	cbz	w26, 40e9c0 <ferror@plt+0xc670>
  40eba8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40ebac:	mov	w2, w26
  40ebb0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40ebb4:	add	x1, x1, #0xdc8
  40ebb8:	ldr	x0, [x0, #3992]
  40ebbc:	ldr	x0, [x0]
  40ebc0:	bl	402320 <fprintf@plt>
  40ebc4:	mov	w0, #0x1                   	// #1
  40ebc8:	bl	401dc0 <exit@plt>
  40ebcc:	mov	w1, w26
  40ebd0:	bl	40dd58 <ferror@plt+0xba08>
  40ebd4:	cbnz	w0, 40eb60 <ferror@plt+0xc810>
  40ebd8:	bl	4022c0 <__errno_location@plt>
  40ebdc:	neg	w1, w26
  40ebe0:	str	w1, [x0]
  40ebe4:	cmn	w26, #0x5a
  40ebe8:	b.eq	40ec98 <ferror@plt+0xc948>  // b.none
  40ebec:	cmn	w26, #0x5f
  40ebf0:	b.eq	40eb60 <ferror@plt+0xc810>  // b.none
  40ebf4:	cmn	w26, #0x2
  40ebf8:	b.eq	40eb60 <ferror@plt+0xc810>  // b.none
  40ebfc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40ec00:	add	x0, x0, #0xed0
  40ec04:	bl	401de0 <perror@plt>
  40ec08:	b	40eb60 <ferror@plt+0xc810>
  40ec0c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40ec10:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40ec14:	mov	x2, #0x10                  	// #16
  40ec18:	mov	x1, #0x1                   	// #1
  40ec1c:	ldr	x3, [x3, #3992]
  40ec20:	add	x0, x0, #0xd68
  40ec24:	ldr	x3, [x3]
  40ec28:	bl	402180 <fwrite@plt>
  40ec2c:	b	40eb60 <ferror@plt+0xc810>
  40ec30:	ldr	x0, [sp, #128]
  40ec34:	bl	402110 <free@plt>
  40ec38:	mov	w0, w21
  40ec3c:	ldp	x19, x20, [sp, #16]
  40ec40:	ldp	x21, x22, [sp, #32]
  40ec44:	ldp	x23, x24, [sp, #48]
  40ec48:	ldp	x25, x26, [sp, #64]
  40ec4c:	ldp	x27, x28, [sp, #80]
  40ec50:	ldp	x29, x30, [sp], #272
  40ec54:	ret
  40ec58:	cmn	w1, #0x5f
  40ec5c:	ccmn	w1, #0x2, #0x4, ne  // ne = any
  40ec60:	b.ne	40eb58 <ferror@plt+0xc808>  // b.any
  40ec64:	b	40eb60 <ferror@plt+0xc810>
  40ec68:	mov	x0, x19
  40ec6c:	bl	402110 <free@plt>
  40ec70:	ldr	w0, [sp, #264]
  40ec74:	tbz	w0, #5, 40e9c0 <ferror@plt+0xc670>
  40ec78:	ldr	x0, [sp, #120]
  40ec7c:	mov	x2, #0x12                  	// #18
  40ec80:	mov	x1, #0x1                   	// #1
  40ec84:	ldr	x3, [x0]
  40ec88:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40ec8c:	add	x0, x0, #0xdb0
  40ec90:	bl	402180 <fwrite@plt>
  40ec94:	b	40e9c0 <ferror@plt+0xc670>
  40ec98:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40ec9c:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40eca0:	mov	x2, #0x24                  	// #36
  40eca4:	mov	x1, #0x1                   	// #1
  40eca8:	ldr	x3, [x3, #3992]
  40ecac:	add	x0, x0, #0xea8
  40ecb0:	ldr	x3, [x3]
  40ecb4:	bl	402180 <fwrite@plt>
  40ecb8:	b	40eb60 <ferror@plt+0xc810>
  40ecbc:	mov	w21, w0
  40ecc0:	b	40eb6c <ferror@plt+0xc81c>
  40ecc4:	ldr	x0, [sp, #128]
  40ecc8:	mov	w21, w22
  40eccc:	bl	402110 <free@plt>
  40ecd0:	cbz	w22, 40eb6c <ferror@plt+0xc81c>
  40ecd4:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40ecd8:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40ecdc:	mov	x2, #0x2e                  	// #46
  40ece0:	mov	x1, #0x1                   	// #1
  40ece4:	ldr	x3, [x3, #3992]
  40ece8:	mov	w21, #0x0                   	// #0
  40ecec:	add	x0, x0, #0xee8
  40ecf0:	ldr	x3, [x3]
  40ecf4:	bl	402180 <fwrite@plt>
  40ecf8:	b	40eb6c <ferror@plt+0xc81c>
  40ecfc:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40ed00:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40ed04:	mov	x2, #0xf                   	// #15
  40ed08:	mov	x1, #0x1                   	// #1
  40ed0c:	ldr	x3, [x3, #3992]
  40ed10:	add	x0, x0, #0xe98
  40ed14:	ldr	x3, [x3]
  40ed18:	bl	402180 <fwrite@plt>
  40ed1c:	b	40eb60 <ferror@plt+0xc810>
  40ed20:	mov	w21, w22
  40ed24:	b	40ecd0 <ferror@plt+0xc980>
  40ed28:	stp	x29, x30, [sp, #-32]!
  40ed2c:	mov	x5, x1
  40ed30:	mov	x3, x2
  40ed34:	mov	x29, sp
  40ed38:	str	x5, [sp, #16]
  40ed3c:	add	x1, sp, #0x10
  40ed40:	ldr	w5, [x5]
  40ed44:	mov	w4, #0x1                   	// #1
  40ed48:	mov	x2, #0x1                   	// #1
  40ed4c:	str	x5, [sp, #24]
  40ed50:	bl	40d8e8 <ferror@plt+0xb598>
  40ed54:	ldp	x29, x30, [sp], #32
  40ed58:	ret
  40ed5c:	nop
  40ed60:	mov	w4, #0x1                   	// #1
  40ed64:	b	40d8e8 <ferror@plt+0xb598>
  40ed68:	stp	x29, x30, [sp, #-32]!
  40ed6c:	mov	x5, x1
  40ed70:	mov	x3, x2
  40ed74:	mov	x29, sp
  40ed78:	str	x5, [sp, #16]
  40ed7c:	add	x1, sp, #0x10
  40ed80:	ldr	w5, [x5]
  40ed84:	mov	w4, #0x0                   	// #0
  40ed88:	mov	x2, #0x1                   	// #1
  40ed8c:	str	x5, [sp, #24]
  40ed90:	bl	40d8e8 <ferror@plt+0xb598>
  40ed94:	ldp	x29, x30, [sp], #32
  40ed98:	ret
  40ed9c:	nop
  40eda0:	stp	x29, x30, [sp, #-48]!
  40eda4:	mov	w5, #0x1                   	// #1
  40eda8:	mov	w4, #0x4                   	// #4
  40edac:	mov	x29, sp
  40edb0:	str	x19, [sp, #16]
  40edb4:	mov	x19, x0
  40edb8:	ldr	w0, [x0]
  40edbc:	add	x3, sp, #0x2c
  40edc0:	mov	w2, #0x8                   	// #8
  40edc4:	mov	w1, #0x10e                 	// #270
  40edc8:	str	w5, [sp, #44]
  40edcc:	bl	401f30 <setsockopt@plt>
  40edd0:	tbnz	w0, #31, 40edf0 <ferror@plt+0xcaa0>
  40edd4:	ldr	w1, [x19, #48]
  40edd8:	mov	w0, #0x0                   	// #0
  40eddc:	orr	w1, w1, #0x1
  40ede0:	str	w1, [x19, #48]
  40ede4:	ldr	x19, [sp, #16]
  40ede8:	ldp	x29, x30, [sp], #48
  40edec:	ret
  40edf0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40edf4:	add	x0, x0, #0xf18
  40edf8:	bl	401de0 <perror@plt>
  40edfc:	mov	w0, #0xffffffff            	// #-1
  40ee00:	b	40ede4 <ferror@plt+0xca94>
  40ee04:	nop
  40ee08:	mov	x12, #0x60c0                	// #24768
  40ee0c:	sub	sp, sp, x12
  40ee10:	add	x3, sp, #0x68
  40ee14:	mov	w7, #0x10                  	// #16
  40ee18:	mov	w6, #0xc                   	// #12
  40ee1c:	mov	x5, #0x1                   	// #1
  40ee20:	stp	x29, x30, [sp]
  40ee24:	mov	x29, sp
  40ee28:	ldr	w4, [x0, #48]
  40ee2c:	str	xzr, [sp, #104]
  40ee30:	stp	xzr, xzr, [sp, #144]
  40ee34:	stp	xzr, xzr, [sp, #160]
  40ee38:	stp	x19, x20, [sp, #16]
  40ee3c:	mov	x20, x1
  40ee40:	stp	x21, x22, [sp, #32]
  40ee44:	mov	x21, x2
  40ee48:	stp	x23, x24, [sp, #48]
  40ee4c:	mov	x23, x0
  40ee50:	add	x0, sp, #0x78
  40ee54:	stp	x25, x26, [sp, #64]
  40ee58:	stp	x27, x28, [sp, #80]
  40ee5c:	strh	w7, [sp, #104]
  40ee60:	str	wzr, [sp, #112]
  40ee64:	str	x3, [sp, #136]
  40ee68:	str	w6, [sp, #144]
  40ee6c:	stp	x0, x5, [sp, #152]
  40ee70:	stp	xzr, xzr, [sp, #176]
  40ee74:	tbz	w4, #0, 40ee84 <ferror@plt+0xcb34>
  40ee78:	add	x0, sp, #0xc0
  40ee7c:	mov	x1, #0x2000                	// #8192
  40ee80:	stp	x0, x1, [sp, #168]
  40ee84:	mov	x26, #0x10e                 	// #270
  40ee88:	add	x24, sp, #0x88
  40ee8c:	add	x22, sp, #0x60
  40ee90:	mov	x0, #0x20c0                	// #8384
  40ee94:	movk	x26, #0x8, lsl #32
  40ee98:	add	x25, sp, x0
  40ee9c:	str	x25, [sp, #120]
  40eea0:	ldr	w0, [x23]
  40eea4:	mov	x3, #0x4000                	// #16384
  40eea8:	mov	x1, x24
  40eeac:	mov	w2, #0x0                   	// #0
  40eeb0:	str	x3, [sp, #128]
  40eeb4:	bl	401d90 <recvmsg@plt>
  40eeb8:	cmp	w0, #0x0
  40eebc:	mov	w1, w0
  40eec0:	b.ge	40ef38 <ferror@plt+0xcbe8>  // b.tcont
  40eec4:	bl	4022c0 <__errno_location@plt>
  40eec8:	mov	x19, x0
  40eecc:	ldr	w0, [x0]
  40eed0:	cmp	w0, #0x4
  40eed4:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  40eed8:	b.eq	40eea0 <ferror@plt+0xcb50>  // b.none
  40eedc:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40eee0:	ldr	x1, [x1, #3992]
  40eee4:	ldr	x27, [x1]
  40eee8:	bl	402010 <strerror@plt>
  40eeec:	ldr	w3, [x19]
  40eef0:	mov	x2, x0
  40eef4:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40eef8:	mov	x0, x27
  40eefc:	add	x1, x1, #0xca8
  40ef00:	bl	402320 <fprintf@plt>
  40ef04:	ldr	w0, [x19]
  40ef08:	cmp	w0, #0x69
  40ef0c:	b.eq	40eea0 <ferror@plt+0xcb50>  // b.none
  40ef10:	mov	w0, #0xffffffff            	// #-1
  40ef14:	mov	x12, #0x60c0                	// #24768
  40ef18:	ldp	x29, x30, [sp]
  40ef1c:	ldp	x19, x20, [sp, #16]
  40ef20:	ldp	x21, x22, [sp, #32]
  40ef24:	ldp	x23, x24, [sp, #48]
  40ef28:	ldp	x25, x26, [sp, #64]
  40ef2c:	ldp	x27, x28, [sp, #80]
  40ef30:	add	sp, sp, x12
  40ef34:	ret
  40ef38:	b.eq	40f0d0 <ferror@plt+0xcd80>  // b.none
  40ef3c:	ldr	w2, [sp, #144]
  40ef40:	cmp	w2, #0xc
  40ef44:	b.ne	40f0f8 <ferror@plt+0xcda8>  // b.any
  40ef48:	ldr	w2, [x23, #48]
  40ef4c:	tbnz	w2, #0, 40f018 <ferror@plt+0xccc8>
  40ef50:	cmp	w0, #0xf
  40ef54:	mov	w28, w0
  40ef58:	b.ls	40f0a4 <ferror@plt+0xcd54>  // b.plast
  40ef5c:	ldr	w19, [sp, #8384]
  40ef60:	cmp	w19, #0x10
  40ef64:	ccmp	w0, w19, #0x1, pl  // pl = nfrst
  40ef68:	b.lt	40efb8 <ferror@plt+0xcc68>  // b.tstop
  40ef6c:	mov	x27, x25
  40ef70:	b	40efa0 <ferror@plt+0xcc50>
  40ef74:	add	w19, w19, #0x3
  40ef78:	and	w19, w19, #0xfffffffc
  40ef7c:	sub	w1, w28, w19
  40ef80:	cmp	w1, #0xf
  40ef84:	add	x27, x27, w19, uxtw
  40ef88:	mov	w28, w1
  40ef8c:	b.ls	40efe8 <ferror@plt+0xcc98>  // b.plast
  40ef90:	ldr	w19, [x27]
  40ef94:	cmp	w19, #0x10
  40ef98:	ccmp	w19, w28, #0x0, pl  // pl = nfrst
  40ef9c:	b.gt	40efb8 <ferror@plt+0xcc68>
  40efa0:	mov	x2, x21
  40efa4:	mov	x1, x27
  40efa8:	mov	x0, x22
  40efac:	blr	x20
  40efb0:	tbz	w0, #31, 40ef74 <ferror@plt+0xcc24>
  40efb4:	b	40ef14 <ferror@plt+0xcbc4>
  40efb8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40efbc:	ldr	w1, [sp, #184]
  40efc0:	ldr	x0, [x0, #3992]
  40efc4:	ldr	x3, [x0]
  40efc8:	tbz	w1, #5, 40f108 <ferror@plt+0xcdb8>
  40efcc:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40efd0:	mov	x2, #0x12                  	// #18
  40efd4:	add	x0, x0, #0xd30
  40efd8:	mov	x1, #0x1                   	// #1
  40efdc:	bl	402180 <fwrite@plt>
  40efe0:	mov	w0, #0xffffffff            	// #-1
  40efe4:	b	40ef14 <ferror@plt+0xcbc4>
  40efe8:	ldr	w0, [sp, #184]
  40efec:	tbnz	w0, #5, 40f0ac <ferror@plt+0xcd5c>
  40eff0:	cbz	w1, 40eea0 <ferror@plt+0xcb50>
  40eff4:	mov	w2, w1
  40eff8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40effc:	add	x1, x1, #0xdc8
  40f000:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f004:	ldr	x0, [x0, #3992]
  40f008:	ldr	x0, [x0]
  40f00c:	bl	402320 <fprintf@plt>
  40f010:	mov	w0, #0x1                   	// #1
  40f014:	bl	401dc0 <exit@plt>
  40f018:	ldr	x4, [sp, #176]
  40f01c:	mov	w3, #0xffffffff            	// #-1
  40f020:	str	w3, [sp, #96]
  40f024:	cmp	x4, #0xf
  40f028:	b.ls	40ef50 <ferror@plt+0xcc00>  // b.plast
  40f02c:	ldr	x2, [sp, #168]
  40f030:	mov	w6, w3
  40f034:	mov	w7, #0x0                   	// #0
  40f038:	add	x4, x2, x4
  40f03c:	cbz	x2, 40f084 <ferror@plt+0xcd34>
  40f040:	ldp	x3, x5, [x2]
  40f044:	cmp	x5, x26
  40f048:	b.eq	40f090 <ferror@plt+0xcd40>  // b.none
  40f04c:	cmp	x3, #0xf
  40f050:	b.ls	40f084 <ferror@plt+0xcd34>  // b.plast
  40f054:	add	x3, x3, #0x7
  40f058:	and	x3, x3, #0xfffffffffffffff8
  40f05c:	add	x2, x2, x3
  40f060:	add	x3, x2, #0x10
  40f064:	cmp	x4, x3
  40f068:	b.cc	40f084 <ferror@plt+0xcd34>  // b.lo, b.ul, b.last
  40f06c:	ldr	x3, [x2]
  40f070:	add	x3, x3, #0x7
  40f074:	and	x3, x3, #0xfffffffffffffff8
  40f078:	add	x3, x2, x3
  40f07c:	cmp	x4, x3
  40f080:	b.cs	40f03c <ferror@plt+0xccec>  // b.hs, b.nlast
  40f084:	cbz	w7, 40ef50 <ferror@plt+0xcc00>
  40f088:	str	w6, [sp, #96]
  40f08c:	b	40ef50 <ferror@plt+0xcc00>
  40f090:	cmp	x3, #0x14
  40f094:	b.ne	40f04c <ferror@plt+0xccfc>  // b.any
  40f098:	ldr	w6, [x2, #16]
  40f09c:	mov	w7, #0x1                   	// #1
  40f0a0:	b	40f054 <ferror@plt+0xcd04>
  40f0a4:	ldr	w0, [sp, #184]
  40f0a8:	tbz	w0, #5, 40eff4 <ferror@plt+0xcca4>
  40f0ac:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f0b0:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40f0b4:	mov	x2, #0x12                  	// #18
  40f0b8:	mov	x1, #0x1                   	// #1
  40f0bc:	ldr	x3, [x3, #3992]
  40f0c0:	add	x0, x0, #0xdb0
  40f0c4:	ldr	x3, [x3]
  40f0c8:	bl	402180 <fwrite@plt>
  40f0cc:	b	40eea0 <ferror@plt+0xcb50>
  40f0d0:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f0d4:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40f0d8:	mov	x2, #0xf                   	// #15
  40f0dc:	add	x0, x0, #0xc98
  40f0e0:	ldr	x3, [x3, #3992]
  40f0e4:	mov	x1, #0x1                   	// #1
  40f0e8:	ldr	x3, [x3]
  40f0ec:	bl	402180 <fwrite@plt>
  40f0f0:	mov	w0, #0xffffffff            	// #-1
  40f0f4:	b	40ef14 <ferror@plt+0xcbc4>
  40f0f8:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40f0fc:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f100:	add	x1, x1, #0xf30
  40f104:	b	40f004 <ferror@plt+0xccb4>
  40f108:	mov	w2, w19
  40f10c:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40f110:	add	x1, x1, #0xd48
  40f114:	mov	x0, x3
  40f118:	bl	402320 <fprintf@plt>
  40f11c:	mov	w0, #0x1                   	// #1
  40f120:	bl	401dc0 <exit@plt>
  40f124:	nop
  40f128:	mov	x12, #0x4050                	// #16464
  40f12c:	sub	sp, sp, x12
  40f130:	stp	x29, x30, [sp]
  40f134:	mov	x29, sp
  40f138:	stp	x21, x22, [sp, #32]
  40f13c:	add	x21, sp, #0x50
  40f140:	mov	x22, x2
  40f144:	stp	x19, x20, [sp, #16]
  40f148:	mov	x20, x0
  40f14c:	stp	x23, x24, [sp, #48]
  40f150:	mov	x23, x1
  40f154:	add	x24, x21, #0x10
  40f158:	stp	x25, x26, [sp, #64]
  40f15c:	mov	w25, #0x3ff0                	// #16368
  40f160:	b	40f1ac <ferror@plt+0xce5c>
  40f164:	cmp	x4, #0x10
  40f168:	b.ne	40f1e0 <ferror@plt+0xce90>  // b.any
  40f16c:	ldr	w26, [sp, #80]
  40f170:	sub	w19, w26, #0xd
  40f174:	sub	w2, w26, #0x10
  40f178:	and	x19, x19, #0xfffffffc
  40f17c:	cmp	w2, w25
  40f180:	mov	x2, x19
  40f184:	b.hi	40f21c <ferror@plt+0xcecc>  // b.pmore
  40f188:	bl	4020e0 <fread@plt>
  40f18c:	mov	x3, x0
  40f190:	mov	x2, x22
  40f194:	mov	x1, x21
  40f198:	cmp	x19, x3
  40f19c:	mov	x0, #0x0                   	// #0
  40f1a0:	b.ne	40f1e0 <ferror@plt+0xce90>  // b.any
  40f1a4:	blr	x23
  40f1a8:	tbnz	w0, #31, 40f1fc <ferror@plt+0xceac>
  40f1ac:	mov	x3, x20
  40f1b0:	mov	x1, #0x1                   	// #1
  40f1b4:	mov	x0, x21
  40f1b8:	mov	x2, #0x10                  	// #16
  40f1bc:	bl	4020e0 <fread@plt>
  40f1c0:	mov	x4, x0
  40f1c4:	mov	x3, x20
  40f1c8:	mov	x0, x24
  40f1cc:	mov	x1, #0x1                   	// #1
  40f1d0:	cbnz	x4, 40f164 <ferror@plt+0xce14>
  40f1d4:	mov	x0, x20
  40f1d8:	bl	402070 <feof@plt>
  40f1dc:	cbnz	w0, 40f2a4 <ferror@plt+0xcf54>
  40f1e0:	mov	x0, x20
  40f1e4:	bl	402350 <ferror@plt>
  40f1e8:	cbnz	w0, 40f294 <ferror@plt+0xcf44>
  40f1ec:	mov	x0, x20
  40f1f0:	bl	402070 <feof@plt>
  40f1f4:	cbnz	w0, 40f26c <ferror@plt+0xcf1c>
  40f1f8:	mov	w0, #0xffffffff            	// #-1
  40f1fc:	mov	x12, #0x4050                	// #16464
  40f200:	ldp	x29, x30, [sp]
  40f204:	ldp	x19, x20, [sp, #16]
  40f208:	ldp	x21, x22, [sp, #32]
  40f20c:	ldp	x23, x24, [sp, #48]
  40f210:	ldp	x25, x26, [sp, #64]
  40f214:	add	sp, sp, x12
  40f218:	ret
  40f21c:	adrp	x1, 426000 <ferror@plt+0x23cb0>
  40f220:	mov	x0, x20
  40f224:	ldr	x1, [x1, #3992]
  40f228:	ldr	x19, [x1]
  40f22c:	bl	401e40 <ftell@plt>
  40f230:	mov	w2, w26
  40f234:	mov	x3, x0
  40f238:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40f23c:	mov	x0, x19
  40f240:	add	x1, x1, #0xf90
  40f244:	bl	402320 <fprintf@plt>
  40f248:	mov	w0, #0xffffffff            	// #-1
  40f24c:	mov	x12, #0x4050                	// #16464
  40f250:	ldp	x29, x30, [sp]
  40f254:	ldp	x19, x20, [sp, #16]
  40f258:	ldp	x21, x22, [sp, #32]
  40f25c:	ldp	x23, x24, [sp, #48]
  40f260:	ldp	x25, x26, [sp, #64]
  40f264:	add	sp, sp, x12
  40f268:	ret
  40f26c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f270:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40f274:	mov	x2, #0x22                  	// #34
  40f278:	add	x0, x0, #0xf68
  40f27c:	ldr	x3, [x3, #3992]
  40f280:	mov	x1, #0x1                   	// #1
  40f284:	ldr	x3, [x3]
  40f288:	bl	402180 <fwrite@plt>
  40f28c:	mov	w0, #0xffffffff            	// #-1
  40f290:	b	40f1fc <ferror@plt+0xceac>
  40f294:	adrp	x0, 411000 <ferror@plt+0xecb0>
  40f298:	add	x0, x0, #0xf50
  40f29c:	bl	401de0 <perror@plt>
  40f2a0:	b	40f1ec <ferror@plt+0xce9c>
  40f2a4:	mov	w0, #0x0                   	// #0
  40f2a8:	b	40f1fc <ferror@plt+0xceac>
  40f2ac:	nop
  40f2b0:	stp	x29, x30, [sp, #-32]!
  40f2b4:	mov	x29, sp
  40f2b8:	ldr	w5, [x0]
  40f2bc:	stp	x19, x20, [sp, #16]
  40f2c0:	add	w20, w4, #0x7
  40f2c4:	add	w5, w5, #0x3
  40f2c8:	and	w20, w20, #0xfffffffc
  40f2cc:	and	w5, w5, #0xfffffffc
  40f2d0:	add	w6, w5, w20
  40f2d4:	mov	x19, x0
  40f2d8:	cmp	w6, w1
  40f2dc:	b.hi	40f32c <ferror@plt+0xcfdc>  // b.pmore
  40f2e0:	add	x0, x19, w5, uxtw
  40f2e4:	add	w1, w4, #0x4
  40f2e8:	strh	w2, [x0, #2]
  40f2ec:	strh	w1, [x19, w5, uxtw]
  40f2f0:	cbnz	w4, 40f308 <ferror@plt+0xcfb8>
  40f2f4:	mov	w0, #0x0                   	// #0
  40f2f8:	str	w6, [x19]
  40f2fc:	ldp	x19, x20, [sp, #16]
  40f300:	ldp	x29, x30, [sp], #32
  40f304:	ret
  40f308:	sxtw	x2, w4
  40f30c:	mov	x1, x3
  40f310:	add	x0, x0, #0x4
  40f314:	bl	401d70 <memcpy@plt>
  40f318:	ldr	w6, [x19]
  40f31c:	add	w6, w6, #0x3
  40f320:	and	w6, w6, #0xfffffffc
  40f324:	add	w6, w6, w20
  40f328:	b	40f2f4 <ferror@plt+0xcfa4>
  40f32c:	adrp	x3, 426000 <ferror@plt+0x23cb0>
  40f330:	mov	w2, w1
  40f334:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40f338:	add	x1, x1, #0xfb8
  40f33c:	ldr	x3, [x3, #3992]
  40f340:	ldr	x0, [x3]
  40f344:	bl	402320 <fprintf@plt>
  40f348:	mov	w0, #0xffffffff            	// #-1
  40f34c:	b	40f2fc <ferror@plt+0xcfac>
  40f350:	mov	w4, #0x0                   	// #0
  40f354:	mov	x3, #0x0                   	// #0
  40f358:	b	40f2b0 <ferror@plt+0xcf60>
  40f35c:	nop
  40f360:	stp	x29, x30, [sp, #-32]!
  40f364:	mov	w4, #0x1                   	// #1
  40f368:	mov	x29, sp
  40f36c:	strb	w3, [sp, #31]
  40f370:	add	x3, sp, #0x1f
  40f374:	bl	40f2b0 <ferror@plt+0xcf60>
  40f378:	ldp	x29, x30, [sp], #32
  40f37c:	ret
  40f380:	stp	x29, x30, [sp, #-32]!
  40f384:	mov	w4, #0x2                   	// #2
  40f388:	mov	x29, sp
  40f38c:	strh	w3, [sp, #30]
  40f390:	add	x3, sp, #0x1e
  40f394:	bl	40f2b0 <ferror@plt+0xcf60>
  40f398:	ldp	x29, x30, [sp], #32
  40f39c:	ret
  40f3a0:	stp	x29, x30, [sp, #-32]!
  40f3a4:	mov	w4, #0x4                   	// #4
  40f3a8:	mov	x29, sp
  40f3ac:	str	w3, [sp, #28]
  40f3b0:	add	x3, sp, #0x1c
  40f3b4:	bl	40f2b0 <ferror@plt+0xcf60>
  40f3b8:	ldp	x29, x30, [sp], #32
  40f3bc:	ret
  40f3c0:	stp	x29, x30, [sp, #-32]!
  40f3c4:	mov	w4, #0x8                   	// #8
  40f3c8:	mov	x29, sp
  40f3cc:	str	x3, [sp, #24]
  40f3d0:	add	x3, sp, #0x18
  40f3d4:	bl	40f2b0 <ferror@plt+0xcf60>
  40f3d8:	ldp	x29, x30, [sp], #32
  40f3dc:	ret
  40f3e0:	stp	x29, x30, [sp, #-48]!
  40f3e4:	mov	x29, sp
  40f3e8:	stp	x19, x20, [sp, #16]
  40f3ec:	mov	x19, x3
  40f3f0:	mov	x20, x0
  40f3f4:	mov	x0, x3
  40f3f8:	stp	x21, x22, [sp, #32]
  40f3fc:	mov	w21, w1
  40f400:	mov	w22, w2
  40f404:	bl	401db0 <strlen@plt>
  40f408:	mov	x3, x19
  40f40c:	mov	x4, x0
  40f410:	mov	w2, w22
  40f414:	mov	w1, w21
  40f418:	mov	x0, x20
  40f41c:	add	w4, w4, #0x1
  40f420:	ldp	x19, x20, [sp, #16]
  40f424:	ldp	x21, x22, [sp, #32]
  40f428:	ldp	x29, x30, [sp], #48
  40f42c:	b	40f2b0 <ferror@plt+0xcf60>
  40f430:	stp	x29, x30, [sp, #-48]!
  40f434:	mov	x29, sp
  40f438:	stp	x19, x20, [sp, #16]
  40f43c:	mov	x19, x0
  40f440:	ldr	w0, [x0]
  40f444:	add	w20, w3, #0x3
  40f448:	stp	x21, x22, [sp, #32]
  40f44c:	add	w0, w0, #0x3
  40f450:	and	w20, w20, #0xfffffffc
  40f454:	and	w0, w0, #0xfffffffc
  40f458:	mov	w21, w3
  40f45c:	mov	w3, w1
  40f460:	mov	x1, x2
  40f464:	add	w2, w0, w20
  40f468:	cmp	w2, w3
  40f46c:	b.hi	40f4c8 <ferror@plt+0xd178>  // b.pmore
  40f470:	sxtw	x22, w21
  40f474:	add	x0, x19, w0, uxtw
  40f478:	mov	x2, x22
  40f47c:	bl	401d70 <memcpy@plt>
  40f480:	ldr	w0, [x19]
  40f484:	mov	w1, #0x0                   	// #0
  40f488:	sub	w2, w20, w21
  40f48c:	add	w0, w0, #0x3
  40f490:	and	x0, x0, #0xfffffffc
  40f494:	add	x0, x0, x22
  40f498:	add	x0, x19, x0
  40f49c:	bl	401f80 <memset@plt>
  40f4a0:	ldr	w1, [x19]
  40f4a4:	mov	w0, #0x0                   	// #0
  40f4a8:	add	w1, w1, #0x3
  40f4ac:	and	w1, w1, #0xfffffffc
  40f4b0:	add	w1, w1, w20
  40f4b4:	str	w1, [x19]
  40f4b8:	ldp	x19, x20, [sp, #16]
  40f4bc:	ldp	x21, x22, [sp, #32]
  40f4c0:	ldp	x29, x30, [sp], #48
  40f4c4:	ret
  40f4c8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f4cc:	mov	w2, w3
  40f4d0:	adrp	x1, 411000 <ferror@plt+0xecb0>
  40f4d4:	add	x1, x1, #0xfe8
  40f4d8:	ldr	x0, [x0, #3992]
  40f4dc:	ldr	x0, [x0]
  40f4e0:	bl	402320 <fprintf@plt>
  40f4e4:	mov	w0, #0xffffffff            	// #-1
  40f4e8:	b	40f4b8 <ferror@plt+0xd168>
  40f4ec:	nop
  40f4f0:	stp	x29, x30, [sp, #-32]!
  40f4f4:	mov	w4, #0x0                   	// #0
  40f4f8:	mov	x3, #0x0                   	// #0
  40f4fc:	mov	x29, sp
  40f500:	str	x19, [sp, #16]
  40f504:	ldr	w19, [x0]
  40f508:	add	w19, w19, #0x3
  40f50c:	and	x19, x19, #0xfffffffc
  40f510:	add	x19, x0, x19
  40f514:	bl	40f2b0 <ferror@plt+0xcf60>
  40f518:	mov	x0, x19
  40f51c:	ldr	x19, [sp, #16]
  40f520:	ldp	x29, x30, [sp], #32
  40f524:	ret
  40f528:	mov	x2, x0
  40f52c:	ldr	w0, [x0]
  40f530:	add	w3, w0, #0x3
  40f534:	and	x3, x3, #0xfffffffc
  40f538:	add	x2, x2, x3
  40f53c:	sub	x2, x2, x1
  40f540:	strh	w2, [x1]
  40f544:	ret
  40f548:	stp	x29, x30, [sp, #-48]!
  40f54c:	mov	x29, sp
  40f550:	stp	x19, x20, [sp, #16]
  40f554:	mov	x20, x0
  40f558:	ldr	w19, [x0]
  40f55c:	stp	x21, x22, [sp, #32]
  40f560:	mov	w21, w1
  40f564:	add	w19, w19, #0x3
  40f568:	and	x19, x19, #0xfffffffc
  40f56c:	mov	w22, w2
  40f570:	add	x19, x0, x19
  40f574:	bl	40f2b0 <ferror@plt+0xcf60>
  40f578:	mov	w2, w22
  40f57c:	mov	w1, w21
  40f580:	mov	x0, x20
  40f584:	bl	40f4f0 <ferror@plt+0xd1a0>
  40f588:	mov	x0, x19
  40f58c:	ldp	x19, x20, [sp, #16]
  40f590:	ldp	x21, x22, [sp, #32]
  40f594:	ldp	x29, x30, [sp], #48
  40f598:	ret
  40f59c:	nop
  40f5a0:	stp	x29, x30, [sp, #-32]!
  40f5a4:	mov	x29, sp
  40f5a8:	ldr	w2, [x0]
  40f5ac:	ldrh	w3, [x1]
  40f5b0:	add	w2, w2, #0x3
  40f5b4:	str	x19, [sp, #16]
  40f5b8:	and	x2, x2, #0xfffffffc
  40f5bc:	add	w3, w3, #0x3
  40f5c0:	add	x2, x0, x2
  40f5c4:	and	x3, x3, #0x1fffc
  40f5c8:	sub	x2, x2, x1
  40f5cc:	mov	x19, x0
  40f5d0:	strh	w2, [x1]
  40f5d4:	add	x1, x1, x3
  40f5d8:	bl	40f528 <ferror@plt+0xd1d8>
  40f5dc:	ldr	w0, [x19]
  40f5e0:	ldr	x19, [sp, #16]
  40f5e4:	ldp	x29, x30, [sp], #32
  40f5e8:	ret
  40f5ec:	nop
  40f5f0:	ldrh	w4, [x0]
  40f5f4:	mov	x5, x0
  40f5f8:	add	w4, w4, #0x3
  40f5fc:	and	w4, w4, #0xfffffffc
  40f600:	add	w0, w4, #0x8
  40f604:	cmp	w0, w1
  40f608:	b.hi	40f63c <ferror@plt+0xd2ec>  // b.pmore
  40f60c:	add	x1, x5, w4, uxtw
  40f610:	mov	w6, #0x8                   	// #8
  40f614:	mov	w0, #0x0                   	// #0
  40f618:	strh	w2, [x1, #2]
  40f61c:	strh	w6, [x5, w4, uxtw]
  40f620:	str	w3, [x1, #4]
  40f624:	ldrh	w1, [x5]
  40f628:	add	w1, w1, #0x3
  40f62c:	and	w1, w1, #0xfffffffc
  40f630:	add	w1, w1, #0x8
  40f634:	strh	w1, [x5]
  40f638:	ret
  40f63c:	stp	x29, x30, [sp, #-16]!
  40f640:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f644:	mov	w2, w1
  40f648:	mov	x29, sp
  40f64c:	ldr	x0, [x0, #3992]
  40f650:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40f654:	add	x1, x1, #0x18
  40f658:	ldr	x0, [x0]
  40f65c:	bl	402320 <fprintf@plt>
  40f660:	mov	w0, #0xffffffff            	// #-1
  40f664:	ldp	x29, x30, [sp], #16
  40f668:	ret
  40f66c:	nop
  40f670:	stp	x29, x30, [sp, #-32]!
  40f674:	mov	x29, sp
  40f678:	stp	x19, x20, [sp, #16]
  40f67c:	mov	x20, x0
  40f680:	add	w0, w4, #0x7
  40f684:	and	w0, w0, #0xfffffffc
  40f688:	ldrh	w5, [x20]
  40f68c:	add	w5, w5, #0x3
  40f690:	and	w5, w5, #0xfffffffc
  40f694:	add	w0, w0, w5
  40f698:	cmp	w0, w1
  40f69c:	b.hi	40f6f8 <ferror@plt+0xd3a8>  // b.pmore
  40f6a0:	add	x0, x20, w5, uxtw
  40f6a4:	add	w19, w4, #0x4
  40f6a8:	and	w19, w19, #0xffff
  40f6ac:	strh	w2, [x0, #2]
  40f6b0:	strh	w19, [x20, w5, uxtw]
  40f6b4:	cbnz	w4, 40f6e4 <ferror@plt+0xd394>
  40f6b8:	ldrh	w1, [x20]
  40f6bc:	add	w19, w19, #0x3
  40f6c0:	and	w19, w19, #0xfffffffc
  40f6c4:	mov	w0, #0x0                   	// #0
  40f6c8:	add	w1, w1, #0x3
  40f6cc:	and	w1, w1, #0xfffffffc
  40f6d0:	add	w19, w1, w19
  40f6d4:	strh	w19, [x20]
  40f6d8:	ldp	x19, x20, [sp, #16]
  40f6dc:	ldp	x29, x30, [sp], #32
  40f6e0:	ret
  40f6e4:	sxtw	x2, w4
  40f6e8:	mov	x1, x3
  40f6ec:	add	x0, x0, #0x4
  40f6f0:	bl	401d70 <memcpy@plt>
  40f6f4:	b	40f6b8 <ferror@plt+0xd368>
  40f6f8:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f6fc:	mov	w2, w1
  40f700:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40f704:	add	x1, x1, #0x50
  40f708:	ldr	x0, [x0, #3992]
  40f70c:	ldr	x0, [x0]
  40f710:	bl	402320 <fprintf@plt>
  40f714:	mov	w0, #0xffffffff            	// #-1
  40f718:	b	40f6d8 <ferror@plt+0xd388>
  40f71c:	nop
  40f720:	stp	x29, x30, [sp, #-32]!
  40f724:	mov	w4, #0x1                   	// #1
  40f728:	mov	x29, sp
  40f72c:	strb	w3, [sp, #31]
  40f730:	add	x3, sp, #0x1f
  40f734:	bl	40f670 <ferror@plt+0xd320>
  40f738:	ldp	x29, x30, [sp], #32
  40f73c:	ret
  40f740:	stp	x29, x30, [sp, #-32]!
  40f744:	mov	w4, #0x2                   	// #2
  40f748:	mov	x29, sp
  40f74c:	strh	w3, [sp, #30]
  40f750:	add	x3, sp, #0x1e
  40f754:	bl	40f670 <ferror@plt+0xd320>
  40f758:	ldp	x29, x30, [sp], #32
  40f75c:	ret
  40f760:	stp	x29, x30, [sp, #-32]!
  40f764:	mov	w4, #0x8                   	// #8
  40f768:	mov	x29, sp
  40f76c:	str	x3, [sp, #24]
  40f770:	add	x3, sp, #0x18
  40f774:	bl	40f670 <ferror@plt+0xd320>
  40f778:	ldp	x29, x30, [sp], #32
  40f77c:	ret
  40f780:	stp	x29, x30, [sp, #-32]!
  40f784:	mov	w4, #0x0                   	// #0
  40f788:	mov	x3, #0x0                   	// #0
  40f78c:	mov	x29, sp
  40f790:	ldrh	w5, [x0]
  40f794:	str	x19, [sp, #16]
  40f798:	add	w5, w5, #0x3
  40f79c:	and	x5, x5, #0x1fffc
  40f7a0:	add	x19, x0, x5
  40f7a4:	bl	40f670 <ferror@plt+0xd320>
  40f7a8:	ldrh	w1, [x19, #2]
  40f7ac:	mov	x0, x19
  40f7b0:	orr	w1, w1, #0xffff8000
  40f7b4:	strh	w1, [x19, #2]
  40f7b8:	ldr	x19, [sp, #16]
  40f7bc:	ldp	x29, x30, [sp], #32
  40f7c0:	ret
  40f7c4:	nop
  40f7c8:	ldrh	w2, [x0]
  40f7cc:	add	w2, w2, #0x3
  40f7d0:	and	x2, x2, #0x1fffc
  40f7d4:	add	x2, x0, x2
  40f7d8:	sub	x2, x2, x1
  40f7dc:	strh	w2, [x1]
  40f7e0:	ldrh	w0, [x0]
  40f7e4:	ret
  40f7e8:	stp	x29, x30, [sp, #-64]!
  40f7ec:	mov	x29, sp
  40f7f0:	stp	x21, x22, [sp, #32]
  40f7f4:	mov	w21, w1
  40f7f8:	add	w1, w1, #0x1
  40f7fc:	and	w22, w4, #0xffff
  40f800:	stp	x19, x20, [sp, #16]
  40f804:	mov	w19, w3
  40f808:	mov	x20, x2
  40f80c:	sbfiz	x2, x1, #3, #32
  40f810:	mov	w1, #0x0                   	// #0
  40f814:	str	x23, [sp, #48]
  40f818:	mov	x23, x0
  40f81c:	bl	401f80 <memset@plt>
  40f820:	mvn	w1, w22
  40f824:	cmp	w19, #0x3
  40f828:	b.gt	40f83c <ferror@plt+0xd4ec>
  40f82c:	b	40f890 <ferror@plt+0xd540>
  40f830:	add	x20, x20, w5, uxtw
  40f834:	cmp	w19, #0x3
  40f838:	b.le	40f890 <ferror@plt+0xd540>
  40f83c:	ldrh	w4, [x20]
  40f840:	add	w5, w4, #0x3
  40f844:	cmp	w4, #0x3
  40f848:	and	w5, w5, #0xfffffffc
  40f84c:	mov	w3, w4
  40f850:	b.ls	40f8b0 <ferror@plt+0xd560>  // b.plast
  40f854:	cmp	w19, w4
  40f858:	b.lt	40f8b0 <ferror@plt+0xd560>  // b.tstop
  40f85c:	ldrh	w4, [x20, #2]
  40f860:	sub	w19, w19, w5
  40f864:	and	w4, w1, w4
  40f868:	and	x2, x4, #0xffff
  40f86c:	cmp	w21, w4, uxth
  40f870:	b.lt	40f830 <ferror@plt+0xd4e0>  // b.tstop
  40f874:	ldr	x0, [x23, x2, lsl #3]
  40f878:	cbnz	x0, 40f830 <ferror@plt+0xd4e0>
  40f87c:	str	x20, [x23, x2, lsl #3]
  40f880:	cmp	w19, #0x3
  40f884:	add	x20, x20, w5, uxtw
  40f888:	b.gt	40f83c <ferror@plt+0xd4ec>
  40f88c:	nop
  40f890:	cbnz	w19, 40f8ac <ferror@plt+0xd55c>
  40f894:	mov	w0, #0x0                   	// #0
  40f898:	ldp	x19, x20, [sp, #16]
  40f89c:	ldp	x21, x22, [sp, #32]
  40f8a0:	ldr	x23, [sp, #48]
  40f8a4:	ldp	x29, x30, [sp], #64
  40f8a8:	ret
  40f8ac:	ldrh	w3, [x20]
  40f8b0:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f8b4:	mov	w2, w19
  40f8b8:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40f8bc:	add	x1, x1, #0x88
  40f8c0:	ldr	x0, [x0, #3992]
  40f8c4:	ldr	x0, [x0]
  40f8c8:	bl	402320 <fprintf@plt>
  40f8cc:	mov	w0, #0x0                   	// #0
  40f8d0:	ldp	x19, x20, [sp, #16]
  40f8d4:	ldp	x21, x22, [sp, #32]
  40f8d8:	ldr	x23, [sp, #48]
  40f8dc:	ldp	x29, x30, [sp], #64
  40f8e0:	ret
  40f8e4:	nop
  40f8e8:	mov	w4, #0x0                   	// #0
  40f8ec:	b	40f7e8 <ferror@plt+0xd498>
  40f8f0:	b	40f928 <ferror@plt+0xd5d8>
  40f8f4:	ldrh	w4, [x1]
  40f8f8:	add	w5, w4, #0x3
  40f8fc:	cmp	w4, #0x3
  40f900:	and	w5, w5, #0xfffffffc
  40f904:	mov	w3, w4
  40f908:	b.ls	40f940 <ferror@plt+0xd5f0>  // b.plast
  40f90c:	cmp	w4, w2
  40f910:	b.gt	40f940 <ferror@plt+0xd5f0>
  40f914:	ldrh	w3, [x1, #2]
  40f918:	sub	w2, w2, w5
  40f91c:	cmp	w3, w0
  40f920:	b.eq	40f96c <ferror@plt+0xd61c>  // b.none
  40f924:	add	x1, x1, w5, uxtw
  40f928:	cmp	w2, #0x3
  40f92c:	b.gt	40f8f4 <ferror@plt+0xd5a4>
  40f930:	mov	x0, #0x0                   	// #0
  40f934:	cbnz	w2, 40f93c <ferror@plt+0xd5ec>
  40f938:	ret
  40f93c:	ldrh	w3, [x1]
  40f940:	stp	x29, x30, [sp, #-16]!
  40f944:	adrp	x0, 426000 <ferror@plt+0x23cb0>
  40f948:	adrp	x1, 412000 <ferror@plt+0xfcb0>
  40f94c:	mov	x29, sp
  40f950:	ldr	x0, [x0, #3992]
  40f954:	add	x1, x1, #0x88
  40f958:	ldr	x0, [x0]
  40f95c:	bl	402320 <fprintf@plt>
  40f960:	mov	x0, #0x0                   	// #0
  40f964:	ldp	x29, x30, [sp], #16
  40f968:	ret
  40f96c:	mov	x0, x1
  40f970:	ret
  40f974:	nop
  40f978:	ldrh	w5, [x2]
  40f97c:	sub	x5, x5, #0x4
  40f980:	cmp	x5, w3, sxtw
  40f984:	b.cc	40f9d4 <ferror@plt+0xd684>  // b.lo, b.ul, b.last
  40f988:	add	w4, w3, #0x3
  40f98c:	and	x4, x4, #0xfffffffc
  40f990:	add	x4, x4, #0x4
  40f994:	cmp	x5, x4
  40f998:	b.cs	40f9c0 <ferror@plt+0xd670>  // b.hs, b.nlast
  40f99c:	stp	x29, x30, [sp, #-16]!
  40f9a0:	add	w2, w1, #0x1
  40f9a4:	mov	w1, #0x0                   	// #0
  40f9a8:	mov	x29, sp
  40f9ac:	sbfiz	x2, x2, #3, #32
  40f9b0:	bl	401f80 <memset@plt>
  40f9b4:	mov	w0, #0x0                   	// #0
  40f9b8:	ldp	x29, x30, [sp], #16
  40f9bc:	ret
  40f9c0:	ldrh	w3, [x2, x4]
  40f9c4:	add	x2, x2, x4
  40f9c8:	add	x2, x2, #0x4
  40f9cc:	sub	w3, w3, #0x4
  40f9d0:	b	40f8e8 <ferror@plt+0xd598>
  40f9d4:	mov	w0, #0xffffffff            	// #-1
  40f9d8:	ret
  40f9dc:	nop
  40f9e0:	stp	x29, x30, [sp, #-64]!
  40f9e4:	mov	x29, sp
  40f9e8:	stp	x19, x20, [sp, #16]
  40f9ec:	adrp	x20, 426000 <ferror@plt+0x23cb0>
  40f9f0:	add	x20, x20, #0xd08
  40f9f4:	stp	x21, x22, [sp, #32]
  40f9f8:	adrp	x21, 426000 <ferror@plt+0x23cb0>
  40f9fc:	add	x21, x21, #0xd00
  40fa00:	sub	x20, x20, x21
  40fa04:	mov	w22, w0
  40fa08:	stp	x23, x24, [sp, #48]
  40fa0c:	mov	x23, x1
  40fa10:	mov	x24, x2
  40fa14:	bl	401d30 <memcpy@plt-0x40>
  40fa18:	cmp	xzr, x20, asr #3
  40fa1c:	b.eq	40fa48 <ferror@plt+0xd6f8>  // b.none
  40fa20:	asr	x20, x20, #3
  40fa24:	mov	x19, #0x0                   	// #0
  40fa28:	ldr	x3, [x21, x19, lsl #3]
  40fa2c:	mov	x2, x24
  40fa30:	add	x19, x19, #0x1
  40fa34:	mov	x1, x23
  40fa38:	mov	w0, w22
  40fa3c:	blr	x3
  40fa40:	cmp	x20, x19
  40fa44:	b.ne	40fa28 <ferror@plt+0xd6d8>  // b.any
  40fa48:	ldp	x19, x20, [sp, #16]
  40fa4c:	ldp	x21, x22, [sp, #32]
  40fa50:	ldp	x23, x24, [sp, #48]
  40fa54:	ldp	x29, x30, [sp], #64
  40fa58:	ret
  40fa5c:	nop
  40fa60:	ret

Disassembly of section .fini:

000000000040fa64 <.fini>:
  40fa64:	stp	x29, x30, [sp, #-16]!
  40fa68:	mov	x29, sp
  40fa6c:	ldp	x29, x30, [sp], #16
  40fa70:	ret
