Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 26de1e2d03b94c779d613a3a1a32753d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot PCPlus4_tb_behav xil_defaultlib.PCPlus4_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Register_32bit [register_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_32Bit [adder_32bit_default]
Compiling architecture behavioral of entity xil_defaultlib.PCPlus4 [pcplus4_default]
Compiling architecture stimulus of entity xil_defaultlib.pcplus4_tb
Built simulation snapshot PCPlus4_tb_behav
